
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+116 (git sha1 4b3c03dab, clang++ 18.1.8 -fPIC -O3)

-- Running command `tcl synth/icestorm_icebreaker/yosys.tcl' --

1. Executing Verilog-2005 frontend: synth/build/rtl.sv2v.v
Parsing Verilog input from `synth/build/rtl.sv2v.v' to AST representation.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\uart_sort_bridge'.
Generating RTLIL representation for module `\radix_sorter'.
Generating RTLIL representation for module `\fifo_1r1w'.
Generating RTLIL representation for module `\ram_1r1w_sync'.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
\ram_1r1w_sync: depth_p is        512, width_p is          8
\ram_1r1w_sync: depth_p is        512, width_p is          8
Generating RTLIL representation for module `\uart'.
Generating RTLIL representation for module `\uart_rx'.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \uart_sort_bridge
Used module:         \radix_sorter
Used module:             \ram_1r1w_sync
Used module:         \fifo_1r1w
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Parameter \VALUE_WIDTH = 10
Parameter \COUNT_WIDTH = 16

2.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_sort_bridge'.
Parameter \VALUE_WIDTH = 10
Parameter \COUNT_WIDTH = 16
Generating RTLIL representation for module `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge'.
Parameter \DATA_WIDTH = 8

2.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8

2.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \VALUE_WIDTH = 10
Parameter \COUNT_WIDTH = 16

2.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\radix_sorter'.
Parameter \VALUE_WIDTH = 10
Parameter \COUNT_WIDTH = 16
Generating RTLIL representation for module `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter'.
Parameter \width_p = 8
Parameter \depth_log2_p = 8

2.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_1r1w'.
Parameter \width_p = 8
Parameter \depth_log2_p = 8
Generating RTLIL representation for module `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w'.
Parameter \width_p = 10
Parameter \depth_log2_p = 4

2.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_1r1w'.
Parameter \width_p = 10
Parameter \depth_log2_p = 4
Generating RTLIL representation for module `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w'.
Parameter \width_p = 8
Parameter \depth_p = 256
Parameter \filename_p = { }

2.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_1r1w_sync'.
Parameter \width_p = 8
Parameter \depth_p = 256
Parameter \filename_p = { }
Generating RTLIL representation for module `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync'.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync: depth_p is        256, width_p is          8
$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync: depth_p is        256, width_p is          8
Parameter \width_p = 16
Parameter \depth_p = 1024
Parameter \filename_p = { }

2.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_1r1w_sync'.
Parameter \width_p = 16
Parameter \depth_p = 1024
Parameter \filename_p = { }
Generating RTLIL representation for module `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync'.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync: depth_p is       1024, width_p is         16
$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync: depth_p is       1024, width_p is         16

2.2.10. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge
Used module:         \radix_sorter
Used module:             $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync
Used module:         \fifo_1r1w
Used module:             $paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Parameter \VALUE_WIDTH = 10
Parameter \COUNT_WIDTH = 16
Found cached RTLIL representation for module `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter'.
Parameter \width_p = 8
Parameter \depth_log2_p = 8
Found cached RTLIL representation for module `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w'.
Parameter \width_p = 10
Parameter \depth_log2_p = 4
Found cached RTLIL representation for module `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w'.

2.2.11. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge
Used module:         $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter
Used module:             \ram_1r1w_sync
Used module:         $paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w
Used module:         $paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Parameter \width_p = 16
Parameter \depth_p = 1024
Parameter \filename_p = { }
Found cached RTLIL representation for module `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync'.
Parameter \width_p = 8
Parameter \depth_p = 256
Parameter \filename_p = { }
Found cached RTLIL representation for module `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync'.
Parameter \width_p = 10
Parameter \depth_p = 16
Parameter \filename_p = { }

2.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_1r1w_sync'.
Parameter \width_p = 10
Parameter \depth_p = 16
Parameter \filename_p = { }
Generating RTLIL representation for module `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync'.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:591: Warning: Ignoring call to system task $dumpvars.
$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync: depth_p is         16, width_p is         10
$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync: depth_p is         16, width_p is         10

2.2.13. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge
Used module:         $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter
Used module:             $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync
Used module:         $paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w
Used module:             $paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync
Used module:         $paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w
Used module:             $paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000

2.2.14. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge
Used module:         $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter
Used module:             $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync
Used module:         $paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w
Used module:             $paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync
Used module:         $paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w
Used module:             $paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\ram_1r1w_sync'.
Removing unused module `\fifo_1r1w'.
Removing unused module `\radix_sorter'.
Removing unused module `\uart_sort_bridge'.
Removed 6 unused modules.
Module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter directly or indirectly displays text -> setting "keep" attribute.
Module top directly or indirectly displays text -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:353$655'.
Cleaned up 1 empty switch.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:773$621 in module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 7 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:688$593 in module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 5 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:181$569 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.
Removed 1 dead cases from process $proc$synth/build/rtl.sv2v.v:152$561 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.
Marked 6 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:152$561 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$412 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$405 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$401 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$394 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$391 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$388 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$385 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$382 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$374 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$367 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$363 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$356 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$353 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$350 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$347 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$344 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:577$752 in module $paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.
Marked 2 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:577$741 in module $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.
Marked 2 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:577$730 in module $paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.
Marked 1 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:534$719 in module $paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.
Marked 1 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:534$695 in module $paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.
Marked 4 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:421$667 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.
Marked 12 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:353$655 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.
Marked 1 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:344$654 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.
Marked 1 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:12$2 in module top.
Removed a total of 1 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 24 redundant assignments.
Promoted 62 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:769$640'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:768$639'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:767$638'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:766$637'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:765$636'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:764$635'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:682$620'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:681$619'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:680$618'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:679$617'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:678$616'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:677$615'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:676$614'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:675$613'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:674$612'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$415'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$411'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$404'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$400'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$393'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$390'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$387'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$384'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$381'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$379'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$377'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$373'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$366'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$362'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$355'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$352'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$349'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$346'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$343'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$341'.
  Set init value: \Q = 1'0
Found init rule in `\top.$proc$synth/build/rtl.sv2v.v:10$7'.
  Set init value: \por_cnt = 4'0000

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$412'.
Found async reset \R in `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$401'.
Found async reset \S in `\SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$391'.
Found async reset \R in `\SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$385'.
Found async reset \S in `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$374'.
Found async reset \R in `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$363'.
Found async reset \S in `\SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$353'.
Found async reset \R in `\SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$347'.

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~97 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:769$640'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:768$639'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:767$638'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:766$637'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:765$636'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:764$635'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:773$621'.
     1/6: $0\data_reg[8:0]
     2/6: $0\s_axis_tready_reg[0:0]
     3/6: $0\bit_cnt[3:0]
     4/6: $0\prescale_reg[18:0]
     5/6: $0\txd_reg[0:0]
     6/6: $0\busy_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:682$620'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:681$619'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:680$618'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:679$617'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:678$616'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:677$615'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:676$614'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:675$613'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:674$612'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
     1/9: $0\frame_error_reg[0:0]
     2/9: $0\overrun_error_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\bit_cnt[3:0]
     5/9: $0\prescale_reg[18:0]
     6/9: $0\data_reg[7:0]
     7/9: $0\busy_reg[0:0]
     8/9: $0\m_axis_tvalid_reg[0:0]
     9/9: $0\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
     1/17: $0\length_r[15:0] [15:8]
     2/17: $0\length_r[15:0] [7:0]
     3/17: $0\start_pulse_r[0:0]
     4/17: $0\state_r[1:0]
     5/17: $0\out_fifo_valid[0:0]
     6/17: $0\out_fifo_data[7:0]
     7/17: $0\in_fifo_data[9:0]
     8/17: $0\start_hold_r[3:0]
     9/17: $0\output_value_hold_r[9:0]
    10/17: $0\output_byte_phase_r[0:0]
    11/17: $0\input_count_r[15:0]
    12/17: $0\input_low_byte_r[7:0]
    13/17: $0\header_sent_r[0:0]
    14/17: $0\output_bytes_sent_r[17:0]
    15/17: $0\output_byte_count_r[17:0]
    16/17: $0\length_valid_r[0:0]
    17/17: $0\in_fifo_valid[0:0]
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:152$561'.
     1/7: $6\state_n[1:0]
     2/7: $5\state_n[1:0]
     3/7: $4\state_n[1:0]
     4/7: $3\state_n[1:0]
     5/7: $2\state_n[1:0]
     6/7: $1\state_n[1:0]
     7/7: $1\rx_ready_o[0:0]
Creating decoders for process `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$415'.
Creating decoders for process `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$412'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$411'.
Creating decoders for process `\SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$405'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$404'.
Creating decoders for process `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$401'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$400'.
Creating decoders for process `\SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$394'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$393'.
Creating decoders for process `\SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$391'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$390'.
Creating decoders for process `\SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$388'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$387'.
Creating decoders for process `\SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$385'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$384'.
Creating decoders for process `\SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$382'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$381'.
Creating decoders for process `\SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$380'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$379'.
Creating decoders for process `\SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$378'.
Creating decoders for process `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$377'.
Creating decoders for process `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$374'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$373'.
Creating decoders for process `\SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$367'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$366'.
Creating decoders for process `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$363'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$362'.
Creating decoders for process `\SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$356'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$355'.
Creating decoders for process `\SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$353'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$352'.
Creating decoders for process `\SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$350'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$349'.
Creating decoders for process `\SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$347'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$346'.
Creating decoders for process `\SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$344'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$343'.
Creating decoders for process `\SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$342'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$341'.
Creating decoders for process `\SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$340'.
Creating decoders for process `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$760'.
Creating decoders for process `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$752'.
     1/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$759
     2/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:583$751_DATA[9:0]$758
     3/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:583$751_ADDR[3:0]$757
     4/4: $0\rd_data_l[9:0]
Creating decoders for process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$749'.
Creating decoders for process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$741'.
     1/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$748
     2/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:583$740_DATA[15:0]$747
     3/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:583$740_ADDR[9:0]$746
     4/4: $0\rd_data_l[15:0]
Creating decoders for process `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$738'.
Creating decoders for process `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$730'.
     1/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN[7:0]$737
     2/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:583$729_DATA[7:0]$736
     3/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:583$729_ADDR[7:0]$735
     4/4: $0\rd_data_l[7:0]
Creating decoders for process `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$719'.
     1/5: $0\firstwrite[0:0]
     2/5: $0\trail[0:0]
     3/5: $0\data_l[9:0]
     4/5: $0\rd_ptr[4:0]
     5/5: $0\wr_ptr[4:0]
Creating decoders for process `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$695'.
     1/5: $0\firstwrite[0:0]
     2/5: $0\trail[0:0]
     3/5: $0\data_l[7:0]
     4/5: $0\rd_ptr[8:0]
     5/5: $0\wr_ptr[8:0]
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:0$680'.
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:421$667'.
     1/8: $0\state_r[3:0]
     2/8: $0\load_addr_r[9:0]
     3/8: $0\emit_value_r[9:0]
     4/8: $0\emit_remaining_r[15:0]
     5/8: $0\scan_addr_q[9:0]
     6/8: $0\scan_addr_r[9:0]
     7/8: $0\loaded_count_r[15:0]
     8/8: $0\clear_idx_r[9:0]
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:353$655'.
     1/17: $12\state_n[3:0]
     2/17: $11\state_n[3:0]
     3/17: $10\state_n[3:0]
     4/17: $9\state_n[3:0]
     5/17: $8\state_n[3:0]
     6/17: $7\state_n[3:0]
     7/17: $6\state_n[3:0]
     8/17: $5\state_n[3:0]
     9/17: $4\state_n[3:0]
    10/17: $3\state_n[3:0]
    11/17: $2\state_n[3:0]
    12/17: $1\state_n[3:0]
    13/17: $1\rd_en[0:0]
    14/17: $1\ram_wr_en[0:0]
    15/17: $1\ram_waddr[9:0]
    16/17: $1\ram_raddr[9:0]
    17/17: $1\ram_wdata[15:0]
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:344$654'.
     1/1: $0\ram_rdata_q[15:0]
Creating decoders for process `\top.$proc$synth/build/rtl.sv2v.v:10$7'.
Creating decoders for process `\top.$proc$synth/build/rtl.sv2v.v:12$2'.
     1/1: $0\por_cnt[3:0]

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\rx_ready_o' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:152$561'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\state_n' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:152$561'.
No latch inferred for signal `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.\sv2v_autoblock_1.i' from process `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$760'.
No latch inferred for signal `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.\sv2v_autoblock_1.i' from process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$749'.
No latch inferred for signal `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.\sv2v_autoblock_1.i' from process `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$738'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\_sv2v_0' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:0$680'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\state_n' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:353$655'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\ram_wdata' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:353$655'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\ram_raddr' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:353$655'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\ram_waddr' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:353$655'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\ram_wr_en' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:353$655'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\rd_en' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:353$655'.

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:773$621'.
  created $dff cell `$procdff$1656' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:773$621'.
  created $dff cell `$procdff$1657' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:773$621'.
  created $dff cell `$procdff$1658' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:773$621'.
  created $dff cell `$procdff$1659' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\s_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:773$621'.
  created $dff cell `$procdff$1660' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:773$621'.
  created $dff cell `$procdff$1661' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\m_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
  created $dff cell `$procdff$1662' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\m_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
  created $dff cell `$procdff$1663' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
  created $dff cell `$procdff$1664' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
  created $dff cell `$procdff$1665' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
  created $dff cell `$procdff$1666' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
  created $dff cell `$procdff$1667' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
  created $dff cell `$procdff$1668' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
  created $dff cell `$procdff$1669' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
  created $dff cell `$procdff$1670' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\state_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1671' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\length_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1672' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\length_valid_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1673' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\output_byte_count_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1674' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\output_bytes_sent_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1675' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\header_sent_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1676' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\input_low_byte_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1677' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\input_count_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1678' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\output_byte_phase_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1679' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\output_value_hold_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1680' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\start_pulse_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1681' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\start_hold_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1682' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\in_fifo_data' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1683' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\in_fifo_valid' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1684' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\out_fifo_data' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1685' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\out_fifo_valid' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
  created $dff cell `$procdff$1686' with positive edge clock.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$412'.
  created $adff cell `$procdff$1689' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$405'.
  created $dff cell `$procdff$1690' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$401'.
  created $adff cell `$procdff$1693' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$394'.
  created $dff cell `$procdff$1694' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$391'.
  created $adff cell `$procdff$1697' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$388'.
  created $dff cell `$procdff$1698' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$385'.
  created $adff cell `$procdff$1701' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$382'.
  created $dff cell `$procdff$1702' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$380'.
  created $dff cell `$procdff$1703' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$378'.
  created $dff cell `$procdff$1704' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$374'.
  created $adff cell `$procdff$1707' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$367'.
  created $dff cell `$procdff$1708' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$363'.
  created $adff cell `$procdff$1711' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$356'.
  created $dff cell `$procdff$1712' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$353'.
  created $adff cell `$procdff$1715' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$350'.
  created $dff cell `$procdff$1716' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$347'.
  created $adff cell `$procdff$1719' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$344'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$342'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$340'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.\rd_data_l' using process `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$752'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:583$751_ADDR' using process `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$752'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:583$751_DATA' using process `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$752'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN' using process `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$752'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.\rd_data_l' using process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$741'.
  created $dff cell `$procdff$1727' with positive edge clock.
Creating register for signal `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:583$740_ADDR' using process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$741'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:583$740_DATA' using process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$741'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN' using process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$741'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.\rd_data_l' using process `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$730'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:583$729_ADDR' using process `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$730'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:583$729_DATA' using process `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$730'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN' using process `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$730'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.\wr_ptr' using process `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$719'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.\rd_ptr' using process `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$719'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.\trail' using process `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$719'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.\data_l' using process `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$719'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.\firstwrite' using process `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$719'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.\wr_ptr' using process `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$695'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.\rd_ptr' using process `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$695'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.\trail' using process `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$695'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.\data_l' using process `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$695'.
  created $dff cell `$procdff$1743' with positive edge clock.
Creating register for signal `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.\firstwrite' using process `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$695'.
  created $dff cell `$procdff$1744' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\state_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:421$667'.
  created $dff cell `$procdff$1745' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\clear_idx_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:421$667'.
  created $dff cell `$procdff$1746' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\loaded_count_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:421$667'.
  created $dff cell `$procdff$1747' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\scan_addr_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:421$667'.
  created $dff cell `$procdff$1748' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\scan_addr_q' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:421$667'.
  created $dff cell `$procdff$1749' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\emit_remaining_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:421$667'.
  created $dff cell `$procdff$1750' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\emit_value_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:421$667'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\load_addr_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:421$667'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\ram_rdata_q' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:344$654'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `\top.\por_cnt' using process `\top.$proc$synth/build/rtl.sv2v.v:12$2'.
  created $dff cell `$procdff$1754' with positive edge clock.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:769$640'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:768$639'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:767$638'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:766$637'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:765$636'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:764$635'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:773$621'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:773$621'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:682$620'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:681$619'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:680$618'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:679$617'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:678$616'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:677$615'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:676$614'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:675$613'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:674$612'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:688$593'.
Found and cleaned up 17 empty switches in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:181$569'.
Found and cleaned up 6 empty switches in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:152$561'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:152$561'.
Removing empty process `SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$415'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$412'.
Removing empty process `SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$412'.
Removing empty process `SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$411'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$405'.
Removing empty process `SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$405'.
Removing empty process `SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$404'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$401'.
Removing empty process `SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$401'.
Removing empty process `SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$400'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$394'.
Removing empty process `SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$394'.
Removing empty process `SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$393'.
Removing empty process `SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$391'.
Removing empty process `SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$390'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$388'.
Removing empty process `SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$388'.
Removing empty process `SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$387'.
Removing empty process `SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$385'.
Removing empty process `SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$384'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$382'.
Removing empty process `SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$382'.
Removing empty process `SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$381'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$380'.
Removing empty process `SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$380'.
Removing empty process `SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$379'.
Removing empty process `SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$378'.
Removing empty process `SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$377'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$374'.
Removing empty process `SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$374'.
Removing empty process `SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$373'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$367'.
Removing empty process `SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$367'.
Removing empty process `SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$366'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$363'.
Removing empty process `SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$363'.
Removing empty process `SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$362'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$356'.
Removing empty process `SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$356'.
Removing empty process `SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$355'.
Removing empty process `SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$353'.
Removing empty process `SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$352'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$350'.
Removing empty process `SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$350'.
Removing empty process `SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$349'.
Removing empty process `SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$347'.
Removing empty process `SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$346'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$344'.
Removing empty process `SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$344'.
Removing empty process `SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$343'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$342'.
Removing empty process `SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$342'.
Removing empty process `SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$341'.
Removing empty process `SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$340'.
Removing empty process `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$760'.
Found and cleaned up 3 empty switches in `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$752'.
Removing empty process `$paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$752'.
Removing empty process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$749'.
Found and cleaned up 3 empty switches in `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$741'.
Removing empty process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$741'.
Removing empty process `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$738'.
Found and cleaned up 3 empty switches in `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$730'.
Removing empty process `$paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:577$730'.
Found and cleaned up 3 empty switches in `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$719'.
Removing empty process `$paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$719'.
Found and cleaned up 3 empty switches in `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$695'.
Removing empty process `$paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.$proc$synth/build/rtl.sv2v.v:534$695'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:0$680'.
Found and cleaned up 11 empty switches in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:421$667'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:421$667'.
Found and cleaned up 12 empty switches in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:353$655'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:353$655'.
Found and cleaned up 1 empty switch in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:344$654'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:344$654'.
Removing empty process `top.$proc$synth/build/rtl.sv2v.v:10$7'.
Found and cleaned up 1 empty switch in `\top.$proc$synth/build/rtl.sv2v.v:12$2'.
Removing empty process `top.$proc$synth/build/rtl.sv2v.v:12$2'.
Cleaned up 97 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~4 debug messages>
Optimizing module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~9 debug messages>
Optimizing module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.
<suppressed ~30 debug messages>
Optimizing module $paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.
Optimizing module $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.
Optimizing module uart.
Optimizing module $paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.
Optimizing module $paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.
Optimizing module $paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.
Optimizing module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.
<suppressed ~11 debug messages>
Optimizing module top.

2.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.
Deleting now unused module $paramod$dbe1faed8c12477569e55222e8086c4607f72858\ram_1r1w_sync.
Deleting now unused module $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.
Deleting now unused module uart.
Deleting now unused module $paramod$0df3ab6bd34d4c7a4e0c720eb04293e8d6396f6d\ram_1r1w_sync.
Deleting now unused module $paramod$ab80fccda021bfc328018f7c2543c36105ccf918\fifo_1r1w.
Deleting now unused module $paramod$f6b4068569e3145cb16c7ecf79d091374b58e72a\fifo_1r1w.
Deleting now unused module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.
<suppressed ~10 debug messages>

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~75 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 47 unused cells and 458 unused wires.
<suppressed ~66 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~291 debug messages>
Removed a total of 97 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\sorter_bridge.$procmux$1110: \sorter_bridge.output_byte_phase_r -> 1'1
      Replacing known input bits on port A of cell $flatten\sorter_bridge.$procmux$1113: \sorter_bridge.output_byte_phase_r -> 1'0
      Replacing known input bits on port B of cell $flatten\sorter_bridge.$procmux$1119: \sorter_bridge.output_byte_phase_r -> 1'1
      Replacing known input bits on port B of cell $flatten\sorter_bridge.$procmux$1122: \sorter_bridge.output_byte_phase_r -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1211.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1217.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1225.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1227.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1234.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1242.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1486.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1495.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1497.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1499.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1507.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1509.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1516.
    dead port 1/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1525.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1527.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1535.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1545.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1557.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1571.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1573.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1586.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1600.
Removed 22 multiplexer ports.
<suppressed ~68 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\sorter_bridge.$procmux$1249: { $auto$opt_reduce.cc:137:opt_pmux$1769 $flatten\sorter_bridge.$procmux$1085_CMP $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:144$555_Y }
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.\input_fifo.\ram_inst.$procmux$1299:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755
      New ports: A=1'0, B=1'1, Y=$flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755 [0]
      New connections: $flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755 [9:1] = { $flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755 [0] $flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755 [0] $flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755 [0] $flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755 [0] $flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755 [0] $flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755 [0] $flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755 [0] $flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755 [0] $flatten\sorter_bridge.\input_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$751_EN[9:0]$755 [0] }
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.\output_fifo.\ram_inst.$procmux$1327:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\sorter_bridge.\output_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN[7:0]$733
      New ports: A=1'0, B=1'1, Y=$flatten\sorter_bridge.\output_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN[7:0]$733 [0]
      New connections: $flatten\sorter_bridge.\output_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN[7:0]$733 [7:1] = { $flatten\sorter_bridge.\output_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN[7:0]$733 [0] $flatten\sorter_bridge.\output_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN[7:0]$733 [0] $flatten\sorter_bridge.\output_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN[7:0]$733 [0] $flatten\sorter_bridge.\output_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN[7:0]$733 [0] $flatten\sorter_bridge.\output_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN[7:0]$733 [0] $flatten\sorter_bridge.\output_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN[7:0]$733 [0] $flatten\sorter_bridge.\output_fifo.\ram_inst.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$729_EN[7:0]$733 [0] }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1617: $auto$opt_reduce.cc:137:opt_pmux$1771
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1625: $auto$opt_reduce.cc:137:opt_pmux$1773
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.\sorter.\count_ram.$procmux$1313:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744
      New ports: A=1'0, B=1'1, Y=$flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0]
      New connections: $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [15:1] = { $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:583$740_EN[15:0]$744 [0] }
  Optimizing cells in module \top.
Performed a total of 6 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

2.10.6. Executing OPT_DFF pass (perform DFF optimizations).

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 138 unused wires.
<suppressed ~12 debug messages>

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1424: { $flatten\sorter_bridge.\sorter.$procmux$1426_CMP $auto$opt_reduce.cc:137:opt_pmux$1775 }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1435: { $flatten\sorter_bridge.\sorter.$procmux$1403_CMP \sorter_bridge.sorter.sorted_valid_o $auto$opt_reduce.cc:137:opt_pmux$1777 }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1459: { $flatten\sorter_bridge.\sorter.$procmux$1461_CMP $auto$opt_reduce.cc:137:opt_pmux$1779 }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1470: { $flatten\sorter_bridge.\sorter.$procmux$1475_CMP $auto$opt_reduce.cc:137:opt_pmux$1781 }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1603: { $flatten\sorter_bridge.\sorter.$procmux$1475_CMP \sorter_bridge.input_fifo.ready_i $flatten\sorter_bridge.\sorter.$procmux$1609_CMP $flatten\sorter_bridge.\sorter.$procmux$1461_CMP $flatten\sorter_bridge.\sorter.$procmux$1426_CMP $flatten\sorter_bridge.\sorter.$procmux$1403_CMP \sorter_bridge.sorter.sorted_valid_o $auto$opt_reduce.cc:137:opt_pmux$1783 }
  Optimizing cells in module \top.
Performed a total of 5 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

2.10.13. Executing OPT_DFF pass (perform DFF optimizations).

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.16. Rerunning OPT passes. (Maybe there is more to do..)

2.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

2.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.20. Executing OPT_DFF pass (perform DFF optimizations).

2.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.23. Finished OPT passes. (There is nothing left to do.)

2.11. Executing FSM pass (extract and optimize FSM).

2.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register top.sorter_bridge.sorter.state_r.
Found FSM state register top.sorter_bridge.state_r.

2.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\sorter_bridge.sorter.state_r' from module `\top'.
  found $dff cell for state register: $flatten\sorter_bridge.\sorter.$procdff$1745
  root of input selection tree: $flatten\sorter_bridge.\sorter.$0\state_r[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: $procmux$1655_CMP
  found state code: 4'0000
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$1775
  found ctrl input: \sorter_bridge.sorter.sorted_valid_o
  found ctrl input: $flatten\sorter_bridge.\sorter.$procmux$1403_CMP
  found ctrl input: $flatten\sorter_bridge.\sorter.$procmux$1426_CMP
  found ctrl input: $flatten\sorter_bridge.\sorter.$procmux$1461_CMP
  found ctrl input: $flatten\sorter_bridge.\sorter.$procmux$1609_CMP
  found ctrl input: \sorter_bridge.input_fifo.ready_i
  found ctrl input: $flatten\sorter_bridge.\sorter.$procmux$1475_CMP
  found ctrl input: \sorter_bridge.sorter.start_pulse
  found state code: 4'0001
  found ctrl input: $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:407$664_Y
  found ctrl input: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:408$665_Y
  found ctrl input: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:402$663_Y
  found state code: 4'0101
  found state code: 4'1000
  found ctrl input: $flatten\sorter_bridge.\sorter.$ne$synth/build/rtl.sv2v.v:400$662_Y
  found state code: 4'0111
  found state code: 4'0110
  found ctrl input: $flatten\sorter_bridge.\sorter.$ge$synth/build/rtl.sv2v.v:389$661_Y
  found state code: 4'0010
  found state code: 4'0100
  found ctrl input: $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:378$658_Y
  found state code: 4'0011
  found ctrl input: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:370$656_Y
  found ctrl input: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:164$563_Y
  found ctrl output: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:338$646_Y
  found ctrl output: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:338$647_Y
  found ctrl output: \sorter_bridge.input_fifo.ready_i
  found ctrl output: \sorter_bridge.sorter.sorted_valid_o
  found ctrl output: $flatten\sorter_bridge.\sorter.$procmux$1403_CMP
  found ctrl output: $flatten\sorter_bridge.\sorter.$procmux$1426_CMP
  found ctrl output: $flatten\sorter_bridge.\sorter.$procmux$1461_CMP
  found ctrl output: $flatten\sorter_bridge.\sorter.$procmux$1475_CMP
  found ctrl output: $flatten\sorter_bridge.\sorter.$procmux$1609_CMP
  ctrl inputs: { $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:164$563_Y $auto$opt_reduce.cc:137:opt_pmux$1775 $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:408$665_Y $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:407$664_Y $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:402$663_Y $flatten\sorter_bridge.\sorter.$ne$synth/build/rtl.sv2v.v:400$662_Y $flatten\sorter_bridge.\sorter.$ge$synth/build/rtl.sv2v.v:389$661_Y $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:378$658_Y $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:370$656_Y \sorter_bridge.sorter.start_pulse $procmux$1655_CMP }
  ctrl outputs: { \sorter_bridge.input_fifo.ready_i $flatten\sorter_bridge.\sorter.$procmux$1609_CMP $flatten\sorter_bridge.\sorter.$procmux$1475_CMP $flatten\sorter_bridge.\sorter.$procmux$1461_CMP $flatten\sorter_bridge.\sorter.$procmux$1426_CMP $flatten\sorter_bridge.\sorter.$procmux$1403_CMP $flatten\sorter_bridge.\sorter.$0\state_r[3:0] $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:338$647_Y $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:338$646_Y \sorter_bridge.sorter.sorted_valid_o }
  transition:     4'0000 11'----------0 ->     4'0000 13'0000000000010
  transition:     4'0000 11'---------01 ->     4'0000 13'0000000000010
  transition:     4'0000 11'---------11 ->     4'0001 13'0000000001010
  transition:     4'1000 11'----------0 ->     4'0000 13'0000000000100
  transition:     4'1000 11'---------01 ->     4'1000 13'0000001000100
  transition:     4'1000 11'---------11 ->     4'0001 13'0000000001100
  transition:     4'0100 11'----------0 ->     4'0000 13'0001000000000
  transition:     4'0100 11'------0---1 ->     4'0010 13'0001000010000
  transition:     4'0100 11'------1---1 ->     4'0101 13'0001000101000
  transition:     4'0010 11'----------0 ->     4'0000 13'1000000000000
  transition:     4'0010 11'-------0--1 ->     4'0010 13'1000000010000
  transition:     4'0010 11'-------1--1 ->     4'0011 13'1000000011000
  transition:     4'0110 11'----------0 ->     4'0000 13'0000010000000
  transition:     4'0110 11'----00----1 ->     4'0101 13'0000010101000
  transition:     4'0110 11'----10----1 ->     4'1000 13'0000011000000
  transition:     4'0110 11'-----1----1 ->     4'0111 13'0000010111000
  transition:     4'0001 11'----------0 ->     4'0000 13'0010000000000
  transition:     4'0001 11'--------0-1 ->     4'0001 13'0010000001000
  transition:     4'0001 11'0-------1-1 ->     4'0010 13'0010000010000
  transition:     4'0001 11'1-------1-1 ->     4'1000 13'0010001000000
  transition:     4'0101 11'----------0 ->     4'0000 13'0000100000000
  transition:     4'0101 11'----------1 ->     4'0110 13'0000100110000
  transition:     4'0011 11'----------0 ->     4'0000 13'0100000000000
  transition:     4'0011 11'----------1 ->     4'0100 13'0100000100000
  transition:     4'0111 11'----------0 ->     4'0000 13'0000000000001
  transition:     4'0111 11'---0------1 ->     4'0111 13'0000000111001
  transition:     4'0111 11'--01------1 ->     4'0111 13'0000000111001
  transition:     4'0111 11'--110-----1 ->     4'0101 13'0000000101001
  transition:     4'0111 11'--111-----1 ->     4'1000 13'0000001000001
Extracting FSM `\sorter_bridge.state_r' from module `\top'.
  found $dff cell for state register: $flatten\sorter_bridge.$procdff$1671
  root of input selection tree: $flatten\sorter_bridge.$0\state_r[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: $procmux$1655_CMP
  found state code: 2'00
  found ctrl input: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:144$555_Y
  found ctrl input: $flatten\sorter_bridge.$procmux$1085_CMP
  found ctrl input: $flatten\sorter_bridge.$procmux$1006_CMP
  found ctrl input: $flatten\sorter_bridge.$procmux$1016_CMP
  found ctrl input: $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:176$568_Y
  found ctrl input: $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:172$565_Y
  found state code: 2'11
  found ctrl input: $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:163$562_Y
  found ctrl input: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:164$563_Y
  found state code: 2'10
  found ctrl input: \uart_inst.uart_rx_inst.m_axis_tvalid_reg
  found state code: 2'01
  found ctrl output: $flatten\sorter_bridge.$procmux$1085_CMP
  found ctrl output: $flatten\sorter_bridge.$procmux$1016_CMP
  found ctrl output: $flatten\sorter_bridge.$procmux$1006_CMP
  found ctrl output: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:144$555_Y
  ctrl inputs: { $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:163$562_Y $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:164$563_Y $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:172$565_Y $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:176$568_Y \uart_inst.uart_rx_inst.m_axis_tvalid_reg $procmux$1655_CMP }
  ctrl outputs: { $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:144$555_Y $flatten\sorter_bridge.$0\state_r[1:0] $flatten\sorter_bridge.$procmux$1006_CMP $flatten\sorter_bridge.$procmux$1016_CMP $flatten\sorter_bridge.$procmux$1085_CMP }
  transition:       2'00 6'-----0 ->       2'00 6'000010
  transition:       2'00 6'----01 ->       2'00 6'000010
  transition:       2'00 6'----11 ->       2'01 6'001010
  transition:       2'10 6'-----0 ->       2'00 6'000001
  transition:       2'10 6'--0--1 ->       2'10 6'010001
  transition:       2'10 6'--1--1 ->       2'11 6'011001
  transition:       2'01 6'-----0 ->       2'00 6'000100
  transition:       2'01 6'0----1 ->       2'01 6'001100
  transition:       2'01 6'10---1 ->       2'10 6'010100
  transition:       2'01 6'11---1 ->       2'11 6'011100
  transition:       2'11 6'-----0 ->       2'00 6'100000
  transition:       2'11 6'---0-1 ->       2'11 6'111000
  transition:       2'11 6'---1-1 ->       2'00 6'100000

2.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\sorter_bridge.state_r$1795' from module `\top'.
Optimizing FSM `$fsm$\sorter_bridge.sorter.state_r$1784' from module `\top'.
  Removing unused input signal $auto$opt_reduce.cc:137:opt_pmux$1775.

2.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 33 unused cells and 33 unused wires.
<suppressed ~36 debug messages>

2.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\sorter_bridge.sorter.state_r$1784' from module `\top'.
  Removing unused output signal $flatten\sorter_bridge.\sorter.$0\state_r[3:0] [0].
  Removing unused output signal $flatten\sorter_bridge.\sorter.$0\state_r[3:0] [1].
  Removing unused output signal $flatten\sorter_bridge.\sorter.$0\state_r[3:0] [2].
  Removing unused output signal $flatten\sorter_bridge.\sorter.$0\state_r[3:0] [3].
Optimizing FSM `$fsm$\sorter_bridge.state_r$1795' from module `\top'.
  Removing unused output signal $flatten\sorter_bridge.$0\state_r[1:0] [0].
  Removing unused output signal $flatten\sorter_bridge.$0\state_r[1:0] [1].

2.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\sorter_bridge.sorter.state_r$1784' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> --------1
  1000 -> -------1-
  0100 -> ------1--
  0010 -> -----1---
  0110 -> ----1----
  0001 -> ---1-----
  0101 -> --1------
  0011 -> -1-------
  0111 -> 1--------
Recoding FSM `$fsm$\sorter_bridge.state_r$1795' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

2.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\sorter_bridge.sorter.state_r$1784' from module `top':
-------------------------------------

  Information on FSM $fsm$\sorter_bridge.sorter.state_r$1784 (\sorter_bridge.sorter.state_r):

  Number of input signals:   10
  Number of output signals:   9
  Number of state bits:       9

  Input signals:
    0: $procmux$1655_CMP
    1: \sorter_bridge.sorter.start_pulse
    2: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:370$656_Y
    3: $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:378$658_Y
    4: $flatten\sorter_bridge.\sorter.$ge$synth/build/rtl.sv2v.v:389$661_Y
    5: $flatten\sorter_bridge.\sorter.$ne$synth/build/rtl.sv2v.v:400$662_Y
    6: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:402$663_Y
    7: $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:407$664_Y
    8: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:408$665_Y
    9: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:164$563_Y

  Output signals:
    0: \sorter_bridge.sorter.sorted_valid_o
    1: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:338$646_Y
    2: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:338$647_Y
    3: $flatten\sorter_bridge.\sorter.$procmux$1403_CMP
    4: $flatten\sorter_bridge.\sorter.$procmux$1426_CMP
    5: $flatten\sorter_bridge.\sorter.$procmux$1461_CMP
    6: $flatten\sorter_bridge.\sorter.$procmux$1475_CMP
    7: $flatten\sorter_bridge.\sorter.$procmux$1609_CMP
    8: \sorter_bridge.input_fifo.ready_i

  State encoding:
    0: 9'--------1  <RESET STATE>
    1: 9'-------1-
    2: 9'------1--
    3: 9'-----1---
    4: 9'----1----
    5: 9'---1-----
    6: 9'--1------
    7: 9'-1-------
    8: 9'1--------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'---------0   ->     0 9'000000010
      1:     0 10'--------01   ->     0 9'000000010
      2:     0 10'--------11   ->     5 9'000000010
      3:     1 10'---------0   ->     0 9'000000100
      4:     1 10'--------01   ->     1 9'000000100
      5:     1 10'--------11   ->     5 9'000000100
      6:     2 10'---------0   ->     0 9'000100000
      7:     2 10'-----0---1   ->     3 9'000100000
      8:     2 10'-----1---1   ->     6 9'000100000
      9:     3 10'---------0   ->     0 9'100000000
     10:     3 10'------0--1   ->     3 9'100000000
     11:     3 10'------1--1   ->     7 9'100000000
     12:     4 10'---------0   ->     0 9'000001000
     13:     4 10'---10----1   ->     1 9'000001000
     14:     4 10'---00----1   ->     6 9'000001000
     15:     4 10'----1----1   ->     8 9'000001000
     16:     5 10'---------0   ->     0 9'001000000
     17:     5 10'1------1-1   ->     1 9'001000000
     18:     5 10'0------1-1   ->     3 9'001000000
     19:     5 10'-------0-1   ->     5 9'001000000
     20:     6 10'---------0   ->     0 9'000010000
     21:     6 10'---------1   ->     4 9'000010000
     22:     7 10'---------0   ->     0 9'010000000
     23:     7 10'---------1   ->     2 9'010000000
     24:     8 10'---------0   ->     0 9'000000001
     25:     8 10'-111-----1   ->     1 9'000000001
     26:     8 10'-110-----1   ->     6 9'000000001
     27:     8 10'--0------1   ->     8 9'000000001
     28:     8 10'-01------1   ->     8 9'000000001

-------------------------------------

FSM `$fsm$\sorter_bridge.state_r$1795' from module `top':
-------------------------------------

  Information on FSM $fsm$\sorter_bridge.state_r$1795 (\sorter_bridge.state_r):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $procmux$1655_CMP
    1: \uart_inst.uart_rx_inst.m_axis_tvalid_reg
    2: $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:176$568_Y
    3: $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:172$565_Y
    4: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:164$563_Y
    5: $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:163$562_Y

  Output signals:
    0: $flatten\sorter_bridge.$procmux$1085_CMP
    1: $flatten\sorter_bridge.$procmux$1016_CMP
    2: $flatten\sorter_bridge.$procmux$1006_CMP
    3: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:144$555_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----0   ->     0 4'0010
      1:     0 6'----01   ->     0 4'0010
      2:     0 6'----11   ->     2 4'0010
      3:     1 6'-----0   ->     0 4'0001
      4:     1 6'--0--1   ->     1 4'0001
      5:     1 6'--1--1   ->     3 4'0001
      6:     2 6'-----0   ->     0 4'0100
      7:     2 6'10---1   ->     1 4'0100
      8:     2 6'0----1   ->     2 4'0100
      9:     2 6'11---1   ->     3 4'0100
     10:     3 6'-----0   ->     0 4'1000
     11:     3 6'---1-1   ->     0 4'1000
     12:     3 6'---0-1   ->     3 4'1000

-------------------------------------

2.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\sorter_bridge.sorter.state_r$1784' from module `\top'.
Mapping FSM `$fsm$\sorter_bridge.state_r$1795' from module `\top'.

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~67 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1754 ($dff) from module top (D = $add$synth/build/rtl.sv2v.v:16$4_Y, Q = \por_cnt).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1661 ($dff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$830_Y, Q = \uart_inst.uart_tx_inst.txd_reg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1938 ($sdff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$827_Y, Q = \uart_inst.uart_tx_inst.txd_reg).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1660 ($dff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$779_Y, Q = \uart_inst.uart_tx_inst.s_axis_tready_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1948 ($sdff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$777_Y, Q = \uart_inst.uart_tx_inst.s_axis_tready_reg).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1659 ($dff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$798_Y, Q = \uart_inst.uart_tx_inst.bit_cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1954 ($sdff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$795_Y, Q = \uart_inst.uart_tx_inst.bit_cnt).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1658 ($dff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$814_Y, Q = \uart_inst.uart_tx_inst.prescale_reg, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1964 ($sdff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$814_Y, Q = \uart_inst.uart_tx_inst.prescale_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$1657 ($dff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$768_Y, Q = \uart_inst.uart_tx_inst.data_reg).
Adding SRST signal on $flatten\uart_inst.\uart_rx_inst.$procdff$1670 ($dff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$906_Y, Q = \uart_inst.uart_rx_inst.bit_cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1981 ($sdff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$903_Y, Q = \uart_inst.uart_rx_inst.bit_cnt).
Adding SRST signal on $flatten\uart_inst.\uart_rx_inst.$procdff$1669 ($dff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$926_Y, Q = \uart_inst.uart_rx_inst.prescale_reg, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1991 ($sdff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$926_Y, Q = \uart_inst.uart_rx_inst.prescale_reg).
Adding EN signal on $flatten\uart_inst.\uart_rx_inst.$procdff$1668 ($dff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$940_Y, Q = \uart_inst.uart_rx_inst.data_reg).
Adding SRST signal on $flatten\uart_inst.\uart_rx_inst.$procdff$1664 ($dff) from module top (D = \rxd, Q = \uart_inst.uart_rx_inst.rxd_reg, rval = 1'1).
Adding SRST signal on $flatten\uart_inst.\uart_rx_inst.$procdff$1663 ($dff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$976_Y, Q = \uart_inst.uart_rx_inst.m_axis_tvalid_reg, rval = 1'0).
Adding SRST signal on $flatten\uart_inst.\uart_rx_inst.$procdff$1662 ($dff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$996_Y, Q = \uart_inst.uart_rx_inst.m_axis_tdata_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2012 ($sdff) from module top (D = \uart_inst.uart_rx_inst.data_reg, Q = \uart_inst.uart_rx_inst.m_axis_tdata_reg).
Adding SRST signal on $flatten\sorter_bridge.\sorter.\count_ram.$procdff$1727 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.\count_ram.$procmux$1321_Y, Q = \sorter_bridge.sorter.count_ram.rd_data_l, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2022 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.\count_ram.$memrd$\ram$synth/build/rtl.sv2v.v:581$745_DATA, Q = \sorter_bridge.sorter.count_ram.rd_data_l).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$1752 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1392_Y, Q = \sorter_bridge.sorter.load_addr_r, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2024 ($sdff) from module top (D = \sorter_bridge.sorter.value_i, Q = \sorter_bridge.sorter.load_addr_r).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$1751 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1402_Y, Q = \sorter_bridge.sorter.emit_value_r, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2028 ($sdff) from module top (D = \sorter_bridge.sorter.scan_addr_q, Q = \sorter_bridge.sorter.emit_value_r).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$1750 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1413_Y, Q = \sorter_bridge.sorter.emit_remaining_r, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2032 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1413_Y, Q = \sorter_bridge.sorter.emit_remaining_r).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$1749 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1424_Y, Q = \sorter_bridge.sorter.scan_addr_q, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2042 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1424_Y, Q = \sorter_bridge.sorter.scan_addr_q).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$1748 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1435_Y, Q = \sorter_bridge.sorter.scan_addr_r, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2050 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1435_Y, Q = \sorter_bridge.sorter.scan_addr_r).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$1747 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1459_Y, Q = \sorter_bridge.sorter.loaded_count_r, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2064 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1459_Y, Q = \sorter_bridge.sorter.loaded_count_r).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$1746 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1470_Y, Q = \sorter_bridge.sorter.clear_idx_r, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2072 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1470_Y, Q = \sorter_bridge.sorter.clear_idx_r).
Adding SRST signal on $flatten\sorter_bridge.\output_fifo.\ram_inst.$procdff$1731 ($dff) from module top (D = $flatten\sorter_bridge.\output_fifo.\ram_inst.$memrd$\ram$synth/build/rtl.sv2v.v:581$734_DATA, Q = \sorter_bridge.output_fifo.ram_inst.rd_data_l, rval = 8'00000000).
Adding SRST signal on $flatten\sorter_bridge.\output_fifo.$procdff$1744 ($dff) from module top (D = $flatten\sorter_bridge.\output_fifo.$or$synth/build/rtl.sv2v.v:549$700_Y, Q = \sorter_bridge.output_fifo.firstwrite, rval = 1'0).
Adding SRST signal on $flatten\sorter_bridge.\output_fifo.$procdff$1743 ($dff) from module top (D = $flatten\sorter_bridge.\output_fifo.$procmux$1367_Y, Q = \sorter_bridge.output_fifo.data_l, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2082 ($sdff) from module top (D = \sorter_bridge.out_fifo_data, Q = \sorter_bridge.output_fifo.data_l).
Adding SRST signal on $flatten\sorter_bridge.\output_fifo.$procdff$1742 ($dff) from module top (D = $flatten\sorter_bridge.\output_fifo.$and$synth/build/rtl.sv2v.v:550$702_Y, Q = \sorter_bridge.output_fifo.trail, rval = 1'0).
Adding SRST signal on $flatten\sorter_bridge.\output_fifo.$procdff$1741 ($dff) from module top (D = $flatten\sorter_bridge.\output_fifo.$procmux$1372_Y, Q = \sorter_bridge.output_fifo.rd_ptr, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:266:slice$2085 ($sdff) from module top (D = $flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:516$692_Y [8:0], Q = \sorter_bridge.output_fifo.rd_ptr).
Adding SRST signal on $flatten\sorter_bridge.\output_fifo.$procdff$1740 ($dff) from module top (D = $flatten\sorter_bridge.\output_fifo.$procmux$1377_Y, Q = \sorter_bridge.output_fifo.wr_ptr, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:266:slice$2087 ($sdff) from module top (D = $flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:544$696_Y [8:0], Q = \sorter_bridge.output_fifo.wr_ptr).
Adding SRST signal on $flatten\sorter_bridge.\input_fifo.\ram_inst.$procdff$1723 ($dff) from module top (D = $flatten\sorter_bridge.\input_fifo.\ram_inst.$memrd$\ram$synth/build/rtl.sv2v.v:581$756_DATA, Q = \sorter_bridge.input_fifo.ram_inst.rd_data_l, rval = 10'0000000000).
Adding SRST signal on $flatten\sorter_bridge.\input_fifo.$procdff$1739 ($dff) from module top (D = $flatten\sorter_bridge.\input_fifo.$or$synth/build/rtl.sv2v.v:549$724_Y, Q = \sorter_bridge.input_fifo.firstwrite, rval = 1'0).
Adding SRST signal on $flatten\sorter_bridge.\input_fifo.$procdff$1738 ($dff) from module top (D = $flatten\sorter_bridge.\input_fifo.$procmux$1346_Y, Q = \sorter_bridge.input_fifo.data_l, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2091 ($sdff) from module top (D = \sorter_bridge.in_fifo_data, Q = \sorter_bridge.input_fifo.data_l).
Adding SRST signal on $flatten\sorter_bridge.\input_fifo.$procdff$1737 ($dff) from module top (D = $flatten\sorter_bridge.\input_fifo.$and$synth/build/rtl.sv2v.v:550$726_Y, Q = \sorter_bridge.input_fifo.trail, rval = 1'0).
Adding SRST signal on $flatten\sorter_bridge.\input_fifo.$procdff$1736 ($dff) from module top (D = $flatten\sorter_bridge.\input_fifo.$procmux$1351_Y, Q = \sorter_bridge.input_fifo.rd_ptr, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$2094 ($sdff) from module top (D = $flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:516$716_Y [4:0], Q = \sorter_bridge.input_fifo.rd_ptr).
Adding SRST signal on $flatten\sorter_bridge.\input_fifo.$procdff$1735 ($dff) from module top (D = $flatten\sorter_bridge.\input_fifo.$procmux$1356_Y, Q = \sorter_bridge.input_fifo.wr_ptr, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$2096 ($sdff) from module top (D = $flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:544$720_Y [4:0], Q = \sorter_bridge.input_fifo.wr_ptr).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1686 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1041_Y, Q = \sorter_bridge.out_fifo_valid, rval = 1'0).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1685 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1063_Y, Q = \sorter_bridge.out_fifo_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2099 ($sdff) from module top (D = $flatten\sorter_bridge.$procmux$1063_Y, Q = \sorter_bridge.out_fifo_data).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1684 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1199_Y, Q = \sorter_bridge.in_fifo_valid, rval = 1'0).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1683 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1084_Y, Q = \sorter_bridge.in_fifo_data, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2118 ($sdff) from module top (D = { \uart_inst.uart_rx_inst.m_axis_tdata_reg [1:0] \sorter_bridge.input_low_byte_r }, Q = \sorter_bridge.in_fifo_data).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1682 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1095_Y, Q = \sorter_bridge.start_hold_r, rval = 4'0000).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1681 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1022_Y, Q = \sorter_bridge.start_pulse_r, rval = 1'0).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1680 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1105_Y, Q = \sorter_bridge.output_value_hold_r, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2126 ($sdff) from module top (D = \sorter_bridge.sorter.emit_value_r, Q = \sorter_bridge.output_value_hold_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1679 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1117_Y, Q = \sorter_bridge.output_byte_phase_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2132 ($sdff) from module top (D = $flatten\sorter_bridge.$procmux$1117_Y, Q = \sorter_bridge.output_byte_phase_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1678 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1136_Y, Q = \sorter_bridge.input_count_r, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2140 ($sdff) from module top (D = $flatten\sorter_bridge.$procmux$1136_Y, Q = \sorter_bridge.input_count_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1677 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1148_Y, Q = \sorter_bridge.input_low_byte_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2148 ($sdff) from module top (D = \uart_inst.uart_rx_inst.m_axis_tdata_reg, Q = \sorter_bridge.input_low_byte_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1676 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1162_Y, Q = \sorter_bridge.header_sent_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2154 ($sdff) from module top (D = $flatten\sorter_bridge.$procmux$1162_Y, Q = \sorter_bridge.header_sent_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1675 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1173_Y, Q = \sorter_bridge.output_bytes_sent_r, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2166 ($sdff) from module top (D = $flatten\sorter_bridge.$procmux$1173_Y, Q = \sorter_bridge.output_bytes_sent_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1674 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1182_Y, Q = \sorter_bridge.output_byte_count_r, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2170 ($sdff) from module top (D = $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$580_Y, Q = \sorter_bridge.output_byte_count_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1673 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$1191_Y, Q = \sorter_bridge.length_valid_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2174 ($sdff) from module top (D = $flatten\sorter_bridge.$procmux$1191_Y, Q = \sorter_bridge.length_valid_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$1672 ($dff) from module top (D = { $flatten\sorter_bridge.$procmux$1005_Y $flatten\sorter_bridge.$procmux$1015_Y }, Q = \sorter_bridge.length_r, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2182 ($sdff) from module top (D = \uart_inst.uart_rx_inst.m_axis_tdata_reg, Q = \sorter_bridge.length_r [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$2182 ($sdff) from module top (D = \uart_inst.uart_rx_inst.m_axis_tdata_reg, Q = \sorter_bridge.length_r [15:8]).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 90 unused cells and 111 unused wires.
<suppressed ~91 debug messages>

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~15 debug messages>

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:254:combine_resets$2125: { \sorter_bridge.state_r [2] \por_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:254:combine_resets$2117: { $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:215$573_Y \sorter_bridge.state_r [1] \por_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$2009: { $auto$rtlil.cc:2724:Not$2007 $auto$opt_dff.cc:194:make_patterns_logic$2000 $auto$opt_dff.cc:194:make_patterns_logic$2004 $auto$opt_dff.cc:194:make_patterns_logic$2002 \por_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1980: { $auto$rtlil.cc:2724:Not$1978 $auto$opt_dff.cc:194:make_patterns_logic$1975 $auto$opt_dff.cc:194:make_patterns_logic$1973 \por_cnt }
  Optimizing cells in module \top.
Performed a total of 4 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.12.16. Rerunning OPT passes. (Maybe there is more to do..)

2.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

2.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.20. Executing OPT_DFF pass (perform DFF optimizations).

2.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.12.23. Finished OPT passes. (There is nothing left to do.)

2.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2003 ($ne).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:705$595 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:706$596 ($sub).
Removed top 13 bits (of 32) from port Y of cell top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:706$596 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:707$597 ($gt).
Removed top 28 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:708$598 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:710$600 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:710$600 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:718$603 ($gt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$eq$synth/build/rtl.sv2v.v:723$607 ($eq).
Removed top 12 bits (of 19) from mux cell top.$flatten\uart_inst.\uart_rx_inst.$procmux$919 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:783$623 ($sub).
Removed top 13 bits (of 32) from port Y of cell top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:783$623 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_tx_inst.$gt$synth/build/rtl.sv2v.v:797$628 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:798$629 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:798$629 ($sub).
Removed top 3 bits (of 4) from port B of cell top.$flatten\uart_inst.\uart_tx_inst.$eq$synth/build/rtl.sv2v.v:802$632 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_tx_inst.$gt$synth/build/rtl.sv2v.v:781$622 ($gt).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1920 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1925 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1984 ($ne).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1986 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1994 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1996 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1907 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1898 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1887 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1883 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1866 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1813 ($eq).
Removed top 15 bits (of 16) from port B of cell top.$flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:408$665 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sorter_bridge.\sorter.$gt$synth/build/rtl.sv2v.v:461$676 ($gt).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2110 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2108 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1857 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2104 ($ne).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:516$692 ($add).
Removed top 22 bits (of 32) from port Y of cell top.$flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:516$692 ($add).
Removed top 23 bits (of 32) from mux cell top.$flatten\sorter_bridge.\output_fifo.$ternary$synth/build/rtl.sv2v.v:516$694 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:544$696 ($add).
Removed top 23 bits (of 32) from port Y of cell top.$flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:544$696 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:516$716 ($add).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:516$716 ($add).
Removed top 27 bits (of 32) from mux cell top.$flatten\sorter_bridge.\input_fifo.$ternary$synth/build/rtl.sv2v.v:516$718 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:544$720 ($add).
Removed top 27 bits (of 32) from port Y of cell top.$flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:544$720 ($add).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2145 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1842 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1838 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2163 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2179 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1834 ($eq).
Removed top 16 bits (of 18) from port A of cell top.$flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$580 ($add).
Removed top 1 bits (of 18) from port B of cell top.$flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$580 ($add).
Removed top 1 bits (of 10) from port Y of cell top.$flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:516$692 ($add).
Removed top 1 bits (of 6) from port Y of cell top.$flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:516$716 ($add).
Removed top 27 bits (of 32) from wire top.$flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:516$716_Y.
Removed top 27 bits (of 32) from wire top.$flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:544$720_Y.
Removed top 23 bits (of 32) from wire top.$flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:516$692_Y.
Removed top 23 bits (of 32) from wire top.$flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:544$696_Y.
Removed top 12 bits (of 19) from wire top.$flatten\uart_inst.\uart_rx_inst.$procmux$919_Y.
Removed top 13 bits (of 32) from wire top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:706$596_Y.
Removed top 28 bits (of 32) from wire top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:710$600_Y.
Removed top 13 bits (of 32) from wire top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:783$623_Y.
Removed top 28 bits (of 32) from wire top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:798$629_Y.

2.14. Executing PEEPOPT pass (run peephole optimizers).

2.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

2.16. Executing SHARE pass (SAT-based resource sharing).

2.17. Executing TECHMAP pass (map to technology primitives).

2.17.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.17.2. Continuing TECHMAP pass.
Using template $paramod$63c7f1a5c4d320eda7bf5de8a615386686b975ab\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$e4c92889d88a2565010b877d9939a0ac6b8fc9a2\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$106e7676feb63f00b8f79ebab3ff16b0f4c109cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~231 debug messages>

2.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

2.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$synth/build/rtl.sv2v.v:16$4 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$580 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:246$585 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:272$592 ($add).
  creating $macc model for $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:207$572 ($sub).
  creating $macc model for $flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:516$716 ($add).
  creating $macc model for $flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:544$720 ($add).
  creating $macc model for $flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:516$692 ($add).
  creating $macc model for $flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:544$696 ($add).
  creating $macc model for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:388$659 ($add).
  creating $macc model for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:389$660 ($add).
  creating $macc model for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:446$669 ($add).
  creating $macc model for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:458$674 ($add).
  creating $macc model for $flatten\sorter_bridge.\sorter.$sub$synth/build/rtl.sv2v.v:462$677 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:706$596 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:710$600 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:783$623 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:798$629 ($sub).
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:798$629.
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:783$623.
  creating $alu model for $macc $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:710$600.
  creating $alu model for $macc $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:706$596.
  creating $alu model for $macc $flatten\sorter_bridge.\sorter.$sub$synth/build/rtl.sv2v.v:462$677.
  creating $alu model for $macc $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:458$674.
  creating $alu model for $macc $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:446$669.
  creating $alu model for $macc $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:389$660.
  creating $alu model for $macc $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:388$659.
  creating $alu model for $macc $flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:544$696.
  creating $alu model for $macc $flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:516$692.
  creating $alu model for $macc $flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:544$720.
  creating $alu model for $macc $flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:516$716.
  creating $alu model for $macc $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:207$572.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:272$592.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:246$585.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$580.
  creating $alu model for $macc $add$synth/build/rtl.sv2v.v:16$4.
  creating $alu model for $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:172$565 ($ge): new $alu
  creating $alu model for $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:176$566 ($ge): new $alu
  creating $alu model for $flatten\sorter_bridge.\sorter.$ge$synth/build/rtl.sv2v.v:389$661 ($ge): new $alu
  creating $alu model for $flatten\sorter_bridge.\sorter.$gt$synth/build/rtl.sv2v.v:461$676 ($gt): new $alu
  creating $alu model for $flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:705$595 ($gt): new $alu
  creating $alu model for $flatten\uart_inst.\uart_tx_inst.$gt$synth/build/rtl.sv2v.v:781$622 ($gt): new $alu
  creating $alu model for $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:408$665 ($eq): merged with $flatten\sorter_bridge.\sorter.$gt$synth/build/rtl.sv2v.v:461$676.
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$gt$synth/build/rtl.sv2v.v:781$622: $auto$alumacc.cc:485:replace_alu$2212
  creating $alu cell for $flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:705$595: $auto$alumacc.cc:485:replace_alu$2217
  creating $alu cell for $flatten\sorter_bridge.\sorter.$gt$synth/build/rtl.sv2v.v:461$676, $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:408$665: $auto$alumacc.cc:485:replace_alu$2222
  creating $alu cell for $flatten\sorter_bridge.\sorter.$ge$synth/build/rtl.sv2v.v:389$661: $auto$alumacc.cc:485:replace_alu$2229
  creating $alu cell for $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:176$566: $auto$alumacc.cc:485:replace_alu$2238
  creating $alu cell for $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:172$565: $auto$alumacc.cc:485:replace_alu$2247
  creating $alu cell for $add$synth/build/rtl.sv2v.v:16$4: $auto$alumacc.cc:485:replace_alu$2260
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$580: $auto$alumacc.cc:485:replace_alu$2263
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:246$585: $auto$alumacc.cc:485:replace_alu$2266
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:272$592: $auto$alumacc.cc:485:replace_alu$2269
  creating $alu cell for $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:207$572: $auto$alumacc.cc:485:replace_alu$2272
  creating $alu cell for $flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:516$716: $auto$alumacc.cc:485:replace_alu$2275
  creating $alu cell for $flatten\sorter_bridge.\input_fifo.$add$synth/build/rtl.sv2v.v:544$720: $auto$alumacc.cc:485:replace_alu$2278
  creating $alu cell for $flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:516$692: $auto$alumacc.cc:485:replace_alu$2281
  creating $alu cell for $flatten\sorter_bridge.\output_fifo.$add$synth/build/rtl.sv2v.v:544$696: $auto$alumacc.cc:485:replace_alu$2284
  creating $alu cell for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:388$659: $auto$alumacc.cc:485:replace_alu$2287
  creating $alu cell for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:389$660: $auto$alumacc.cc:485:replace_alu$2290
  creating $alu cell for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:446$669: $auto$alumacc.cc:485:replace_alu$2293
  creating $alu cell for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:458$674: $auto$alumacc.cc:485:replace_alu$2296
  creating $alu cell for $flatten\sorter_bridge.\sorter.$sub$synth/build/rtl.sv2v.v:462$677: $auto$alumacc.cc:485:replace_alu$2299
  creating $alu cell for $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:706$596: $auto$alumacc.cc:485:replace_alu$2302
  creating $alu cell for $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:710$600: $auto$alumacc.cc:485:replace_alu$2305
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:783$623: $auto$alumacc.cc:485:replace_alu$2308
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:798$629: $auto$alumacc.cc:485:replace_alu$2311
  created 24 $alu and 0 $macc cells.

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

2.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.21.6. Executing OPT_DFF pass (perform DFF optimizations).

2.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

2.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.21.9. Rerunning OPT passes. (Maybe there is more to do..)

2.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

2.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.21.13. Executing OPT_DFF pass (perform DFF optimizations).

2.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.21.16. Finished OPT passes. (There is nothing left to do.)

2.22. Executing MEMORY pass.

2.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.sorter_bridge.input_fifo.ram_inst.ram write port 0.
  Analyzing top.sorter_bridge.output_fifo.ram_inst.ram write port 0.
  Analyzing top.sorter_bridge.sorter.count_ram.ram write port 0.

2.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\sorter_bridge.input_fifo.ram_inst.ram'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\sorter_bridge.output_fifo.ram_inst.ram'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\sorter_bridge.sorter.count_ram.ram'[0] in module `\top': merging output FF to cell.
    Write port 0: don't care on collision.

2.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 37 unused wires.
<suppressed ~4 debug messages>

2.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory top.sorter_bridge.input_fifo.ram_inst.ram via $__ICE40_RAM4K_
mapping memory top.sorter_bridge.output_fifo.ram_inst.ram via $__ICE40_RAM4K_
mapping memory top.sorter_bridge.sorter.count_ram.ram via $__ICE40_RAM4K_
<suppressed ~208 debug messages>

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

2.25.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

2.25.3. Continuing TECHMAP pass.
Using template $paramod$152405ab8834e0c4f35bd7e4e60c34790a6f81fa\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$13b3947419e62b7bbba1b93c77e4155efbe69a94\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~75 debug messages>

2.26. Executing ICE40_BRAMINIT pass.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~111 debug messages>

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

2.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$2391 ($dffe) from module top.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$2368 ($dffe) from module top.
Adding SRST signal on $auto$ff.cc:266:slice$1999 ($dffe) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$938_Y, Q = \uart_inst.uart_rx_inst.data_reg, rval = 8'00000000).

2.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 149 unused wires.
<suppressed ~5 debug messages>

2.27.5. Rerunning OPT passes. (Removed registers in this run.)

2.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2171 ($sdffe) from module top.

2.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.27.10. Rerunning OPT passes. (Removed registers in this run.)

2.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.27.13. Executing OPT_DFF pass (perform DFF optimizations).

2.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.27.15. Finished fast OPT passes.

2.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

2.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1435: $auto$fsm_map.cc:102:implement_pattern_cache$1852
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_rx_inst.$procmux$919:
      Old ports: A=7'1100111, B=7'0000000, Y=$auto$wreduce.cc:461:run$2193 [6:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$2193 [0]
      New connections: $auto$wreduce.cc:461:run$2193 [6:1] = { $auto$wreduce.cc:461:run$2193 [0] $auto$wreduce.cc:461:run$2193 [0] 2'00 $auto$wreduce.cc:461:run$2193 [0] $auto$wreduce.cc:461:run$2193 [0] }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_rx_inst.$procmux$921:
      Old ports: A=19'0000000000001100111, B={ 12'000000000000 $auto$wreduce.cc:461:run$2193 [6:0] }, Y=$flatten\uart_inst.\uart_rx_inst.$procmux$921_Y
      New ports: A=7'1100111, B=$auto$wreduce.cc:461:run$2193 [6:0], Y=$flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [6:0]
      New connections: $flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [18:7] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$806:
      Old ports: A=19'0000000000001101000, B=19'0000000000001100111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$806_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$806_Y [3] $flatten\uart_inst.\uart_tx_inst.$procmux$806_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$806_Y [18:4] $flatten\uart_inst.\uart_tx_inst.$procmux$806_Y [2:1] } = { 15'000000000000110 $flatten\uart_inst.\uart_tx_inst.$procmux$806_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$806_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_rx_inst.$procmux$921:
      Old ports: A=7'1100111, B=$auto$wreduce.cc:461:run$2193 [6:0], Y=$flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [6:0]
      New ports: A=1'1, B=$auto$wreduce.cc:461:run$2193 [0], Y=$flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [0]
      New connections: $flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [6:1] = { $flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [0] $flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [0] 2'00 $flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [0] $flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_rx_inst.$procmux$923:
      Old ports: A=19'0000000000000110010, B=$flatten\uart_inst.\uart_rx_inst.$procmux$921_Y, Y=$flatten\uart_inst.\uart_rx_inst.$procmux$923_Y
      New ports: A=7'0110010, B=$flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [6:0], Y=$flatten\uart_inst.\uart_rx_inst.$procmux$923_Y [6:0]
      New connections: $flatten\uart_inst.\uart_rx_inst.$procmux$923_Y [18:7] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$811:
      Old ports: A=$flatten\uart_inst.\uart_tx_inst.$procmux$806_Y, B=19'0000000000001100111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$811_Y
      New ports: A={ $flatten\uart_inst.\uart_tx_inst.$procmux$806_Y [3] $flatten\uart_inst.\uart_tx_inst.$procmux$806_Y [0] }, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$811_Y [3] $flatten\uart_inst.\uart_tx_inst.$procmux$811_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$811_Y [18:4] $flatten\uart_inst.\uart_tx_inst.$procmux$811_Y [2:1] } = { 15'000000000000110 $flatten\uart_inst.\uart_tx_inst.$procmux$811_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$811_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_rx_inst.$procmux$923:
      Old ports: A=7'0110010, B=$flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [6:0], Y=$flatten\uart_inst.\uart_rx_inst.$procmux$923_Y [6:0]
      New ports: A=3'110, B={ 1'0 $flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [0] $flatten\uart_inst.\uart_rx_inst.$procmux$921_Y [0] }, Y={ $flatten\uart_inst.\uart_rx_inst.$procmux$923_Y [4] $flatten\uart_inst.\uart_rx_inst.$procmux$923_Y [1:0] }
      New connections: { $flatten\uart_inst.\uart_rx_inst.$procmux$923_Y [6:5] $flatten\uart_inst.\uart_rx_inst.$procmux$923_Y [3:2] } = { $flatten\uart_inst.\uart_rx_inst.$procmux$923_Y [0] $flatten\uart_inst.\uart_rx_inst.$procmux$923_Y [1] 1'0 $flatten\uart_inst.\uart_rx_inst.$procmux$923_Y [0] }
  Optimizing cells in module \top.
Performed a total of 8 changes.

2.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.29.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2051 ($sdffe) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1435_Y, Q = \sorter_bridge.sorter.scan_addr_r).

2.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.29.9. Rerunning OPT passes. (Maybe there is more to do..)

2.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

2.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$2504: { $auto$opt_dff.cc:194:make_patterns_logic$2044 $auto$opt_dff.cc:194:make_patterns_logic$2501 $auto$opt_dff.cc:194:make_patterns_logic$2054 $auto$opt_dff.cc:194:make_patterns_logic$2058 $auto$opt_dff.cc:194:make_patterns_logic$2060 $auto$opt_dff.cc:194:make_patterns_logic$2036 }
  Optimizing cells in module \top.
Performed a total of 1 changes.

2.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.29.13. Executing OPT_DFF pass (perform DFF optimizations).

2.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.29.16. Rerunning OPT passes. (Maybe there is more to do..)

2.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

2.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.29.20. Executing OPT_DFF pass (perform DFF optimizations).

2.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.29.23. Finished OPT passes. (There is nothing left to do.)

2.30. Executing ICE40_WRAPCARRY pass (wrap carries).

2.31. Executing TECHMAP pass (map to technology primitives).

2.31.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.31.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$f30f8fc2e30bd83d28cb1ad43b9d9ec083109075\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$aa43f2dbffadf36a7e9a5a6a61a7417f2989191d\_80_ice40_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$3826c06832e910ed7e3a5e37dc9a6adea7917f5a\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using template $paramod$12350b8c8422a70d10b7db4eaae1202a7148b784\_80_ice40_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_80_ice40_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~913 debug messages>

2.32. Executing OPT pass (performing simple optimizations).

2.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~872 debug messages>

2.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~675 debug messages>
Removed a total of 225 cells.

2.32.3. Executing OPT_DFF pass (perform DFF optimizations).

2.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 105 unused cells and 844 unused wires.
<suppressed ~106 debug messages>

2.32.5. Finished fast OPT passes.

2.33. Executing ICE40_OPT pass (performing simple optimizations).

2.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2212.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2212.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2217.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2217.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2222.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2222.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2238.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2238.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2260.slice[0].carry: CO=\por_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2263.slice[0].carry: CO=\sorter_bridge.length_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2263.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2266.slice[0].carry: CO=\sorter_bridge.input_count_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2269.slice[0].carry: CO=\sorter_bridge.output_bytes_sent_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2272.slice[0].carry: CO=\sorter_bridge.start_hold_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2275.slice[0].carry: CO=\sorter_bridge.input_fifo.rd_ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2278.slice[0].carry: CO=\sorter_bridge.input_fifo.wr_ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2281.slice[0].carry: CO=\sorter_bridge.output_fifo.rd_ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2284.slice[0].carry: CO=\sorter_bridge.output_fifo.wr_ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2287.slice[0].carry: CO=\sorter_bridge.sorter.count_ram.rd_data_l [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2290.slice[0].carry: CO=\sorter_bridge.sorter.loaded_count_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2293.slice[0].carry: CO=\sorter_bridge.sorter.clear_idx_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2296.slice[0].carry: CO=\sorter_bridge.sorter.scan_addr_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2299.slice[0].carry: CO=\sorter_bridge.sorter.emit_remaining_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2302.slice[0].carry: CO=\uart_inst.uart_rx_inst.prescale_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2305.slice[0].carry: CO=\uart_inst.uart_rx_inst.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2308.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2311.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]

2.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

2.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.33.4. Executing OPT_DFF pass (perform DFF optimizations).

2.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 2 unused wires.
<suppressed ~5 debug messages>

2.33.6. Rerunning OPT passes. (Removed registers in this run.)

2.33.7. Running ICE40 specific optimizations.

2.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.33.10. Executing OPT_DFF pass (perform DFF optimizations).

2.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.33.12. Finished OPT passes. (There is nothing left to do.)

2.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.35. Executing TECHMAP pass (map to technology primitives).

2.35.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~405 debug messages>

2.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

2.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$2260.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2263.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2263.slice[16].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2266.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2269.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2272.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2275.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2278.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2281.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2284.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2287.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2290.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2293.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2296.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2299.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2302.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2305.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2308.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2311.slice[0].carry ($lut).

2.38. Executing ICE40_OPT pass (performing simple optimizations).

2.38.1. Running ICE40 specific optimizations.

2.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~402 debug messages>

2.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1725 debug messages>
Removed a total of 575 cells.

2.38.4. Executing OPT_DFF pass (perform DFF optimizations).

2.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2780 unused wires.
<suppressed ~1 debug messages>

2.38.6. Rerunning OPT passes. (Removed registers in this run.)

2.38.7. Running ICE40 specific optimizations.

2.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.38.10. Executing OPT_DFF pass (perform DFF optimizations).

2.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.38.12. Finished OPT passes. (There is nothing left to do.)

2.39. Executing TECHMAP pass (map to technology primitives).

2.39.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.40. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

2.41. Executing ABC9 pass.

2.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

2.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.5. Executing PROC pass (convert processes to netlists).

2.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.41.5.4. Executing PROC_INIT pass (extract init attributes).

2.41.5.5. Executing PROC_ARST pass (detect async resets in processes).

2.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.41.5.12. Executing OPT_EXPR pass (perform const folding).

2.41.6. Executing TECHMAP pass (map to technology primitives).

2.41.6.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.41.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~129 debug messages>

2.41.7. Executing OPT pass (performing simple optimizations).

2.41.7.1. Executing OPT_EXPR pass (perform const folding).

2.41.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.41.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

2.41.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

2.41.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.41.7.6. Executing OPT_DFF pass (perform DFF optimizations).

2.41.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

2.41.7.8. Executing OPT_EXPR pass (perform const folding).

2.41.7.9. Finished OPT passes. (There is nothing left to do.)

2.41.8. Executing TECHMAP pass (map to technology primitives).

2.41.8.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

2.41.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

2.41.9. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

2.41.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1038 debug messages>

2.41.11. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.41.13. Executing TECHMAP pass (map to technology primitives).

2.41.13.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.41.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~156 debug messages>

2.41.14. Executing OPT pass (performing simple optimizations).

2.41.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

2.41.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

2.41.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.41.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.41.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.41.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.41.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

2.41.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.41.14.9. Rerunning OPT passes. (Maybe there is more to do..)

2.41.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.41.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.41.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.41.14.13. Executing OPT_DFF pass (perform DFF optimizations).

2.41.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.41.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.41.14.16. Finished OPT passes. (There is nothing left to do.)

2.41.15. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

2.41.16. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 591 cells with 3300 new cells, skipped 2278 cells.
  replaced 5 cell types:
     240 $_OR_
      88 $_XOR_
       1 $_ANDNOT_
      28 $_ORNOT_
     234 $_MUX_
  not replaced 20 cell types:
       3 $print
      10 $scopeinfo
     218 $_NOT_
     342 $_AND_
     280 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
      65 SB_DFF
      13 SB_DFFE
      14 SB_DFFSR
     291 SB_DFFESR
      96 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010
       6 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
      66 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
      12 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
       6 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
      96 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
     383 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
     371 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
       4 $paramod$85a472072107804a1e6bedb8b52fb3de6104e462\SB_RAM40_4K
       1 $paramod$ba68a0420314c29d51ab7ddbd2ec9361aa29f018\SB_RAM40_4K
       1 $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K

2.41.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.16.3. Executing XAIGER backend.
<suppressed ~490 debug messages>
Extracted 1577 AND gates and 6148 wires from module `top' to a netlist network with 419 inputs and 1069 outputs.

2.41.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

2.41.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    419/   1069  and =    1359  lev =   22 (0.62)  mem = 0.10 MB  box = 1316  bb = 1036
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    419/   1069  and =    1621  lev =   31 (0.55)  mem = 0.10 MB  ch =  152  box = 1316  bb = 1036
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    1621.  Ch =   142.  Total mem =    1.04 MB. Peak cut mem =    0.06 MB.
ABC: P:  Del = 5624.00.  Ar =     566.0.  Edge =     1848.  Cut =     7891.  T =     0.00 sec
ABC: P:  Del = 5624.00.  Ar =     533.0.  Edge =     1763.  Cut =     7485.  T =     0.00 sec
ABC: P:  Del = 5624.00.  Ar =     524.0.  Edge =     1635.  Cut =     7626.  T =     0.00 sec
ABC: F:  Del = 5624.00.  Ar =     483.0.  Edge =     1536.  Cut =     7514.  T =     0.00 sec
ABC: A:  Del = 5624.00.  Ar =     481.0.  Edge =     1437.  Cut =     7446.  T =     0.00 sec
ABC: A:  Del = 5624.00.  Ar =     480.0.  Edge =     1436.  Cut =     7311.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    419/   1069  and =    1097  lev =   15 (0.55)  mem = 0.10 MB  box = 1316  bb = 1036
ABC: Mapping (K=4)  :  lut =    473  edge =    1381  lev =    8 (0.33)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   15  mem = 0.03 MB
ABC: LUT = 473 : 2=206 43.6 %  3=99 20.9 %  4=168 35.5 %  Ave = 2.92
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.13 seconds, total: 0.13 seconds

2.41.16.6. Executing AIGER frontend.
<suppressed ~2988 debug messages>
Removed 1325 unused cells and 6927 unused wires.

2.41.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      584
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      280
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:     1069
Removing temp directory.

2.41.17. Executing TECHMAP pass (map to technology primitives).

2.41.17.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

2.41.17.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K for cells of type $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K.
Using template $paramod$ba68a0420314c29d51ab7ddbd2ec9361aa29f018\SB_RAM40_4K for cells of type $paramod$ba68a0420314c29d51ab7ddbd2ec9361aa29f018\SB_RAM40_4K.
Using template $paramod$85a472072107804a1e6bedb8b52fb3de6104e462\SB_RAM40_4K for cells of type $paramod$85a472072107804a1e6bedb8b52fb3de6104e462\SB_RAM40_4K.
No more expansions possible.
<suppressed ~295 debug messages>

2.42. Executing ICE40_WRAPCARRY pass (wrap carries).

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 234 unused cells and 8577 unused wires.

2.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      767
  1-LUT              111
  2-LUT              223
  3-LUT              265
  4-LUT              168
  with \SB_CARRY    (#0)  166
  with \SB_CARRY    (#1)  168

Eliminating LUTs.
Number of LUTs:      767
  1-LUT              111
  2-LUT              223
  3-LUT              265
  4-LUT              168
  with \SB_CARRY    (#0)  166
  with \SB_CARRY    (#1)  168

Combining LUTs.
Number of LUTs:      671
  1-LUT              111
  2-LUT              119
  3-LUT              185
  4-LUT              256
  with \SB_CARRY    (#0)  166
  with \SB_CARRY    (#1)  168

Eliminated 0 LUTs.
Combined 96 LUTs.
<suppressed ~4335 debug messages>

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$09deb89cf77b6e37f6ed7fef8d797dc05c0b2eee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$5a3b726670ce434c27ab6d39e16edfbe9baa03b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$a0a2272986bd691eac9ac1747888ac47dc277dbe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$08376f7fae321567207e85bf6db3a9f247ca9620\$lut for cells of type $lut.
Using template $paramod$703a7ae3e3e987bf860b577048c8f35c4b341275\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod$c11ee6bbb8d9fd9cf391261624c378fb45e86b84\$lut for cells of type $lut.
Using template $paramod$df6b12cebabc3b2db650658c5e894d03a346e968\$lut for cells of type $lut.
Using template $paramod$b4f5c470ef365ae6640a1f15324955674ee0bcf2\$lut for cells of type $lut.
Using template $paramod$2494e552391e30609bac397e1ba8dc2b6a4ba659\$lut for cells of type $lut.
Using template $paramod$fa19cc41652af82990288e2743fe6239cdab2658\$lut for cells of type $lut.
Using template $paramod$19457468c03b53ec09024ada785c6816b7d0407d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$480273aedff341609bb0d70e79d3d629c4101764\$lut for cells of type $lut.
Using template $paramod$dcba541ad53a9873d71bfba6c13dc2a8e2a60a79\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod$e4c3984b0f292ec38c153e6818d5f5a1c58e4f5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$b254004e52e31d6991f04f6113897c64fa1650ce\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod$5c6bc258377827df3257d2ecbf87d53a2377fcda\$lut for cells of type $lut.
Using template $paramod$5f892cbccc8e0b846db30004f6a576906c92120c\$lut for cells of type $lut.
Using template $paramod$c0db8f8b81aa2496df7fc609f2c3005b47ee2ccd\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$d7856980c8e3df62f97c26ab34037f33a9e831b5\$lut for cells of type $lut.
Using template $paramod$c1e4179198d86bbaf8ac5c0cd5967e4052e49ffe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$850f48dac4014f6ce06187aa7664648cd494a38b\$lut for cells of type $lut.
Using template $paramod$027b71830bd0fbfb04ad11206c5a0de76ed9d3f5\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$50ae037bea16070af222263fc6c06efd57346ae1\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$44236511622e197854fa4814b088d63bb24df320\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$121f66828c71d3c18a58c99e9f44b94525cfca81\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$b65d0403b0f956da2bd57b71ca9697ee859b5439\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$a38b8e7c733351fee3f6fef675d9256ee1d5e8a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$5183b4454493323aca6310872659274580528fcf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$b0cba8a8b88c1d69effe9be58afe301c709187b5\$lut for cells of type $lut.
Using template $paramod$3538781ccdac1cfa3ad11d05d3d609f1cfa2d6b0\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$46654478f15cf9dcb3f92426e419e9c9f11a784e\$lut for cells of type $lut.
Using template $paramod$cc98c476a9e5a7676e5cee6b4ef32e2860fc9164\$lut for cells of type $lut.
Using template $paramod$c84fab5e7b37c95087ffba9e140088af3811754c\$lut for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$2af7fd5c408581c2b6e80048f54948ce05a232f8\$lut for cells of type $lut.
Using template $paramod$464d286cc302627c2e44b6c4a8450c9bebc28389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$529baf23c57d5ed871d62e547aaaa8bb53e364ce\$lut for cells of type $lut.
Using template $paramod$0acc8d601702e9b60288baa3d5cf1d38d4f22457\$lut for cells of type $lut.
Using template $paramod$857512ea84a5fe5464efcd374b77666399ea78e1\$lut for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~2299 debug messages>
Removed 0 unused cells and 1514 unused wires.

2.46. Executing AUTONAME pass.
Renamed 23372 objects in module top (157 iterations).
<suppressed ~2223 debug messages>

2.47. Executing HIERARCHY pass (managing design hierarchy).

2.47.1. Analyzing design hierarchy..
Top module:  \top

2.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.
Module top directly or indirectly displays text -> setting "keep" attribute.

2.48. Printing statistics.

=== top ===

   Number of wires:               1008
   Number of wire bits:           2142
   Number of public wires:        1008
   Number of public wire bits:    2142
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1336
     $print                          3
     $scopeinfo                     10
     SB_CARRY                      263
     SB_DFF                         65
     SB_DFFE                        13
     SB_DFFESR                     291
     SB_DFFSR                       14
     SB_LUT4                       671
     SB_RAM40_4K                     6

2.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.50. Executing JSON backend.

Warnings: 1 unique messages, 1808 total
End of script. Logfile hash: 0ca3235c83, CPU: user 2.58s system 0.06s, MEM: 45.83 MB peak
Yosys 0.47+116 (git sha1 4b3c03dab, clang++ 18.1.8 -fPIC -O3)
Time spent: 38% 11x techmap (1 sec), 16% 21x read_verilog (0 sec), ...
