$date
	Fri Mar 15 22:13:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter_mod16 $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
0#
#11
b1 !
b1 $
1"
#12
0"
#13
b10 !
b10 $
1"
#14
0"
#15
b11 !
b11 $
1"
#16
0"
#17
b100 !
b100 $
1"
#18
0"
#19
b101 !
b101 $
1"
#20
0"
#21
b110 !
b110 $
1"
#22
0"
#23
b111 !
b111 $
1"
#24
0"
#25
b1000 !
b1000 $
1"
#26
0"
#27
b1001 !
b1001 $
1"
#28
0"
#29
b1010 !
b1010 $
1"
#30
0"
#31
b1011 !
b1011 $
1"
#32
0"
#33
b1100 !
b1100 $
1"
#34
0"
#35
b1101 !
b1101 $
1"
#36
0"
#37
b1110 !
b1110 $
1"
#38
0"
#39
b1111 !
b1111 $
1"
#40
0"
#41
b0 !
b0 $
1"
