/*
 *   Copyright (C) 2025 Alif Semiconductor - All Rights Reserved.
 *   Use, distribution and modification of this code is permitted under the
 *   terms stated in the Alif Semiconductor Software License Agreement
 *
 *   You should have received a copy of the Alif Semiconductor Software
 *   License Agreement with this file. If not, please write to:
 *   https://alifsemi.com/contact/, or visit: https://alifsemi.com/license/
 */
/******************************************************************************
 * @file     pins.h
 * @author   Auto generated by Conductor Tool https://conductor.alifsemi.com/
 * @version  v1.0.0
 * @date     04-06-2025
 * @brief    Pin MUX and Pin Config settings for "DevKit Gen 2 (DK-E1C)"
 *           project with AE1C1F4051920PH.
 * @bug      None.
 * @note     None.
 ******************************************************************************/

#ifndef __PINS_H__
#define __PINS_H__

#include <stdint.h>
#include "pinconf.h"

struct pinconf {
    uint8_t port;
    uint8_t pin;
    uint8_t alternate_function;
    uint8_t pad_control;
};

/* Pin Mux and Config Values generated by Conductor Tool */

const struct pinconf board_pinconf[] = {
    /* P0_0 on pin H13. Functions: [0]: GPIO0_0, [1]: >>>SEUART_RX_A<<<, [2]: UART0_RX_A, [3]: LPI2S_SDI_A, [4]: SPI0_SS0_A, [5]: LPI2C_SCL_A, [6]: ANA_S0, [7]: BLE_DBG0 */
    /* Selected: SEUART_RX_A */
    {PORT_0, PIN_0, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P0_1 on pin J13. Functions: [0]: GPIO0_1, [1]: >>>SEUART_TX_A<<<, [2]: UART0_TX_A, [3]: LPI2S_SDO_A, [4]: SPI0_SS1_A, [5]: LPI2C_SDA_A, [6]: ANA_S1, [7]: BLE_DBG1 */
    /* Selected: SEUART_TX_A */
    {PORT_0, PIN_1, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P0_2 on pin J12. Functions: [0]: GPIO0_2, [1]: JTAG1_TDI, [2]: >>>OSPI0_SS0_A<<<, [3]: UART0_CTS_A, [4]: LPI2S_SCLK_A, [5]: SPI0_SS2_A, [6]: ANA_S2, [7]: BLE_DBG2 */
    /* Selected: OSPI0_SS0_A */
    {PORT_0, PIN_2, PINMUX_ALTERNATE_FUNCTION_2, PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P0_3 on pin K8. Functions: [0]: GPIO0_3, [1]: JTAG1_TDO, [2]: OSPI0_SS1_A, [3]: UART0_RTS_A, [4]: LPI2S_WS_A, [5]: SPI1_SS0_A, [6]: >>>ANA_S3<<<, [7]: BLE_DBG3 */
    /* Selected: ANA_S3 */
    {PORT_0, PIN_3, PINMUX_ALTERNATE_FUNCTION_6, PADCTRL_DRIVER_DISABLED_BUS_REPEATER | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P0_4 on pin H6. Functions: [0]: >>>GPIO0_4<<<, [1]: JTAG1_TRST, [2]: UART1_RX_A, [3]: SPI1_SS1_A, [4]: FAULT0_A, [5]: CAN0_STBY_A, [6]: ANA_S4, [7]: BLE_DBG4 */
    /* Selected: GPIO0_4 */
    {PORT_0, PIN_4, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_READ_ENABLE | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P0_5 on pin H10. Functions: [0]: GPIO0_5, [1]: JTAG1_TCK, [2]: UART1_TX_A, [3]: SPI1_SS2_A, [4]: FAULT1_A, [5]: >>>I3C_SCL_A<<<, [6]: ANA_S5, [7]: BLE_DBG5 */
    /* Selected: I3C_SCL_A */
    {PORT_0, PIN_5, PINMUX_ALTERNATE_FUNCTION_5, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP  | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P0_6 on pin H8. Functions: [0]: GPIO0_6, [1]: JTAG1_TMS, [2]: UART1_CTS_A, [3]: FAULT2_A, [4]: LPCAM_VSYNC_B, [5]: >>>I3C_SDA_A<<<, [6]: ANA_S6, [7]: BLE_DBG6 */
    /* Selected: I3C_SDA_A */
    {PORT_0, PIN_6, PINMUX_ALTERNATE_FUNCTION_5, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P0_7 on pin J4. Functions: [0]: GPIO0_7, [1]: >>>JTAG0_TCK<<<, [2]: UART1_RTS_A, [3]: FAULT3_A, [4]: ANA_S7, [5]: BLE_DBG7 */
    /* Selected: JTAG0_TCK */
    {PORT_0, PIN_7, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE},

    /* P1_0 on pin D8. Functions: [0]: GPIO1_0, [1]: >>>JTAG0_TMS<<<, [2]: LPPDM_D0_A, [3]: SPI0_MOSI_A */
    /* Selected: JTAG0_TMS */
    {PORT_1, PIN_0, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P1_1 on pin D7. Functions: [0]: GPIO1_1, [1]: >>>JTAG0_TDI<<<, [2]: LPPDM_C0_A, [3]: SPI0_MISO_A */
    /* Selected: JTAG0_TDI */
    {PORT_1, PIN_1, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SCHMITT_TRIGGER_ENABLE | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P1_2 on pin D5. Functions: [0]: GPIO1_2, [1]: >>>JTAG0_TD0<<<, [2]: LPPDM_D1_A, [3]: SPI0_SCLK_A */
    /* Selected: JTAG0_TD0 */
    {PORT_1, PIN_2, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P1_3 on pin N3. Functions: [0]: GPIO1_3, [1]: LPUART_RTS_A, [2]: LPPDM_C1_A, [3]: I2S1_SCLK_SLV_A, [4]: LPSPI_MISO_A, [5]: >>>CAN1_RXD_A<<<, [6]: CX_MWS_SF0 */
    /* Selected: CAN1_RXD_A */
    {PORT_1, PIN_3, PINMUX_ALTERNATE_FUNCTION_5, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P1_4 on pin K4. Functions: [0]: GPIO1_4, [1]: LPPDM_C2_A, [2]: I2S0_SDI_A, [3]: LPSPI_MOSI_A, [4]: I2C1_SDA_A, [5]: CDC_PCLK_A, [6]: >>>CAN1_TXD_A<<<, [7]: CX_MWS_SF1 */
    /* Selected: CAN1_TXD_A */
    {PORT_1, PIN_4, PINMUX_ALTERNATE_FUNCTION_6, PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P1_5 on pin M4. Functions: [0]: GPIO1_5, [1]: LPPDM_D2_A, [2]: I2S0_SDO_A, [3]: LPSPI_SCLK_A, [4]: I2C1_SCL_A, [5]: SD_RST_A, [6]: CDC_DE_A, [7]: >>>CAN1_STBY_A<<< */
    /* Selected: CAN1_STBY_A */
    {PORT_1, PIN_5, PINMUX_ALTERNATE_FUNCTION_7, PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P1_6 on pin N4. Functions: [0]: GPIO1_6, [1]: UART2_RX_A, [2]: LPPDM_C3_A, [3]: I2S0_SCLK_A, [4]: >>>I2C0_SDA_A<<<, [5]: CDC_HSYNC_A, [6]: I3C_SDA_B, [7]: CX_MWS_SF2 */
    /* Selected: I2C0_SDA_A */
    {PORT_1, PIN_6, PINMUX_ALTERNATE_FUNCTION_4, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P1_7 on pin M5. Functions: [0]: GPIO1_7, [1]: UART2_TX_A, [2]: LPPDM_D3_A, [3]: I2S0_WA_A, [4]: >>>I2C0_SCL_A<<<, [5]: CDC_VSYNC_A, [6]: I3C_SCL_B, [7]: CX_MWS_SF3 */
    /* Selected: I2C0_SCL_A */
    {PORT_1, PIN_7, PINMUX_ALTERNATE_FUNCTION_4, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P2_0 on pin K9. Functions: [0]: GPIO2_0, [1]: OSPI0_SS0_B, [2]: >>>LPUART_RX_A<<<, [3]: I2S1_SDI_A, [4]: LPSPI_SS_A, [5]: LPCAM_HSYNC_B, [6]: ANA_S8, [7]: CX_MWS_SF4 */
    /* Selected: LPUART_RX_A */
    {PORT_2, PIN_0, PINMUX_ALTERNATE_FUNCTION_2, PADCTRL_READ_ENABLE},

    /* P2_1 on pin K7. Functions: [0]: GPIO2_1, [1]: >>>OSPI0_SS1_B<<<, [2]: LPUART_TX_A, [3]: I2S1_SDO_A, [4]: LPI2C_SCL_B, [5]: LPCAM_PCLK_B, [6]: ANA_S9, [7]: CX_MWS_PAT0 */
    /* Selected:  OSPI0_SS1_B for "ISSI RAM" */
    {PORT_2, PIN_1, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P2_2 on pin M8. Functions: [0]: GPIO2_2, [1]: >>>JTAG0_NSRST<<<, [2]: ANA_S10, [3]: CX_MWS_PAT1 */
    /* Selected:  JTAG0_NSRST */
    {PORT_2, PIN_2, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P2_3 on pin N8. Functions: [0]: >>>GPIO2_3<<<, [1]: OSPI0_RXDS_C, [2]: LPUART_CTS_A, [3]: I2S1_WS_SLV_A, [4]: LPI2C_SDA_B, [5]: LPCAM_XVCLK_B, [6]: ANA_S11, [7]: CX_MWS_SYNC */
    /* Selected: GPIO2_3 */
    {PORT_2, PIN_3, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_READ_ENABLE | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P2_4 on pin N7. Functions: [0]: GPIO2_4, [1]: UART3_RX_A, [2]: >>>I2S0_SDI_B<<<, [3]: I2C0_SCL_B, [4]: FAULT0_B, [5]: CAN0_TXD_A, [6]: >>>ANA_S12<<<, [7]: CX_MWS_TX */
    /* Selected:  I2S0_SDI_B */
    {PORT_2, PIN_4, PINMUX_ALTERNATE_FUNCTION_2, PADCTRL_READ_ENABLE},

    /* P2_5 on pin M7. Functions: [0]: GPIO2_5, [1]: UART3_TX_A, [2]: >>>I2S0_SDO_B<<<, [3]: I2C0_SDA_B, [4]: FAULT1_B, [5]: CAN0_RXD_A, [6]: ANA_S13, [7]: CX_MWS_RX */
    /* Selected: I2S0_SDO_B */
    {PORT_2, PIN_5, PINMUX_ALTERNATE_FUNCTION_2, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P2_6 on pin N6. Functions: [0]: GPIO2_6, [1]: UART4_RX_A, [2]: I2S0_SCLK_B, [3]: I2C1_SDA_B, [4]: FAULT2_B, [5]: >>>SD_CMD_B<<<, [6]: ANA_S14, [7]: CX_BLE_TX */
    /* Selected:  SD_CMD_B */
    {PORT_2, PIN_6, PINMUX_ALTERNATE_FUNCTION_5, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P2_7 on pin M6. Functions: [0]: GPIO2_7, [1]: UART4_TX_A, [2]: I2S0_WS_B, [3]: I2C1_SCL_B, [4]: FAULT3_B, [5]: >>>SD_CLK_B<<<, [6]: ANA_S15, [7]: CX_BLE_RX */
    /* Selected:  SD_CLK_B */
    {PORT_2, PIN_7, PINMUX_ALTERNATE_FUNCTION_5, PADCTRL_DRIVER_DISABLED_BUS_REPEATER | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P3_0 on pin G1. Functions: [0]: GPIO3_0, [1]: >>> OSPI0_D0_A<<<, [2]: UART5_RX_A, [3]: LPPDM_C0_B, [4]: I2S1_SDI_B, [5]: SPI2_MISO_A, [6]: CDC_HSYNC_B, [7]: CX_BLE_INP */
    /* Selected: OSPI0_D0_A FOR "ISSI RAM" */
    {PORT_3, PIN_0, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P3_1 on pin E4. Functions: [0]: GPIO3_1, [1]: >>> OSPI0_D1_A<<<, [2]: UART5_TX_A, [3]: LPPDM_D0_B, [4]: I2S1_SDO_B, [5]: SPI2_MOSI_A, [6]: CDC_VSYNC_B, [7]: CX_BLE_PTI0 */
    /* Selected: OSPI0_D1_A FOR "ISSI RAM" */
    {PORT_3, PIN_1, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P3_2 on pin F1. Functions: [0]: GPIO3_2, [1]: >>> OSPI0_D2_A<<<, [2]: UART3_RX_B, [3]: LPPDM_C1_B, [4]: I2S1_SCLK_SLV_B, [5]: SPI2_SCLK_A, [6]: CDC_PCLK_B, [7]: CX_BLE_PTI1 */
    /* Selected: OSPI0_D2_A FOR "ISSI RAM" */
    {PORT_3, PIN_2, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P3_3 on pin E2. Functions: [0]: GPIO3_3, [1]: >>> OSPI0_D3_A<<<, [2]: UART3_TX_B, [3]: LPPDM_D1_B, [4]: I2S1_WS_SLV_B, [5]: SPI2_SS0_A, [6]: CDC_DE_B, [7]: CX_BLE_PTI2 */
    /* Selected: OSPI0_D3_A */
    {PORT_3, PIN_3, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P3_4 on pin F2. Functions: [0]: GPIO3_4, [1]: >>> OSPI0_D4_A<<<, [2]: LPPDM_C2_B, [3]: SPI1_MISO_A, [4]: LPCAM_VSYNC_A, [5]: SD_CMD_A, [6]: CMP0_OUT_A, [7]: CX_BLE_PTI3 */
    /* Selected: OSPI0_D4_A */
    {PORT_3, PIN_4, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P3_5 on pin D4. Functions: [0]: GPIO3_5, [1]: >>> OSPI0_D5_A<<<, [2]: LPPDM_D2_B, [3]: SPI1_MOSI_A, [4]: LPCAM_HSYNC_A, [5]: SD_CLK_A, [6]: CMP1_OUT_A, [7]: CX_BLE_SYNC */
    /* Selected: OSPI0_D5_A */
    {PORT_3, PIN_5, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P3_6 on pin G2. Functions: [0]: GPIO3_6, [1]: >>> OSPI0_D6_A<<<, [2]: UART4_RX_B, [3]: LPPDM_C3_B, [4]: SPI1_SCLK_A, [5]: LPCAM_PCLK_A, [6]: EXT_RTS_A, [7]: CAM_D10_A */
    /* Selected: OSPI0_D6_A */
    {PORT_3, PIN_6, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P3_7 on pin H1. Functions: [0]: GPIO3_7, [1]: >>> OSPI0_D7_A<<<, [2]: UART4_TX_B, [3]: LPPDM_D3_B, [4]: LPCAM_XVCLK_A, [5]: SD_RST_B, [6]: EXT_CTS_A, [7]: CX_WLAN_RX */
    /* Selected: OSPI0_D7_A */
    {PORT_3, PIN_7, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P4_0 on pin H2. Functions: [0]: GPIO4_0, [1]: >>>OSPI0_SCLKN_A<<<, [2]: UART0_RX_B, [3]: SPI2_SS1_A, [4]: UT0_T0_A, [5]: LPCAM_D0_A, [6]: SD_D0_A, [7]: EXT_RX_A */
    /* Selected: OSPI0_SCLKN_A */
    {PORT_4, PIN_0, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P4_1 on pin J1. Functions: [0]: GPIO4_1, [1]: >>>OSPI0_RXDS_A<<<, [2]: UART0_TX_B, [3]: SPI2_SS2_A, [4]: UT0_T1_A, [5]: LPCAM_D1_A, [6]: SD_D1_A, [7]: EXT_TX_A */
    /* Selected: OSPI0_RXDS_A */
    {PORT_4, PIN_1, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P4_2 on pin F4. Functions: [0]: GPIO4_2, [1]: HFXO_OUT_A, [2]: >>>OSPI0_SCLK_A<<<, [3]: UART4_DE_A, [4]: UT1_T0_A, [5]: LPCAM_D2_A, [6]: SD_D2_A, [7]: EXT_TRACE_A */
    /* Selected: OSPI0_SCLK_A */
    {PORT_4, PIN_2, PINMUX_ALTERNATE_FUNCTION_2, PADCTRL_SLEW_RATE_FAST | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P4_3 on pin F6. Functions: [0]: GPIO4_3, [1]: >>>JTAG0_TRACECLK<<<, [2]: LPI2S_SDI_B, [3]: UT1_T1_A, [4]: LPCAM_D3_A, [5]: SD_D3_A, [6]: CMP0_OUT_B, [7]: CS_MWS_ID0 */
    /* Selected: JTAG0_TRACECLK */
    {PORT_4, PIN_3, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P4_4 on pin A6. Functions: [0]: GPIO4_4, [1]: >>>JTAG0_TDATA0<<<, [2]: LPI2S_SDO_B, [3]: LPSPI_SCLK_B, [4]: UT2_T0_A, [5]: LPCAM_D4_A, [6]: SD_D4_A, [7]: CS_MWS_ID1 */
    /* Selected:  JTAG0_TDATA0 */
    {PORT_4, PIN_4, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE},

    /* P4_5 on pin B6. Functions: [0]: GPIO4_5, [1]: >>>JTAG0_TDATA1<<<, [2]: OSPI0_RXDS_B, [3]: LPI2S_SCLK_B, [4]: UT2_T1_A, [5]: LPCAM_D5_A, [6]: SD_D5_A, [7]: CS_MWS_ID2 */
    /* Selected:  JTAG0_TDATA1 */
    {PORT_4, PIN_5, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P4_6 on pin B4. Functions: [0]: GPIO4_6, [1]: >>>JTAG0_TDATA2<<<, [2]: OSPI0_SCLKN_B, [3]: LPI2S_WS_B, [4]: UT3_T0_A, [5]: LPCAM_D6_A, [6]: SD_D6_A, [7]: CS_MWS_ID3 */
    /* Selected:  JTAG0_TDATA2  */
    {PORT_4, PIN_6, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_READ_ENABLE | PADCTRL_SCHMITT_TRIGGER_ENABLE | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P4_7 on pin D6. Functions: [0]: GPIO4_7, [1]: >>>JTAG0_TDATA2<<<, [2]: ospi0_sclk_b, [3]: ut3_t1_a [4]: lpcam_d7_a, [5]: sd_d7_a, [6]: cmp1_out_b, [7]: cs_mws_id4 */
    /* Selected: JTAG0_TDATA2 */
    {PORT_4, PIN_7, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_SCHMITT_TRIGGER_ENABLE | PADCTRL_OUTPUT_DRIVE_STRENGTH_12MA},

    /* P5_0 on pin H12. Functions: [0]: >>>GPIO5_0<<<, [1]: OSPI0_D0_B, [2]: UART1_RX_B, [3]: SPI0_MISO_B, [4]: CDC_D0_A, [5]: CAN0_RXD_B, [6]: DEBUG_PORT0, [7]: BLE_DBG8 */
    /* Selected: GPIO5_0 */
    {PORT_5, PIN_0, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P5_1 on pin G13. Functions: [0]: >>>GPIO5_1<<<, [1]: OSPI0_D1_B, [2]: UART1_TX_B, [3]: SPI0_MOSI_B, [4]: CDC_D1_A, [5]: CAN0_TXD_B, [6]: DEBUG_PORT1, [7]: BLE_DBG9 */
    /* Selected: GPIO5_1 */
    {PORT_5, PIN_1, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P5_2 on pin F13. Functions: [0]: GPIO5_2, [1]: HFXO_OUT_B, [2]: OSPI0_D2_B, [3]: >>>UART2_RX_B<<<, [4]: SPI0_SCLK_B, [5]: CDC_D2_A, [6]: DEBUG_PORT2, [7]: BLE_DBG10 */
    /* Selected:  UART2_RX_B */
    {PORT_5, PIN_2, PINMUX_ALTERNATE_FUNCTION_3, PADCTRL_READ_ENABLE },

    /* P5_3 on pin G12. Functions: [0]: GPIO5_3, [1]: OSPI0_D3_B, [2]: >>>UART2_TX_B<<<, [3]: SPI0_SS0_B, [4]: CDC_D3_A, [5]: CAN0_STBY_B, [6]: DEBUG_PORT3, [7]: BLE_DBG11 */
    /* Selected:  UART2_TX_B*/
    {PORT_5, PIN_3, PINMUX_ALTERNATE_FUNCTION_2, PADCTRL_OUTPUT_DRIVE_STRENGTH_2MA},

    /* P5_4 on pin G10. Functions: [0]: >>>GPIO5_4<<<, [1]: OSPI0_D4_B, [2]: UART3_CTS_A, [3]: LPPDM_C0_C, [4]: SPI0_SS1_B, [5]: CDC_D4_A, [6]: DEBUG_PORT4, [7]: BLE_DBG12 */
    /* Selected: GPIO5_4 */
    {PORT_5, PIN_4, PINMUX_ALTERNATE_FUNCTION_0,  PADCTRL_READ_ENABLE | PADCTRL_SCHMITT_TRIGGER_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P5_5 on pin E13. Functions: [0]: >>>GPIO5_5<<<, [1]: OSPI0_D5_B, [2]: UART3_RTS_A, [3]: LPPDM_C1_C, [4]: SPI0_SS2_B, [5]: CDC_D5_A, [6]: DEBUG_PORT5, [7]: BLE_DBG13 */
    /* Selected: GPIO5_5 */
    {PORT_5, PIN_5, PINMUX_ALTERNATE_FUNCTION_0,  PADCTRL_READ_ENABLE | PADCTRL_SCHMITT_TRIGGER_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P5_6 on pin F12. Functions: [0]: >>>GPIO5_6<<<, [1]: OSPI0_D6_B, [2]: UART1_CTS_B, [3]: LPPDM_D0_C, [4]: LPSPI_MISO_B, [5]: CDC_D6_A, [6]: DEBUG_PORT6, [7]: BLE_DBG14 */
    /* Selected: GPIO5_6 */
    {PORT_5, PIN_6, PINMUX_ALTERNATE_FUNCTION_0,  PADCTRL_READ_ENABLE | PADCTRL_SCHMITT_TRIGGER_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P5_7 on pin D13. Functions: [0]: >>>GPIO5_7<<<, [1]: OSPI0_D7_B, [2]: UART1_RTS_B, [3]: LPPDM_D1_C, [4]: LPSPI_MOSI_B, [5]: CDC_D7_A, [6]: DEBUG_PORT7, [7]: BLE_DBG15 */
    /* Selected: GPIO5_7 */
    {PORT_5, PIN_7, PINMUX_ALTERNATE_FUNCTION_0,  PADCTRL_READ_ENABLE | PADCTRL_SCHMITT_TRIGGER_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P6_0 on pin E12. Functions: [0]: GPIO6_0, [1]: OSPI0_D0_C, [2]: UART4_DE_B, [3]: LPSPI_SS_B, [4]: UT0_T0_B, [5]: >>>SD_D0_B<<<, [6]: CDC_D8_A, [7]: BLE_DBG16 */
    /* Selected: SD_D0_B */
    {PORT_6, PIN_0, PINMUX_ALTERNATE_FUNCTION_5, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P6_1 on pin B11. Functions: [0]:GPIO6_1, [1]: OSPI0_D1_C, [2]: UART5_DE_A, [3]: SPI1_MISO_B, [4]: UT0_T1_B, [5]:  >>>SD_D1_B<<<, [6]: CDC_D9_A, [7]: BLE_DBG17 */
    /* Selected: SD_D1_B */
    {PORT_6, PIN_1, PINMUX_ALTERNATE_FUNCTION_5, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P6_2 on pin A11. Functions: [0]: GPIO6_2, [1]: OSPI0_D2_C, [2]: UART2_CTS_A, [3]: SPI1_MOSI_B, [4]: UT1_T0_B, [5]: >>>SD_D2_B<<<, [6]: CDC_D10_A, [7]: BLE_DBG18 */
    /* Selected: SD_D2_B */
    {PORT_6, PIN_2, PINMUX_ALTERNATE_FUNCTION_5, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P6_3 on pin A10. Functions: [0]: GPIO6_3, [1]: OSPI0_D3_C, [2]: UART2_RTS_A, [3]: SPI1_SCLK_B, [4]: UT1_T1_B, [5]: >>>SD_D3_B<<<, [6]: CDC_D11_A, [7]: BLE_DBG19 */
    /* Selected: GPIO6_3 for "UTIMER_GPO3" */
    {PORT_6, PIN_3, PINMUX_ALTERNATE_FUNCTION_5, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P6_4 on pin B10. Functions: [0]: GPIO6_4, [1]: OSPI0_D4_C, [2]: UART2_CTS_B, [3]: SPI1_SS0_B, [4]: >>>UT2_T0_B<<<, [5]: SD_D4_B, [6]: CDC_D12_A, [7]: BLE_DBG20 */
    /* Selected:  UT2_T0_B */
    {PORT_6, PIN_4, PINMUX_ALTERNATE_FUNCTION_4, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P6_5 on pin E6. Functions: [0]: >>>GPIO6_5<<<, [1]: OSPI0_D6_C, [2]: UART0_CTS_B, [3]: Reserved, [4]: SPI1_SS2_B, [5]: UT7_T0_B, [6]: SD_D6_D, [7]: ETH_MDC_A */
    /* Selected: GPIO6_5 */
    {PORT_6, PIN_5, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P6_6 on pin E10. Functions: [0]: >>>GPIO6_6<<<, [1]: OSPI0_D6_C, [2]: UART0_CTS_B, [3]: SPI1_SS2_B, [4]: UT3_T0_B, [5]: SD_D6_B, [6]: CDC_D14_A, [7]: BLE_DBG22 */
    /* Selected: GPIO6_6 */
    {PORT_6, PIN_6, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P6_7 on pin D10. Functions: [0]: GPIO6_7, [1]: OSPI0_D7_C, [2]: UART0_RTS_B, [3]: >>>SPI2_SS2_C<<<, [4]: UT3_T1_B, [5]: SD_D7_B, [6]: CDC_D15_A, [7]: BLE_DBG23 */
    /* Selected: GPIO6_7 */
    {PORT_6, PIN_7, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P7_0 on pin D9. Functions: [0]: GPIO7_0, [1]: OSPI0_SCLK_C, [2]: LPUART_RX_B, [3]: SPI2_MISO_B, [4]: >>>I2C0_SDA_C<<<, [5]: LPCAM_D0_B, [6]: CDC_D16_A, [7]: BLE_DBG24 */
    /* Selected: I2C0_SDA_C */
    {PORT_7, PIN_0, PINMUX_ALTERNATE_FUNCTION_4, PADCTRL_READ_ENABLE},

    /* P7_1 on pin A5. Functions: [0]: GPIO7_1, [1]: OSPI0_SCLKN_C, [2]: LPUART_TX_B, [3]: SPI2_MOSI_B, [4]: >>>I2C0_SCL_C<<<, [5]: LPCAM_D1_B, [6]: CDC_D17_A, [7]: BLE_DBG25 */
    /* Selected: I2C0_SCL_C */
    {PORT_7, PIN_1, PINMUX_ALTERNATE_FUNCTION_4, PADCTRL_READ_ENABLE},

    /* P7_2 on pin A4. Functions: [0]: GPIO7_2, [1]: OSPI0_SS0_C, [2]: LPUART_CTS_B, [3]: SPI2_SCLK_B, [4]: >>>I2C1_SDA_C<<<, [5]: LPCAM_D2_B, [6]: CDC_D18_A, [7]: BLE_DBG26 */
    /* Selected: I2C1_SDA_C */
    {PORT_7, PIN_2, PINMUX_ALTERNATE_FUNCTION_4, PADCTRL_READ_ENABLE },

    /* P7_3 on pin B4. Functions: [0]: GPIO7_3, [1]: OSPI0_SS1_C, [2]: LPUART_RTS_B, [3]: SPI2_SS0_B, [4]: >>>I2C1_SCL_C<<<, [5]: LPCAM_D3_B, [6]: CDC_D19_A, [7]: BLE_DBG27 */
    /* Selected: I2C1_SCL_C for "Camera,GT911 Touchscreen,Master" */
    {PORT_7, PIN_3, PINMUX_ALTERNATE_FUNCTION_4, PADCTRL_READ_ENABLE },

    /* P7_4 on pin B3. Functions: [0]: GPIO7_4, [1]: UART3_CTS_B, [2]: >>>LPPDM_C2_C<<<, [3]: SPI2_SS1_B, [4]: LPI2C_SCL_C, [5]: LPCAM_D4_B, [6]: CDC_D20_A, [7]: BLE_DBG28 */
    /* Selected:  LPPDM_C2_C */
    {PORT_7, PIN_4, PINMUX_ALTERNATE_FUNCTION_2, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P7_5 on pin B7. Functions: [0]: GPIO7_5, [1]: UART3_RTS_B, [2]: >>>LPPDM_D2_C<<<, [3]: SPI2_SS2_B, [4]: LPI2C_SDA_C, [5]: LPCAM_D5_B, [6]: CDC_D21_A, [7]: BLE_DBG29 */
    /* Selected:  LPPDM_D2_C */
    {PORT_7, PIN_5, PINMUX_ALTERNATE_FUNCTION_2, PADCTRL_READ_ENABLE | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P7_6 on pin G4. Functions: [0]: >>>GPIO7_6<<<, [1]: SEUART_RX_C, [2]: UART5_RX_B, [3]: LPPDM_C3_C, [4]: SPI0_MISO_C, [5]: LPCAM_D6_B, [6]: CDC_D22_A, [7]: BLE_DBG30 */
    /* Selected: GPIO7_6 */
    {PORT_7, PIN_6, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P7_7 on pin J2. Functions: [0]: >>>GPIO7_7<<<, [1]: SEUART_TX_C, [2]: UART5_TX_B, [3]: LPPDM_D3_C, [4]: SPI0_MOSI_C, [5]: LPCAM_D7_B, [6]: CDC_D23_A, [7]: BLE_DBG31 */
    /* Selected: GPIO7_7 */
    {PORT_7, PIN_7, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P8_0 on pin K1. Functions: [0]: >>>GPIO8_0<<<, [1]: UART0_RX_C, [2]: I2S0_SDI_C, [3]: SPI0_SCLK_C, [4]: UT0_T0_C, [5]: SD_CMD_C, [6]: I3C_SCL_C, [7]: CMP0_OUT_C */
    /* Selected: GPIO8_0 */
    {PORT_8, PIN_0, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P8_1 on pin H4. Functions: [0]: GPIO8_1, [1]: UART0_TX_C, [2]: I2S0_SDO_C, [3]: SPI0_SS0_C, [4]: >>>UT0_T1_C<<<, [5]: SD_CLK_C, [6]: I3C_SDA_C, [7]: CMP1_OUT_C */
    /* Selected: UT0_T1_C */
    {PORT_8, PIN_1, PINMUX_ALTERNATE_FUNCTION_4, PADCTRL_READ_ENABLE},

    /* P8_2 on pin L1. Functions: [0]: >>>GPIO8_2<<<, [1]: SEUART_RX_B, [2]: UART1_RX_C, [3]: I2S0_SCLK_C, [4]: SPI0_SS1_C, [5]: UT1_T0_C, [6]: SD_RST_C, [7]: CAN0_RXD_C */
    /* Selected:  GPIO8_2 */
    {PORT_8, PIN_2, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P8_3 on pin K2. Functions: [0]: >>>GPIO8_3<<<, [1]: SEUART_TX_B, [2]: UART1_TX_C, [3]: I2S0_WS_C, [4]: SPI0_SS2_C, [5]: UT1_T1_C, [6]: CAN0_TXD_C, [7]: EXT_RTS_B */
    /* Selected: GPIO8_3 */
    {PORT_8, PIN_3, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P8_4 on pin G6. Functions: [0]: >>>GPIO8_4<<<, [1]: UART2_RX_C, [2]: I2S1_SDI_C, [3]: SPI1_MISO_C, [4]: UT2_T0_C, [5]: LPCAM_VSYNC_C, [6]: CAN0_STBY_C, [7]: EXT_CTS_B */    /* Selected: GPIO8_4 */
    /* Selected: GPIO8_4 */
    {PORT_8, PIN_4, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P8_5 on pin M1. Functions: [0]: >>>GPIO8_5<<<, [1]: UART2_TX_C, [2]: I2S1_SDO_C, [3]: SPI1_MOSI_C, [4]: UT2_T1_C, [5]: LPCAM_HSYNC_C, [6]: CAN1_RXD_B, [7]: EXT_TRACE_B */
    /* Selected: GPIO8_5 */
    {PORT_8, PIN_5, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P8_6 on pin L2. Functions: [0]: >>>GPIO8_6<<<, [1]: UART3_RX_C, [2]: I2S1_SCLK_SLV_C, [3]: SPI1_SCLK_C, [4]: UT3_T0_C, [5]: LPCAM_PCLK_C, [6]: CAN1_TXD_B, [7]: EXT_RX_B */
    /* Selected: GPIO8_6 */
    {PORT_8, PIN_6, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P8_7 on pin N1. Functions: [0]: >>>GPIO8_7<<<, [1]: UART3_TX_C, [2]: I2S1_WS_SLV_C, [3]: SPI1_SS0_C, [4]: UT3_T1_C, [5]: LPCAM_XVCLK_C, [6]: CAN1_STBY_B, [7]: EXT_TX_B */
    /* Selected:GPIO8_7 */
    {PORT_8, PIN_7, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P9_0 on pin M2. Functions: [0]: GPIO9_0, [1]: LPUART_RX_C, [2]: LPI2S_SDI_C, [3]: SPI1_SS1_C, [4]: FAULT0_C, [5]: LPCAM_D0_C, [6]: SD_D0_C */
    /* Selected:  LPI2S_SDI_C */
    {PORT_9, PIN_0, PINMUX_ALTERNATE_FUNCTION_2, PADCTRL_READ_ENABLE | PADCTRL_DRIVER_DISABLED_BUS_REPEATER | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P9_1 on pin N2. Functions: [0]: GPIO9_1, [1]: >>>LPUART_TX_C<<<, [2]: LPI2S_SDO_C, [3]:
     * SPI1_SS2_C,[4]: FAULT1_C, [5]: LPCAM_D1_C, [6]: SD_D1_C
     */
    /* Selected:  LPUART_TX_C */
    {PORT_9, PIN_1, PINMUX_ALTERNATE_FUNCTION_1, PADCTRL_OUTPUT_DRIVE_STRENGTH_2MA},

    /* P9_2 on pin M3. Functions: [0]: GPIO9_2, [1]: LPUART_RTS_C, [2]: >>>LPI2S_SCLK_C<<<, [3]: SPI2_MISO_C, [4]: FAULT2_C, [5]: LPCAM_D2_C, [6]: SD_D2_C */
    /* Selected: LPI2S_SCLK_C */
    {PORT_9, PIN_2, PINMUX_ALTERNATE_FUNCTION_2, PADCTRL_DRIVER_DISABLED_BUS_REPEATER | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P9_3 on pin H5. Functions: [0]: >>>GPIO9_3<<<, [1]: LPUART_CTS_C, [2]: LPI2S_WS_C, [3]: SPI2_MOSI_C, [4]: FAULT3_C, [5]: LPCAM_D3_C, [6]: SD_D3_C */
    /* Selected: GPIO9_3  */
    {PORT_9, PIN_3, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P9_4 on pin J5. Functions: [0]: >>>GPIO9_4<<<, [1]: UART4_RX_C, [2]: SPI2_SCLK_C, [3]: LPCAM_D4_C, [4]: SD_D4_C, [5]: CAN1_RXD_C */
    /* Selected: GPIO9_4  */
    {PORT_9, PIN_4, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P9_5 on pin L1. Functions: [0]: >>>GPIO9_5<<<, [1]: UART4_TX_C, [2]: SPI2_SS0_C, [3]: LPCAM_D5_C, [4]: SD_D5_C, [5]: CAN1_TXD_C */
    /* Selected: GPIO9_5  */
    {PORT_9, PIN_5, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P9_6 on pin K5. Functions: [0]: >>>GPIO9_6<<<, [1]: UART5_RX_C, [2]: SPI2_SS1_C, [3]: LPCAM_D6_C, [4]: SD_D6_C, [5]: CAN1_STBY_C */
    /* Selected: GPIO9_6 */
    {PORT_9, PIN_6, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P9_7 on pin L5. Functions: [0]: >>>GPIO9_7<<<, [1]: UART5_TX_C, [2]: LPSPI_SS_C, [3]: LPCAM_D7_C, [4]: SD_D7_C */
    /* Selected: GPIO9_7 */
    {PORT_9, PIN_7, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P15_0 on pin N5 {FLEX IO}. Functions: [0]: >>>GPIOV_0<<<, [1]: LPTMR0_CLK_IO. Note that LPGPIO_CTRL_n register has a different layout! */
    /* Selected: GPIOV_0 */
    {PORT_15, PIN_0, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_READ_ENABLE | PADCTRL_SCHMITT_TRIGGER_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

    /* P15_1 on pin K6. Functions: [0]: >>>GPIOV_1<<<, [1]: LPTMR1_CLK_OUT. Note that LPGPIO_CTRL_n register has a different layout! */
    /* Selected: GPIOV_1 for "OSPI0_RESET" */
    {PORT_15, PIN_1, PINMUX_ALTERNATE_FUNCTION_0, PADCTRL_READ_ENABLE | PADCTRL_SCHMITT_TRIGGER_ENABLE | PADCTRL_DRIVER_DISABLED_PULL_UP | PADCTRL_OUTPUT_DRIVE_STRENGTH_4MA},

};

#endif /* __PINS_H__ */
