INFO: [VRFC 10-2263] Analyzing Verilog file "/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/acquire_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acquire_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.ip_user_files/bd/system/ip/system_rp_expansion_to_in_0_0/sim/system_rp_expansion_to_in_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_rp_expansion_to_in_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.ip_user_files/bd/system/ip/system_acquire_top_0_2/sim/system_acquire_top_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_acquire_top_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
