--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml module_fir.twx module_fir.ncd -o module_fir.twr
module_fir.pcf

Design file:              module_fir.ncd
Physical constraint file: module_fir.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    1.443(F)|    0.707(F)|clk_BUFGP         |   0.000|
x<0>        |    8.866(F)|   -2.428(F)|clk_BUFGP         |   0.000|
x<1>        |    9.232(F)|    0.721(F)|clk_BUFGP         |   0.000|
x<2>        |    8.497(F)|    0.735(F)|clk_BUFGP         |   0.000|
x<3>        |    8.213(F)|    0.825(F)|clk_BUFGP         |   0.000|
x<4>        |    9.248(F)|    0.390(F)|clk_BUFGP         |   0.000|
x<5>        |    8.372(F)|    0.695(F)|clk_BUFGP         |   0.000|
x<6>        |    8.053(F)|    1.038(F)|clk_BUFGP         |   0.000|
x<7>        |    6.408(F)|    1.248(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dataout<0>  |    7.827(F)|clk_BUFGP         |   0.000|
dataout<1>  |    8.327(F)|clk_BUFGP         |   0.000|
dataout<2>  |    8.390(F)|clk_BUFGP         |   0.000|
dataout<3>  |    7.823(F)|clk_BUFGP         |   0.000|
dataout<4>  |    7.199(F)|clk_BUFGP         |   0.000|
dataout<5>  |    7.933(F)|clk_BUFGP         |   0.000|
dataout<6>  |    8.050(F)|clk_BUFGP         |   0.000|
dataout<7>  |    8.080(F)|clk_BUFGP         |   0.000|
dataout<8>  |    7.796(F)|clk_BUFGP         |   0.000|
dataout<9>  |    7.984(F)|clk_BUFGP         |   0.000|
dataout<10> |    7.202(F)|clk_BUFGP         |   0.000|
dataout<11> |    7.198(F)|clk_BUFGP         |   0.000|
dataout<12> |    7.744(F)|clk_BUFGP         |   0.000|
dataout<13> |    7.805(F)|clk_BUFGP         |   0.000|
dataout<14> |    8.074(F)|clk_BUFGP         |   0.000|
dataout<15> |    8.248(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |   10.268|
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 23 12:24:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



