// Generated by CIRCT 42e53322a
module top(	// /tmp/tmp.DOsVfEUVrG/21530_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_less_than.json_gold.cleaned.mlir:2:3
  input  [15:0] a_i,	// /tmp/tmp.DOsVfEUVrG/21530_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_less_than.json_gold.cleaned.mlir:2:21
                b_i,	// /tmp/tmp.DOsVfEUVrG/21530_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_less_than.json_gold.cleaned.mlir:2:36
  output        o	// /tmp/tmp.DOsVfEUVrG/21530_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_less_than.json_gold.cleaned.mlir:2:52
);

  assign o = a_i < b_i;	// /tmp/tmp.DOsVfEUVrG/21530_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_less_than.json_gold.cleaned.mlir:3:10, :4:5
endmodule

