
---------- Begin Simulation Statistics ----------
simSeconds                                   0.035050                       # Number of seconds simulated (Second)
simTicks                                  35049919500                       # Number of ticks simulated (Tick)
finalTick                                 35049919500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1381.11                       # Real time elapsed on the host (Second)
hostTickRate                                 25378100                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   25079368                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       50000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    36203                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      36203                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         70099840                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50068061                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50204679                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    148                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                68007                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             63212                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            70098212                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.716205                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.190348                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  47171881     67.29%     67.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   7458422     10.64%     77.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6524951      9.31%     87.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6573452      9.38%     96.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1942248      2.77%     99.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    367647      0.52%     99.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     50601      0.07%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      6914      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      2096      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              70098212                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      79     36.24%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     36.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     51     23.39%     59.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    39     17.89%     77.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                19      8.72%     86.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               30     13.76%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      35486482     70.68%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      9944188     19.81%     90.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4773761      9.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          120      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite           96      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50204679                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.716188                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 218                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000004                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                170507412                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                50135820                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50029449                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                       522                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      290                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              150                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    50204600                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          265                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50039844                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       9780338                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1276                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           14554057                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       15355674                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4773719                       # Number of stores executed (Count)
system.cpu.numRate                           0.713837                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1628                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.401997                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.401997                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.713268                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.713268                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   78724244                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  29900332                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                         128                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         88                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 582404363                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       89                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 35049919500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        9781704                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4774882                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           14                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            2                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               891                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 20                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           20                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     23787294                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     3.951825                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     5.265659                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      9191842     38.64%     38.64% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      4706288     19.78%     58.43% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      1292008      5.43%     63.86% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3       869203      3.65%     67.51% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       671474      2.82%     70.34% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       439744      1.85%     72.18% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       592840      2.49%     74.68% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       199220      0.84%     75.51% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       236608      0.99%     76.51% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        93877      0.39%     76.90% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       143311      0.60%     77.51% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11         1272      0.01%     77.51% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12      2266439      9.53%     87.04% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13       321932      1.35%     88.39% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14      2716677     11.42%     99.81% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15        44559      0.19%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     23787294                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts           68018                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               912                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     70089292                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.713376                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.865806                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        57649198     82.25%     82.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3840372      5.48%     87.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1225424      1.75%     89.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            1725      0.00%     89.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           77474      0.11%     89.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         4547554      6.49%     96.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            1649      0.00%     96.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1321123      1.88%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1424773      2.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     70089292                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14541736                       # Number of memory references committed (Count)
system.cpu.commit.loads                       9768629                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   15342546                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         96                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49999994                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                    20                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     35458232     70.92%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      9768565     19.54%     90.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4773075      9.55%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1424773                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4783749                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4783749                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4783749                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4783749                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      9769619                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         9769619                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      9769619                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        9769619                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 687687078500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 687687078500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 687687078500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 687687078500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     14553368                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      14553368                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     14553368                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     14553368                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.671296                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.671296                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.671296                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.671296                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 70390.368191                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 70390.368191                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 70390.368191                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 70390.368191                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1397590                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1397590                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      7327459                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       7327459                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      7327459                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      7327459                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2442160                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2442160                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2442160                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2442160                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 185706804500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 185706804500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 185706804500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 185706804500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.167807                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.167807                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.167807                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.167807                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 76042.030211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 76042.030211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 76042.030211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 76042.030211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2440108                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        10692                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           10692                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      9769573                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       9769573                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 687684314500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 687684314500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      9780265                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      9780265                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.998907                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.998907                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 70390.416705                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 70390.416705                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      7327423                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      7327423                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2442150                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2442150                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 185706275500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 185706275500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.249702                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.249702                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 76042.124972                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 76042.124972                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4773057                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4773057                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           46                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           46                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      2764000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      2764000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4773103                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4773103                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000010                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000010                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60086.956522                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60086.956522                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           36                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           36                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           10                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           10                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       529000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       529000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000002                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000002                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data        52900                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total        52900                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2047.127994                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7220230                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2440108                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.958980                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2047.127994                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          534                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1514                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          118869100                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         118869100                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2115485                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              61710496                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    853157                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               5418151                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    923                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11311927                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    84                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50079179                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   522                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       485604                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       485604                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       485604                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       485604                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         4838                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         4838                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         4838                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         4838                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    459268500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    459268500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    459268500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    459268500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       490442                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       490442                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       490442                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       490442                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.009865                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.009865                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.009865                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.009865                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 94929.412981                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 94929.412981                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 94929.412981                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 94929.412981                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         4838                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         4838                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         4838                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         4838                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    454430500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    454430500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    454430500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    454430500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.009865                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.009865                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.009865                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.009865                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 93929.412981                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 93929.412981                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 93929.412981                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 93929.412981                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         4822                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       485604                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       485604                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         4838                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         4838                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    459268500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    459268500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       490442                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       490442                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.009865                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.009865                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 94929.412981                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 94929.412981                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         4838                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         4838                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    454430500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    454430500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.009865                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.009865                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 93929.412981                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 93929.412981                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.981661                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       443942                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         4822                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    92.065948                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1539500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.981661                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.998854                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.998854                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       985722                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       985722                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               3554                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50102747                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    11317238                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           11317238                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      70092176                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2014                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        541                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  793                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                       573                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    39                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           70098212                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.714751                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.606412                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 56332759     80.36%     80.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1503660      2.15%     82.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2519402      3.59%     86.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2481356      3.54%     89.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1120829      1.60%     91.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  5679280      8.10%     99.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    69599      0.10%     99.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   311711      0.44%     99.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    79616      0.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             70098212                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.161445                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.714734                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst            496                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total               496                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst           496                       # number of overall hits (Count)
system.cpu.icache.overallHits::total              496                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           76                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              76                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           76                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             76                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      4937500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      4937500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      4937500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      4937500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst          572                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total           572                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst          572                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total          572                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.132867                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.132867                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.132867                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.132867                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64967.105263                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64967.105263                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64967.105263                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64967.105263                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1888                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     134.857143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            16                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           16                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           60                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      4407000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      4407000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      4407000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      4407000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.104895                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.104895                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.104895                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.104895                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        73450                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        73450                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        73450                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        73450                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst          496                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total             496                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           76                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            76                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      4937500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      4937500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst          572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total          572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.132867                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.132867                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64967.105263                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64967.105263                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      4407000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      4407000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.104895                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.104895                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        73450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        73450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            49.846479                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    49.846479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.024339                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.024339                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.029297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses               4636                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses              4636                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       923                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   41835342                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   622857                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50068094                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  103                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  9781704                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4774882                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    33                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    263567                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1359                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            488                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          559                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1047                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50029732                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50029599                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  27585564                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  38120920                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.713691                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.723633                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           14                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           14                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           14                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           14                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            4                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            4                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            4                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       259500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       259500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       259500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       259500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           18                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           18                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           18                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           18                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.222222                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.222222                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.222222                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.222222                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        64875                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        64875                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        64875                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        64875                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            4                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       255500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       255500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       255500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       255500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.222222                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.222222                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.222222                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.222222                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        63875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        63875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        63875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        63875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           14                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           14                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            4                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            4                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       259500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       259500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.222222                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.222222                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        64875                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        64875                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            4                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            4                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       255500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       255500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.222222                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.222222                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        63875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        63875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     3.862938                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     3.862938                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.241434                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.241434                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            4                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           40                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           40                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                          73                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   13060                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1769                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            9768628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            143.993982                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            98.544095                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  20710      0.21%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1055      0.01%      0.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2764      0.03%      0.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                44686      0.46%      0.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               377921      3.87%      4.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               128391      1.31%      5.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                12409      0.13%      6.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                30293      0.31%      6.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                37064      0.38%      6.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                79245      0.81%      7.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            4062278     41.58%     49.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119            1953685     20.00%     69.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              88269      0.90%     70.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             218872      2.24%     72.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             109335      1.12%     73.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              90235      0.92%     74.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             454089      4.65%     78.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             285304      2.92%     81.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             115690      1.18%     83.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              83655      0.86%     83.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              93157      0.95%     84.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              81851      0.84%     85.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229             127310      1.30%     87.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             203335      2.08%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249             166272      1.70%     90.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              83035      0.85%     91.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              61814      0.63%     92.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              68700      0.70%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289             101872      1.04%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299             116643      1.19%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           468689      4.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              9768628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   9780262                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  163499                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               9943761                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  4773718                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                     61                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4773779                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      14553980                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      163560                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  14717540                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                       545                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       6                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                   551                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                           545                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           6                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                       551                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    923                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3727753                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                46847418                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1833                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4519393                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              15000892                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50074591                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    21                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               14721769                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1340                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    228                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            29928952                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    80582423                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 78621797                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                       116                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              29884364                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    44526                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  29903199                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        118732536                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100145049                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                   3275                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      3275                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                  3275                       # number of overall hits (Count)
system.l2.overallHits::total                     3275                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         4838                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   60                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              2438885                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2443787                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         4838                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            4                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  60                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             2438885                       # number of overall misses (Count)
system.l2.overallMisses::total                2443787                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    447100000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       249500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         4346000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    183044286500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       183495982000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    447100000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       249500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        4346000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   183044286500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      183495982000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         4838                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 60                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2442160                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2447062                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         4838                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                60                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2442160                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2447062                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.998659                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.998662                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.998659                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.998662                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 92414.220752                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        62375                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 72433.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75052.446712                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    75086.733009                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 92414.220752                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        62375                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 72433.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75052.446712                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   75086.733009                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1377931                       # number of writebacks (Count)
system.l2.writebacks::total                   1377931                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         4838                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               60                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          2438885                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2443787                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         4838                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              60                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         2438885                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2443787                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    437424000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       241500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      4226000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 178166524500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   178608416000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    437424000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       241500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      4226000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 178166524500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  178608416000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.998659                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.998662                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.998659                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.998662                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 90414.220752                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        60375                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 70433.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73052.449993                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73086.736283                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 90414.220752                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        60375                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70433.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73052.449993                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73086.736283                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1377931                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1047330                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1047330                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            60                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               60                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      4346000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      4346000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           60                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             60                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 72433.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 72433.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           60                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           60                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      4226000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      4226000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70433.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70433.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  3                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     3                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                7                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   7                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       511500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         511500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             10                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                10                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.700000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.700000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 73071.428571                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 73071.428571                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            7                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               7                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       497500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       497500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.700000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.700000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71071.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71071.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3272                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3272                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         4838                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      2438878                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2443720                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    447100000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       249500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data 183043775000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 183491124500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         4838                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      2442150                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2446992                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.998660                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.998663                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 92414.220752                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        62375                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 75052.452398                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75086.803930                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         4838                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      2438878                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2443720                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    437424000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       241500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 178166027000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 178603692500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.998660                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.998663                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 90414.220752                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        60375                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 73052.455678                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 73086.807204                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks      1397590                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1397590                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1397590                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1397590                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14447.276491                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1384481                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1381206                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.002371                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    28277500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14447.276491                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.881792                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.881792                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  502                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3058                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                12824                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   40533446                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  40533446                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1377930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      4838.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        60.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   2438885.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000254257142                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        85992                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        85992                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             5302535                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1296404                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2443787                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1377930                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2443787                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1377930                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2443787                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1377930                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  329445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  404222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  757497                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  697248                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  172700                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   82675                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   6784                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  18130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  47478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  66331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  83187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                 105354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                 113506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                 122650                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                 141568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                 110184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  97767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  91458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  90420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  90242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  91296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  99191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   1017                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    383                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        85992                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      28.418632                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     18.148721                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    285.550544                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        85908     99.90%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191            8      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           75      0.09%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         85992                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        85992                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.023258                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.021435                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.256408                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            85196     99.07%     99.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              132      0.15%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              194      0.23%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              427      0.50%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               25      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                9      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                9      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         85992                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               156402368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             88187520                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              4462274670.84482193                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2516054851.42412376                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   35049916500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       9171.25                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       309632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    156088640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     88183808                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 8834028.848482804373                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 7303.868415446717                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 109558.026231700758                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 4453323780.101692199707                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2515948945.332099914551                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         4838                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           60                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      2438885                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1377930                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    273588588                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       112448                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      2265536                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  97014422912                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2018610496444                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     56549.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     28112.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     37758.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39778.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1464958.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       309632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    156088448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      156402176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     88187520                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     88187520                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         4838                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      2438882                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2443784                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1377930                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1377930                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker      8834029                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         7304                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         109558                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     4453318302                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        4462269193                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       109558                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        109558                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2516054851                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2516054851                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2516054851                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker      8834029                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         7304                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        109558                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    4453318302                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       6978324044                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2443787                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1377872                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        76867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        76848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        76196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        76196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        76224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        76212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        76235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        76231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        76214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        76215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        76208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        76196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        76456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        76196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        76176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        76164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        76175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        76176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        76164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        76172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        76287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        76292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        76301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        76310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        76292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        76300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        76560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        76680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        76730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        76824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        76843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        76847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        42969                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        43010                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        43230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        42940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        43066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        43174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        43012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        43066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        43174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        42997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        43011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        43011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        42949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        42947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        43089                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        43026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        42978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        43144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        42972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        43032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        43182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        43016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        43076                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        43188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        42961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        43159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        43155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        42891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        43205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        43086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        42923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        43233                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             54543667280                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            8142698284                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        97290389484                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22319.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39811.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2275784                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1263390                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            93.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.69                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       282479                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   865.847528                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   730.812708                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   316.385574                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        13177      4.66%      4.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        16196      5.73%     10.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        11469      4.06%     14.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         6168      2.18%     16.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         5079      1.80%     18.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         5155      1.82%     20.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3736      1.32%     21.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3975      1.41%     22.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       217524     77.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       282479                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             156402368                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           88183808                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             4462.274671                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2515.948945                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   36.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               23.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              13.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    439263744.192002                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    583987223.635205                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   5135214564.211229                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  2588367198.815993                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 6235584700.027493                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 26680192288.545544                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 2380553189.683203                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  44043162909.110321                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1256.583853                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3321369134                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1575350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30153200366                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    441736914.528003                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    587266979.208007                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   5144127749.510503                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  2590359201.696002                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 6235584700.027493                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 27262858360.852795                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1932854964.633595                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  44194788870.455994                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1260.909854                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2658088054                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1575350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  30816481446                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2443776                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1377930                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1047330                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  7                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 7                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         2443780                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      7312830                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      7312834                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 7312834                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    244589632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    244589648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                244589648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2443789                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2443789    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2443789                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy         11201645500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        12766763648                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4869047                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2425270                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            2447048                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2775521                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1047340                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                10                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               10                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             60                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2446992                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          120                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7324428                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        14498                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                7339054                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    245743760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       309632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               246057488                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1377931                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  88187584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3824995                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000003                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.001617                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3824985    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      10      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3824995                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3144793000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             60000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2442157000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              4000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           4838000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4891992                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2444930                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  35049919500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.030581                       # Number of seconds simulated (Second)
simTicks                                  30580664500                       # Number of ticks simulated (Tick)
finalTick                                 65630584000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1149.60                       # Real time elapsed on the host (Second)
hostTickRate                                 26601184                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   33556040                       # Number of bytes of host memory used (Byte)
simInsts                                    100000004                       # Number of instructions simulated (Count)
simOps                                      100000004                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    86987                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      86987                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         61161329                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50104866                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                       50242032                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    218                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               104853                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             94648                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            61161329                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.821467                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.213308                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  37279618     60.95%     60.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8463301     13.84%     74.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7320848     11.97%     86.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5581147      9.13%     95.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2240471      3.66%     99.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    230373      0.38%     99.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     39624      0.06%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      5475      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       472      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              61161329                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     463     79.01%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     79.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     46      7.85%     86.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    43      7.34%     94.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 5      0.85%     95.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               29      4.95%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      39761100     79.14%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     10006736     19.92%     99.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       474002      0.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           80      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          114      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50242032                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.821467                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 586                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000012                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                161645732                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                50209505                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50047153                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                       467                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      230                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               80                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    50242390                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          228                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50064313                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       9830062                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1391                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           10304016                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       19642929                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       473954                       # Number of stores executed (Count)
system.cpu.numRate                           0.818562                       # Inst execution rate ((Count/Cycle))
system.cpu.committedInsts                    50000004                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000004                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.223226                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.223226                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.817510                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.817510                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   80503080                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  29930452                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          88                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         40                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 499086757                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       40                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 65630584000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        9831484                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        474627                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           61                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores           31                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1100                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            7                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     20937296                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     8.553043                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     5.644114                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      2190448     10.46%     10.46% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1       172444      0.82%     11.29% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      2892288     13.81%     25.10% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      1263630      6.04%     31.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       943533      4.51%     35.64% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       632314      3.02%     38.66% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      1138031      5.44%     44.10% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       458388      2.19%     46.29% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       229815      1.10%     47.38% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       260620      1.24%     48.63% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        30043      0.14%     48.77% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11          386      0.00%     48.77% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       827212      3.95%     52.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13       749895      3.58%     56.31% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14      9030609     43.13%     99.44% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15       117640      0.56%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     20937296                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          104858                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              1107                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     61147777                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.817691                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.027119                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        48711857     79.66%     79.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4860314      7.95%     87.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          212284      0.35%     87.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            2053      0.00%     87.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           35126      0.06%     88.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         4598977      7.52%     95.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            3559      0.01%     95.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          236636      0.39%     95.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2486971      4.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     61147777                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000004                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000004                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    10284200                       # Number of memory references committed (Count)
system.cpu.commit.loads                       9810745                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   19621212                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         80                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49999994                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                    25                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     39715804     79.43%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      9810705     19.62%     99.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       473415      0.95%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           40      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite           40      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000004                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2486971                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         499579                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            499579                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        499579                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           499579                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      9803893                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         9803893                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      9803893                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        9803893                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 593848132500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 593848132500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 593848132500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 593848132500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     10303472                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10303472                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10303472                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10303472                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.951514                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.951514                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.951514                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.951514                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 60572.686024                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60572.686024                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 60572.686024                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60572.686024                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       436312                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            436312                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      7351203                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       7351203                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      7351203                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      7351203                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2452690                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2452690                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2452690                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2452690                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 157628802000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 157628802000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 157628802000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 157628802000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.238045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.238045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.238045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.238045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 64267.723194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 64267.723194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 64267.723194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 64267.723194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2452689                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        26172                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           26172                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      9803843                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       9803843                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 593845311000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 593845311000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      9830015                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      9830015                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.997338                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.997338                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60572.707152                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60572.707152                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      7351168                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      7351168                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2452675                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2452675                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 157628123500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 157628123500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.249509                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.249509                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 64267.839604                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 64267.839604                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       473407                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         473407                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           50                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           50                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      2821500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      2821500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       473457                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       473457                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000106                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000106                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data        56430                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total        56430                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           35                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           35                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           15                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           15                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       678500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       678500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000032                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000032                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 45233.333333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 45233.333333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2957943                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2454737                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.204994                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          786                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1262                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           84880465                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          84880465                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2045071                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              52841397                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1048718                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               5225023                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1120                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              9941542                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     8                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50118237                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    24                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       523732                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       523732                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       523732                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       523732                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         4877                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         4877                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         4877                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         4877                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    363250000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    363250000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    363250000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    363250000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       528609                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       528609                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       528609                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       528609                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.009226                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.009226                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.009226                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.009226                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 74482.263687                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 74482.263687                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 74482.263687                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 74482.263687                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         4877                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         4877                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         4877                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         4877                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    358373000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    358373000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    358373000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    358373000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.009226                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.009226                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.009226                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.009226                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 73482.263687                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 73482.263687                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 73482.263687                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 73482.263687                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         4877                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       523732                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       523732                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         4877                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         4877                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    363250000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    363250000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       528609                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       528609                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.009226                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.009226                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 74482.263687                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 74482.263687                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         4877                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         4877                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    358373000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    358373000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.009226                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.009226                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 73482.263687                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 73482.263687                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       575109                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         4893                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs   117.537094                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      1062095                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      1062095                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.insts                       50153867                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     9948718                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            9948718                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      61160201                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2256                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                       316                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples           61161329                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.820026                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.760651                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 48462752     79.24%     79.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1617006      2.64%     81.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1184889      1.94%     83.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1495617      2.45%     86.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1344521      2.20%     88.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  6653089     10.88%     99.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    53614      0.09%     99.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    83709      0.14%     99.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   266132      0.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             61161329                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.162664                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.820026                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst            316                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total               316                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst           316                       # number of overall hits (Count)
system.cpu.icache.overallHits::total              316                       # number of overall hits (Count)
system.cpu.icache.demandAccesses::cpu.inst          316                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total           316                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst          316                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total          316                       # number of overall (read+write) accesses (Count)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst          316                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total             316                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst          316                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total          316                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   60                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                  872                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 60                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              14.533333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           60                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.029297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.029297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.029297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses               2528                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses              2528                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1120                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   32867202                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   739543                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50104866                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   14                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  9831484                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  474627                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    285754                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    14288                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            757                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          386                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1143                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50047314                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50047233                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  28251212                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  37804228                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.818282                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.747303                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            4                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           18                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            4                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     4.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            4                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.250000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.250000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            4                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                          47                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   20735                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  16                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1177                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            9810745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            123.946422                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            79.486362                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 108059      1.10%      1.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 4082      0.04%      1.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  786      0.01%      1.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 7479      0.08%      1.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               350315      3.57%      4.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                71075      0.72%      5.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                12775      0.13%      5.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                49827      0.51%      6.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                55482      0.57%      6.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                87768      0.89%      7.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            5302064     54.04%     61.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119            1756940     17.91%     79.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             148473      1.51%     81.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             303530      3.09%     84.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             122550      1.25%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              97472      0.99%     86.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             498787      5.08%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             229719      2.34%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              14763      0.15%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              18969      0.19%     94.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              23695      0.24%     94.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              52193      0.53%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              58334      0.59%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              61085      0.62%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              35889      0.37%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              27547      0.28%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              37756      0.38%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              55049      0.56%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              22928      0.23%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              14316      0.15%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           181038      1.85%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              9810745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   9830118                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  176209                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              10006327                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                   473966                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                    121                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses               474087                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      10304084                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      176330                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  10480414                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                       316                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                   316                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                           316                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                       316                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1120                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3656564                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                38047991                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4430483                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              15025171                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50112936                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               14506358                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  89736                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                     20                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            29973093                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    80559065                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 80418126                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                       113                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              29905363                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    67724                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  29430019                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        108765668                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100223287                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000004                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000004                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                  24800                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     24800                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 24800                       # number of overall hits (Count)
system.l2.overallHits::total                    24800                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         4877                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              2427889                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2432766                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         4877                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             2427889                       # number of overall misses (Count)
system.l2.overallMisses::total                2432766                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    350918000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    155084654500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       155435572500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    350918000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   155084654500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      155435572500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         4877                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2452689                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2457566                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         4877                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2452689                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2457566                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.989889                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.989909                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.989889                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.989909                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 71953.660037                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 63876.336398                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    63892.529121                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 71953.660037                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 63876.336398                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   63892.529121                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               411512                       # number of writebacks (Count)
system.l2.writebacks::total                    411512                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         4877                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          2427889                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2432766                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         4877                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         2427889                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2432766                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    341164000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 150228874500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   150570038500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    341164000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 150228874500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  150570038500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.989889                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.989909                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.989889                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.989909                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 69953.660037                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 61876.335574                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61892.528299                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 69953.660037                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 61876.335574                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61892.528299                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         411512                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      2021244                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        2021244                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                  6                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     6                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                9                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   9                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       648500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         648500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             15                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                15                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.600000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.600000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 72055.555556                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 72055.555556                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            9                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               9                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       630500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       630500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.600000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.600000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70055.555556                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70055.555556                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          24794                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             24794                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         4877                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      2427880                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2432757                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    350918000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data 155084006000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 155434924000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         4877                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      2452674                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2457551                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.989891                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.989911                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 71953.660037                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 63876.306078                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 63892.498922                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         4877                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      2427880                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2432757                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    341164000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 150228244000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 150569408000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.989891                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.989911                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 69953.660037                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 61876.305254                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 61892.498100                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       436312                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           436312                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       436312                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       436312                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16364.929063                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       477496                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     452696                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.054783                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16364.929063                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.998836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.998836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::1                  635                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 9899                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 5850                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   39757288                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  39757288                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    411513.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      4877.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   2427889.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000246273652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        25664                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        25664                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             5032059                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             386428                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2432766                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     411513                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2432766                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   411513                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2432766                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               411513                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  356379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  445423                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  599682                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  886090                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  127445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   17747                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  12412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  22692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  25933                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  26486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  26988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  27850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  28118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  28122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  29564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  27114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  26130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  25827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  25735                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  25844                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  25915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  25963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        25664                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      94.519522                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     44.963409                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    620.723111                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         25515     99.42%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7424-7679            4      0.02%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-7935            5      0.02%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7936-8191           11      0.04%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8447          129      0.50%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         25664                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        25664                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.034835                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.032334                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.298254                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            25293     98.55%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               23      0.09%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              185      0.72%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              151      0.59%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               12      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         25664                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               155697024                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             26336832                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              5091355160.05546570                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              861224974.36247671                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   30580663000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      10751.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       312128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    155384896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     26337152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 10206710.845017772168                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 5081148449.210448265076                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 861235438.490880370140                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         4877                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      2427889                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       411513                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    182467798                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  70579310722                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1725559880744                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     37413.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29070.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4193208.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       312128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    155384960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      155697088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     26336832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     26336832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         4877                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      2427890                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2432767                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       411513                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         411513                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     10206711                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     5081150542                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        5091357253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    861224974                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        861224974                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    861224974                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     10206711                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    5081150542                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       5952582227                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2432766                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              411518                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        76444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        76434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        75948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        75928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        75934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        75945                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        75977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        75961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        75948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        75960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        75950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        75908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        76261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        75913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        75850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        75864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        75860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        75850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        75868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        75856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        75772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        75724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        75742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        75746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        75708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        75744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        76074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        76456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        76528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        76548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        76542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        76523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        12729                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        12685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        13110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        12678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        12828                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        13018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        12702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        12911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        12935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        12686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        13049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        12812                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        12982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        12900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        12718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        12977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        12817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        12862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        12884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        12910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        12866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        12880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        12831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        12949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        12733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        12899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        13033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        12517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        13069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        12954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        12471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        13123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             28207835648                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            8105976312                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        70761778520                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11594.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29086.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2267359                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             351963                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            93.20                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.53                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       224966                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   809.173013                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   663.755835                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   340.542844                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        11177      4.97%      4.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        17041      7.57%     12.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        12263      5.45%     17.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        10324      4.59%     22.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         6638      2.95%     25.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         6566      2.92%     28.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         4806      2.14%     30.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         8185      3.64%     34.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       147966     65.77%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       224966                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             155697024                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           26337152                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             5091.355160                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              861.235438                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   30.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               26.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.48                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.09                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    352537488.575999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    468702364.032001                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   5115827650.080046                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  773197797.119998                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5441763319.641820                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 21409300860.796761                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 3512973512.294434                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  37074302992.541016                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1212.344584                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5119931306                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1374800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  24085933194                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    349063198.847998                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    464083340.380800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   5117148433.555293                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  773490959.808002                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5441763319.641820                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 22529818254.484787                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2652010995.110406                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  37327378501.828819                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1220.620255                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3842229618                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1374800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25363634882                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2432758                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        411513                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2021244                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  9                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 9                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         2432757                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      7298290                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      7298290                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 7298290                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    182033920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    182033920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                182033920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2432766                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2432766    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2432766                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          7758332000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        12634637994                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4865523                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2432767                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            2457551                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       847824                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          2021254                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                15                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               15                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2457551                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7358067                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        14631                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                7372698                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    184896064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       312128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               185208192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          411512                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  26336768                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2869078                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000003                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.001867                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2869068    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      10      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2869078                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2675722000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2452689000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           4877000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4915132                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2457566                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  30580664500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
