 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : Design_Top
Version: K-2015.06
Date   : Fri Aug 19 08:43:44 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/U35/Y (CLKNAND2X2M)               0.28       0.97 f
  u_UART/u_RX1/u_RX_FSM/U29/Y (NAND3X1M)                  0.18       1.15 r
  u_UART/u_RX1/u_RX_FSM/U28/Y (MX3X1M)                    0.16       1.31 r
  u_UART/u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                   0.13       1.45 f
  u_UART/u_RX1/u_RX_FSM/U6/Y (CLKBUFX2M)                  0.31       1.75 f
  u_UART/u_RX1/u_RX_FSM/data_samp_en (RX_FSM)             0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/U2/Y (AOI21X1M)            0.53       2.28 r
  u_UART/u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)
                                                          0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/sampled_bit (Error_Unit)      0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/U4/Y (XNOR2XLM)               0.28       2.55 r
  u_UART/u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)               0.14       2.69 f
  u_UART/u_RX1/u_Error_Unit/Error (Error_Unit)            0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/Error (RX_FSM)                    0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                   0.33       3.02 r
  u_UART/u_RX1/u_RX_FSM/U15/Y (AOI21X1M)                  0.12       3.14 f
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.25       3.38 r
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.26       3.64 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U3/Y (NOR2BX2M)
                                                          0.19       3.83 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/D (DFFRX1M)
                                                          0.00       3.83 r
  data arrival time                                                  3.83

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.13   104165.66
  data required time                                             104165.66
  --------------------------------------------------------------------------
  data required time                                             104165.66
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                    104161.84


  Startpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/U35/Y (CLKNAND2X2M)               0.28       0.97 f
  u_UART/u_RX1/u_RX_FSM/U29/Y (NAND3X1M)                  0.18       1.15 r
  u_UART/u_RX1/u_RX_FSM/U28/Y (MX3X1M)                    0.16       1.31 r
  u_UART/u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                   0.13       1.45 f
  u_UART/u_RX1/u_RX_FSM/U6/Y (CLKBUFX2M)                  0.31       1.75 f
  u_UART/u_RX1/u_RX_FSM/data_samp_en (RX_FSM)             0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/U2/Y (AOI21X1M)            0.53       2.28 r
  u_UART/u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)
                                                          0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/sampled_bit (Error_Unit)      0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/U4/Y (XNOR2XLM)               0.28       2.55 r
  u_UART/u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)               0.14       2.69 f
  u_UART/u_RX1/u_Error_Unit/Error (Error_Unit)            0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/Error (RX_FSM)                    0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                   0.33       3.02 r
  u_UART/u_RX1/u_RX_FSM/U15/Y (AOI21X1M)                  0.12       3.14 f
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.25       3.38 r
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.26       3.64 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U4/Y (NOR2BX2M)
                                                          0.19       3.83 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/D (DFFRX1M)
                                                          0.00       3.83 r
  data arrival time                                                  3.83

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.13   104165.66
  data required time                                             104165.66
  --------------------------------------------------------------------------
  data required time                                             104165.66
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                    104161.84


  Startpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/U35/Y (CLKNAND2X2M)               0.28       0.97 f
  u_UART/u_RX1/u_RX_FSM/U29/Y (NAND3X1M)                  0.18       1.15 r
  u_UART/u_RX1/u_RX_FSM/U28/Y (MX3X1M)                    0.16       1.31 r
  u_UART/u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                   0.13       1.45 f
  u_UART/u_RX1/u_RX_FSM/U6/Y (CLKBUFX2M)                  0.31       1.75 f
  u_UART/u_RX1/u_RX_FSM/data_samp_en (RX_FSM)             0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/U2/Y (AOI21X1M)            0.53       2.28 r
  u_UART/u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)
                                                          0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/sampled_bit (Error_Unit)      0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/U4/Y (XNOR2XLM)               0.28       2.55 r
  u_UART/u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)               0.14       2.69 f
  u_UART/u_RX1/u_Error_Unit/Error (Error_Unit)            0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/Error (RX_FSM)                    0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                   0.33       3.02 r
  u_UART/u_RX1/u_RX_FSM/U15/Y (AOI21X1M)                  0.12       3.14 f
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.25       3.38 r
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.26       3.64 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U5/Y (NOR2BX2M)
                                                          0.19       3.83 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/D (DFFRX1M)
                                                          0.00       3.83 r
  data arrival time                                                  3.83

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.13   104165.66
  data required time                                             104165.66
  --------------------------------------------------------------------------
  data required time                                             104165.66
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                    104161.84


  Startpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/U35/Y (CLKNAND2X2M)               0.28       0.97 f
  u_UART/u_RX1/u_RX_FSM/U29/Y (NAND3X1M)                  0.18       1.15 r
  u_UART/u_RX1/u_RX_FSM/U28/Y (MX3X1M)                    0.16       1.31 r
  u_UART/u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                   0.13       1.45 f
  u_UART/u_RX1/u_RX_FSM/U6/Y (CLKBUFX2M)                  0.31       1.75 f
  u_UART/u_RX1/u_RX_FSM/data_samp_en (RX_FSM)             0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/U2/Y (AOI21X1M)            0.53       2.28 r
  u_UART/u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)
                                                          0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/sampled_bit (Error_Unit)      0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/U4/Y (XNOR2XLM)               0.28       2.55 r
  u_UART/u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)               0.14       2.69 f
  u_UART/u_RX1/u_Error_Unit/Error (Error_Unit)            0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/Error (RX_FSM)                    0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                   0.33       3.02 r
  u_UART/u_RX1/u_RX_FSM/U15/Y (AOI21X1M)                  0.12       3.14 f
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.25       3.38 r
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.26       3.64 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U7/Y (NOR2X2M)
                                                          0.18       3.82 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/D (DFFRX1M)
                                                          0.00       3.82 r
  data arrival time                                                  3.82

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.13   104165.66
  data required time                                             104165.66
  --------------------------------------------------------------------------
  data required time                                             104165.66
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                    104161.84


  Startpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/U35/Y (CLKNAND2X2M)               0.28       0.97 f
  u_UART/u_RX1/u_RX_FSM/U29/Y (NAND3X1M)                  0.18       1.15 r
  u_UART/u_RX1/u_RX_FSM/U28/Y (MX3X1M)                    0.16       1.31 r
  u_UART/u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                   0.13       1.45 f
  u_UART/u_RX1/u_RX_FSM/U6/Y (CLKBUFX2M)                  0.31       1.75 f
  u_UART/u_RX1/u_RX_FSM/data_samp_en (RX_FSM)             0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/U2/Y (AOI21X1M)            0.53       2.28 r
  u_UART/u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)
                                                          0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/sampled_bit (Error_Unit)      0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/U4/Y (XNOR2XLM)               0.28       2.55 r
  u_UART/u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)               0.14       2.69 f
  u_UART/u_RX1/u_Error_Unit/Error (Error_Unit)            0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/Error (RX_FSM)                    0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                   0.33       3.02 r
  u_UART/u_RX1/u_RX_FSM/U15/Y (AOI21X1M)                  0.12       3.14 f
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.25       3.38 r
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.38 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.26       3.64 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U9/Y (NOR2X2M)
                                                          0.18       3.82 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/D (DFFRX1M)
                                                          0.00       3.82 r
  data arrival time                                                  3.82

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.13   104165.66
  data required time                                             104165.66
  --------------------------------------------------------------------------
  data required time                                             104165.66
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                    104161.84


  Startpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/U35/Y (CLKNAND2X2M)               0.28       0.97 f
  u_UART/u_RX1/u_RX_FSM/U29/Y (NAND3X1M)                  0.18       1.15 r
  u_UART/u_RX1/u_RX_FSM/U28/Y (MX3X1M)                    0.16       1.31 r
  u_UART/u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                   0.13       1.45 f
  u_UART/u_RX1/u_RX_FSM/U6/Y (CLKBUFX2M)                  0.31       1.75 f
  u_UART/u_RX1/u_RX_FSM/data_samp_en (RX_FSM)             0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/U2/Y (AOI21X1M)            0.53       2.28 r
  u_UART/u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)
                                                          0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/sampled_bit (Error_Unit)      0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/U4/Y (XNOR2XLM)               0.28       2.55 r
  u_UART/u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)               0.14       2.69 f
  u_UART/u_RX1/u_Error_Unit/Error (Error_Unit)            0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/Error (RX_FSM)                    0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                   0.33       3.02 r
  u_UART/u_RX1/u_RX_FSM/U25/Y (CLKINVX1M)                 0.24       3.26 f
  u_UART/u_RX1/u_RX_FSM/U18/Y (CLKMX2X2M)                 0.22       3.48 f
  u_UART/u_RX1/u_RX_FSM/U17/Y (NAND3X1M)                  0.12       3.61 r
  u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/D (DFFRQX2M)
                                                          0.00       3.61 r
  data arrival time                                                  3.61

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (DFFRQX2M)
                                                          0.00   104165.80 r
  library setup time                                     -0.17   104165.63
  data required time                                             104165.63
  --------------------------------------------------------------------------
  data required time                                             104165.63
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                    104162.03


  Startpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/U35/Y (CLKNAND2X2M)               0.28       0.97 f
  u_UART/u_RX1/u_RX_FSM/U29/Y (NAND3X1M)                  0.18       1.15 r
  u_UART/u_RX1/u_RX_FSM/U28/Y (MX3X1M)                    0.16       1.31 r
  u_UART/u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                   0.13       1.45 f
  u_UART/u_RX1/u_RX_FSM/U6/Y (CLKBUFX2M)                  0.31       1.75 f
  u_UART/u_RX1/u_RX_FSM/data_samp_en (RX_FSM)             0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/U2/Y (AOI21X1M)            0.53       2.28 r
  u_UART/u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)
                                                          0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/sampled_bit (Error_Unit)      0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/U4/Y (XNOR2XLM)               0.28       2.55 r
  u_UART/u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)               0.14       2.69 f
  u_UART/u_RX1/u_Error_Unit/Error (Error_Unit)            0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/Error (RX_FSM)                    0.00       2.69 f
  u_UART/u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                   0.33       3.02 r
  u_UART/u_RX1/u_RX_FSM/U25/Y (CLKINVX1M)                 0.24       3.26 f
  u_UART/u_RX1/u_RX_FSM/U19/Y (OAI211X1M)                 0.17       3.42 r
  u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/D (DFFRX1M)
                                                          0.00       3.42 r
  data arrival time                                                  3.42

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.14   104165.66
  data required time                                             104165.66
  --------------------------------------------------------------------------
  data required time                                             104165.66
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                    104162.23


  Startpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_RX_FSM/Error_REG_reg
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit)
                                                          0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM)              0.00       0.69 r
  u_UART/u_RX1/u_RX_FSM/U35/Y (CLKNAND2X2M)               0.28       0.97 f
  u_UART/u_RX1/u_RX_FSM/U29/Y (NAND3X1M)                  0.18       1.15 r
  u_UART/u_RX1/u_RX_FSM/U28/Y (MX3X1M)                    0.16       1.31 r
  u_UART/u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                   0.13       1.45 f
  u_UART/u_RX1/u_RX_FSM/U6/Y (CLKBUFX2M)                  0.31       1.75 f
  u_UART/u_RX1/u_RX_FSM/data_samp_en (RX_FSM)             0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00       1.75 f
  u_UART/u_RX1/u_Data_Sampling/U2/Y (AOI21X1M)            0.53       2.28 r
  u_UART/u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)
                                                          0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/sampled_bit (Error_Unit)      0.00       2.28 r
  u_UART/u_RX1/u_Error_Unit/U4/Y (XNOR2XLM)               0.19       2.46 f
  u_UART/u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)               0.28       2.74 r
  u_UART/u_RX1/u_Error_Unit/Error (Error_Unit)            0.00       2.74 r
  u_UART/u_RX1/u_RX_FSM/Error (RX_FSM)                    0.00       2.74 r
  u_UART/u_RX1/u_RX_FSM/U11/Y (AOI31XLM)                  0.22       2.96 f
  u_UART/u_RX1/u_RX_FSM/U12/Y (NOR2BX1M)                  0.23       3.19 r
  u_UART/u_RX1/u_RX_FSM/Error_REG_reg/D (DFFRQX2M)        0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_RX_FSM/Error_REG_reg/CK (DFFRQX2M)       0.00   104165.80 r
  library setup time                                     -0.17   104165.62
  data required time                                             104165.62
  --------------------------------------------------------------------------
  data required time                                             104165.62
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                    104162.44


  Startpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRX1M)
                                                          0.64       0.64 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.64 r
  u_UART/u_RX1/u_Counter_Unit/edge_cnt[2] (Counter_Unit)
                                                          0.00       0.64 r
  u_UART/u_RX1/u_RX_FSM/edge_cnt[2] (RX_FSM)              0.00       0.64 r
  u_UART/u_RX1/u_RX_FSM/U39/Y (CLKINVX1M)                 0.27       0.91 f
  u_UART/u_RX1/u_RX_FSM/U4/Y (OAI31X2M)                   0.43       1.34 r
  u_UART/u_RX1/u_RX_FSM/U7/Y (INVXLM)                     0.25       1.59 f
  u_UART/u_RX1/u_RX_FSM/U13/Y (NOR2X1M)                   0.39       1.98 r
  u_UART/u_RX1/u_RX_FSM/deser_en (RX_FSM)                 0.00       1.98 r
  u_UART/u_RX1/u_Deserializer/deser_en (Deserializer)     0.00       1.98 r
  u_UART/u_RX1/u_Deserializer/U6/Y (NAND2BX2M)            0.28       2.26 f
  u_UART/u_RX1/u_Deserializer/U2/Y (NAND2BX1M)            0.46       2.72 f
  u_UART/u_RX1/u_Deserializer/U18/Y (OAI21X2M)            0.28       2.99 r
  u_UART/u_RX1/u_Deserializer/Data_reg[2]/D (DFFRQX2M)
                                                          0.00       2.99 r
  data arrival time                                                  2.99

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK (DFFRQX2M)
                                                          0.00   104165.80 r
  library setup time                                     -0.17   104165.62
  data required time                                             104165.62
  --------------------------------------------------------------------------
  data required time                                             104165.62
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                    104162.63


  Startpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRX1M)
                                                          0.64       0.64 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.64 r
  u_UART/u_RX1/u_Counter_Unit/edge_cnt[2] (Counter_Unit)
                                                          0.00       0.64 r
  u_UART/u_RX1/u_RX_FSM/edge_cnt[2] (RX_FSM)              0.00       0.64 r
  u_UART/u_RX1/u_RX_FSM/U39/Y (CLKINVX1M)                 0.27       0.91 f
  u_UART/u_RX1/u_RX_FSM/U4/Y (OAI31X2M)                   0.43       1.34 r
  u_UART/u_RX1/u_RX_FSM/U7/Y (INVXLM)                     0.25       1.59 f
  u_UART/u_RX1/u_RX_FSM/U13/Y (NOR2X1M)                   0.39       1.98 r
  u_UART/u_RX1/u_RX_FSM/deser_en (RX_FSM)                 0.00       1.98 r
  u_UART/u_RX1/u_Deserializer/deser_en (Deserializer)     0.00       1.98 r
  u_UART/u_RX1/u_Deserializer/U6/Y (NAND2BX2M)            0.28       2.26 f
  u_UART/u_RX1/u_Deserializer/U2/Y (NAND2BX1M)            0.46       2.72 f
  u_UART/u_RX1/u_Deserializer/U16/Y (OAI21X2M)            0.28       2.99 r
  u_UART/u_RX1/u_Deserializer/Data_reg[1]/D (DFFRQX2M)
                                                          0.00       2.99 r
  data arrival time                                                  2.99

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Deserializer/Data_reg[1]/CK (DFFRQX2M)
                                                          0.00   104165.80 r
  library setup time                                     -0.17   104165.62
  data required time                                             104165.62
  --------------------------------------------------------------------------
  data required time                                             104165.62
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                    104162.63


  Startpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_FSM/U5/Y (INVX2M)               0.26       0.59 r
  u_UART/u_UART_TX_Top1/u_FSM/U6/Y (CLKXOR2X2M)           0.28       0.88 r
  u_UART/u_UART_TX_Top1/u_FSM/U7/Y (NAND2X2M)             0.13       1.01 f
  u_UART/u_UART_TX_Top1/u_FSM/U3/Y (INVX2M)               0.15       1.16 r
  u_UART/u_UART_TX_Top1/u_FSM/Ser_En (FSM)                0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.64 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.87 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (AO22X1M)
                                                          0.31       2.18 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/D (DFFRQX2M)
                                                          0.00       2.18 f
  data arrival time                                                  2.18

  clock DIV_CLOCK (rise edge)                         833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (DFFRQX2M)
                                                          0.00   833328.00 r
  library setup time                                     -0.11   833327.88
  data required time                                             833327.88
  --------------------------------------------------------------------------
  data required time                                             833327.88
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.69


  Startpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_FSM/U5/Y (INVX2M)               0.26       0.59 r
  u_UART/u_UART_TX_Top1/u_FSM/U6/Y (CLKXOR2X2M)           0.28       0.88 r
  u_UART/u_UART_TX_Top1/u_FSM/U7/Y (NAND2X2M)             0.13       1.01 f
  u_UART/u_UART_TX_Top1/u_FSM/U3/Y (INVX2M)               0.15       1.16 r
  u_UART/u_UART_TX_Top1/u_FSM/Ser_En (FSM)                0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.64 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.87 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U18/Y (OAI2BB1X2M)
                                                          0.20       2.07 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/D (DFFRQX2M)
                                                          0.00       2.07 f
  data arrival time                                                  2.07

  clock DIV_CLOCK (rise edge)                         833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (DFFRQX2M)
                                                          0.00   833328.00 r
  library setup time                                     -0.11   833327.88
  data required time                                             833327.88
  --------------------------------------------------------------------------
  data required time                                             833327.88
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.81


  Startpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_FSM/U5/Y (INVX2M)               0.26       0.59 r
  u_UART/u_UART_TX_Top1/u_FSM/U6/Y (CLKXOR2X2M)           0.28       0.88 r
  u_UART/u_UART_TX_Top1/u_FSM/U7/Y (NAND2X2M)             0.13       1.01 f
  u_UART/u_UART_TX_Top1/u_FSM/U3/Y (INVX2M)               0.15       1.16 r
  u_UART/u_UART_TX_Top1/u_FSM/Ser_En (FSM)                0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.64 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.87 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U16/Y (OAI2BB1X2M)
                                                          0.20       2.07 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D (DFFRQX2M)
                                                          0.00       2.07 f
  data arrival time                                                  2.07

  clock DIV_CLOCK (rise edge)                         833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (DFFRQX2M)
                                                          0.00   833328.00 r
  library setup time                                     -0.11   833327.88
  data required time                                             833327.88
  --------------------------------------------------------------------------
  data required time                                             833327.88
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.81


  Startpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_FSM/U5/Y (INVX2M)               0.26       0.59 r
  u_UART/u_UART_TX_Top1/u_FSM/U6/Y (CLKXOR2X2M)           0.28       0.88 r
  u_UART/u_UART_TX_Top1/u_FSM/U7/Y (NAND2X2M)             0.13       1.01 f
  u_UART/u_UART_TX_Top1/u_FSM/U3/Y (INVX2M)               0.15       1.16 r
  u_UART/u_UART_TX_Top1/u_FSM/Ser_En (FSM)                0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.64 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.87 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U14/Y (OAI2BB1X2M)
                                                          0.20       2.07 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D (DFFRQX2M)
                                                          0.00       2.07 f
  data arrival time                                                  2.07

  clock DIV_CLOCK (rise edge)                         833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (DFFRQX2M)
                                                          0.00   833328.00 r
  library setup time                                     -0.11   833327.88
  data required time                                             833327.88
  --------------------------------------------------------------------------
  data required time                                             833327.88
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.81


  Startpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_FSM/U5/Y (INVX2M)               0.26       0.59 r
  u_UART/u_UART_TX_Top1/u_FSM/U6/Y (CLKXOR2X2M)           0.28       0.88 r
  u_UART/u_UART_TX_Top1/u_FSM/U7/Y (NAND2X2M)             0.13       1.01 f
  u_UART/u_UART_TX_Top1/u_FSM/U3/Y (INVX2M)               0.15       1.16 r
  u_UART/u_UART_TX_Top1/u_FSM/Ser_En (FSM)                0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.64 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.87 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U12/Y (OAI2BB1X2M)
                                                          0.20       2.07 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D (DFFRQX2M)
                                                          0.00       2.07 f
  data arrival time                                                  2.07

  clock DIV_CLOCK (rise edge)                         833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (DFFRQX2M)
                                                          0.00   833328.00 r
  library setup time                                     -0.11   833327.88
  data required time                                             833327.88
  --------------------------------------------------------------------------
  data required time                                             833327.88
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.81


  Startpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_FSM/U5/Y (INVX2M)               0.26       0.59 r
  u_UART/u_UART_TX_Top1/u_FSM/U6/Y (CLKXOR2X2M)           0.28       0.88 r
  u_UART/u_UART_TX_Top1/u_FSM/U7/Y (NAND2X2M)             0.13       1.01 f
  u_UART/u_UART_TX_Top1/u_FSM/U3/Y (INVX2M)               0.15       1.16 r
  u_UART/u_UART_TX_Top1/u_FSM/Ser_En (FSM)                0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.64 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.87 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U10/Y (OAI2BB1X2M)
                                                          0.20       2.07 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/D (DFFRQX2M)
                                                          0.00       2.07 f
  data arrival time                                                  2.07

  clock DIV_CLOCK (rise edge)                         833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (DFFRQX2M)
                                                          0.00   833328.00 r
  library setup time                                     -0.11   833327.88
  data required time                                             833327.88
  --------------------------------------------------------------------------
  data required time                                             833327.88
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.81


  Startpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_FSM/U5/Y (INVX2M)               0.26       0.59 r
  u_UART/u_UART_TX_Top1/u_FSM/U6/Y (CLKXOR2X2M)           0.28       0.88 r
  u_UART/u_UART_TX_Top1/u_FSM/U7/Y (NAND2X2M)             0.13       1.01 f
  u_UART/u_UART_TX_Top1/u_FSM/U3/Y (INVX2M)               0.15       1.16 r
  u_UART/u_UART_TX_Top1/u_FSM/Ser_En (FSM)                0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.64 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.87 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U8/Y (OAI2BB1X2M)
                                                          0.19       2.06 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D (DFFRQX2M)
                                                          0.00       2.06 f
  data arrival time                                                  2.06

  clock DIV_CLOCK (rise edge)                         833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (DFFRQX2M)
                                                          0.00   833328.00 r
  library setup time                                     -0.11   833327.88
  data required time                                             833327.88
  --------------------------------------------------------------------------
  data required time                                             833327.88
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.81


  Startpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_FSM/U5/Y (INVX2M)               0.26       0.59 r
  u_UART/u_UART_TX_Top1/u_FSM/U6/Y (CLKXOR2X2M)           0.28       0.88 r
  u_UART/u_UART_TX_Top1/u_FSM/U7/Y (NAND2X2M)             0.13       1.01 f
  u_UART/u_UART_TX_Top1/u_FSM/U3/Y (INVX2M)               0.15       1.16 r
  u_UART/u_UART_TX_Top1/u_FSM/Ser_En (FSM)                0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.64 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.87 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U6/Y (OAI2BB1X2M)
                                                          0.19       2.06 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D (DFFRQX2M)
                                                          0.00       2.06 f
  data arrival time                                                  2.06

  clock DIV_CLOCK (rise edge)                         833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (DFFRQX2M)
                                                          0.00   833328.00 r
  library setup time                                     -0.11   833327.88
  data required time                                             833327.88
  --------------------------------------------------------------------------
  data required time                                             833327.88
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                    833325.81


  Startpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_FSM/U5/Y (INVX2M)               0.26       0.59 r
  u_UART/u_UART_TX_Top1/u_FSM/U6/Y (CLKXOR2X2M)           0.28       0.88 r
  u_UART/u_UART_TX_Top1/u_FSM/U7/Y (NAND2X2M)             0.13       1.01 f
  u_UART/u_UART_TX_Top1/u_FSM/U3/Y (INVX2M)               0.15       1.16 r
  u_UART/u_UART_TX_Top1/u_FSM/Ser_En (FSM)                0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Ser_En (Counter)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/U3/Y (INVX2M)
                                                          0.12       1.28 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/U8/Y (NOR2X2M)
                                                          0.15       1.43 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/D (DFFRQX2M)
                                                          0.00       1.43 r
  data arrival time                                                  1.43

  clock DIV_CLOCK (rise edge)                         833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00   833328.00 r
  library setup time                                     -0.18   833327.81
  data required time                                             833327.81
  --------------------------------------------------------------------------
  data required time                                             833327.81
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                    833326.38


  Startpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_FSM/U5/Y (INVX2M)               0.26       0.59 r
  u_UART/u_UART_TX_Top1/u_FSM/U6/Y (CLKXOR2X2M)           0.28       0.88 r
  u_UART/u_UART_TX_Top1/u_FSM/U7/Y (NAND2X2M)             0.13       1.01 f
  u_UART/u_UART_TX_Top1/u_FSM/U3/Y (INVX2M)               0.15       1.16 r
  u_UART/u_UART_TX_Top1/u_FSM/Ser_En (FSM)                0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Ser_En (Counter)
                                                          0.00       1.16 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/U3/Y (INVX2M)
                                                          0.12       1.28 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/U5/Y (NOR2X2M)
                                                          0.15       1.43 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/D (DFFRQX2M)
                                                          0.00       1.43 r
  data arrival time                                                  1.43

  clock DIV_CLOCK (rise edge)                         833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00   833328.00 r
  library setup time                                     -0.18   833327.81
  data required time                                             833327.81
  --------------------------------------------------------------------------
  data required time                                             833327.81
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                    833326.38


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                   0.12   20833.50 f
  u_UART/u_RX1/u_RX_FSM/U20/Y (AOI32X1M)                  0.39   20833.90 r
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.18   20834.08 f
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.33   20834.41 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U9/Y (NOR2X2M)
                                                          0.09   20834.50 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/D (DFFRX1M)
                                                          0.00   20834.50 f
  data arrival time                                              20834.50

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.10   104165.70
  data required time                                             104165.70
  --------------------------------------------------------------------------
  data required time                                             104165.70
  data arrival time                                              -20834.50
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.20


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                   0.12   20833.50 f
  u_UART/u_RX1/u_RX_FSM/U20/Y (AOI32X1M)                  0.39   20833.90 r
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.18   20834.08 f
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.33   20834.41 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U7/Y (NOR2X2M)
                                                          0.09   20834.50 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/D (DFFRX1M)
                                                          0.00   20834.50 f
  data arrival time                                              20834.50

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.10   104165.70
  data required time                                             104165.70
  --------------------------------------------------------------------------
  data required time                                             104165.70
  data arrival time                                              -20834.50
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.20


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                   0.12   20833.50 f
  u_UART/u_RX1/u_RX_FSM/U20/Y (AOI32X1M)                  0.39   20833.90 r
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.18   20834.08 f
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.33   20834.41 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U3/Y (NOR2BX2M)
                                                          0.09   20834.50 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/D (DFFRX1M)
                                                          0.00   20834.50 f
  data arrival time                                              20834.50

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.10   104165.70
  data required time                                             104165.70
  --------------------------------------------------------------------------
  data required time                                             104165.70
  data arrival time                                              -20834.50
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.20


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                   0.12   20833.50 f
  u_UART/u_RX1/u_RX_FSM/U20/Y (AOI32X1M)                  0.39   20833.90 r
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.18   20834.08 f
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.33   20834.41 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U4/Y (NOR2BX2M)
                                                          0.09   20834.50 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/D (DFFRX1M)
                                                          0.00   20834.50 f
  data arrival time                                              20834.50

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.10   104165.70
  data required time                                             104165.70
  --------------------------------------------------------------------------
  data required time                                             104165.70
  data arrival time                                              -20834.50
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.20


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                   0.12   20833.50 f
  u_UART/u_RX1/u_RX_FSM/U20/Y (AOI32X1M)                  0.39   20833.90 r
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.18   20834.08 f
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00   20834.08 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.33   20834.41 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U5/Y (NOR2BX2M)
                                                          0.09   20834.50 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/D (DFFRX1M)
                                                          0.00   20834.50 f
  data arrival time                                              20834.50

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.10   104165.70
  data required time                                             104165.70
  --------------------------------------------------------------------------
  data required time                                             104165.70
  data arrival time                                              -20834.50
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.20


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                   0.12   20833.50 f
  u_UART/u_RX1/u_RX_FSM/U20/Y (AOI32X1M)                  0.39   20833.90 r
  u_UART/u_RX1/u_RX_FSM/U19/Y (OAI211X1M)                 0.20   20834.09 f
  u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/D (DFFRX1M)
                                                          0.00   20834.09 f
  data arrival time                                              20834.09

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.12   104165.68
  data required time                                             104165.68
  --------------------------------------------------------------------------
  data required time                                             104165.68
  data arrival time                                              -20834.09
  --------------------------------------------------------------------------
  slack (MET)                                                    83331.59


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_Data_Sampling/RX_in (Data_Sampling)      0.00   20833.39 r
  u_UART/u_RX1/u_Data_Sampling/U5/Y (OAI2BB2XLM)          0.21   20833.59 r
  u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/D (DFFRX1M)
                                                          0.00   20833.59 r
  data arrival time                                              20833.59

  clock CLK1 (rise edge)                              104166.00  104166.00
  clock network delay (ideal)                             0.00   104166.00
  clock uncertainty                                      -0.20   104165.80
  u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/CK (DFFRX1M)
                                                          0.00   104165.80 r
  library setup time                                     -0.15   104165.65
  data required time                                             104165.65
  --------------------------------------------------------------------------
  data required time                                             104165.65
  data arrival time                                              -20833.59
  --------------------------------------------------------------------------
  slack (MET)                                                    83332.05


  Startpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: TX_OUT (output port clocked by DIV_CLOCK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_FSM/U5/Y (INVX2M)               0.26       0.59 r
  u_UART/u_UART_TX_Top1/u_FSM/Mux_Sel[0] (FSM)            0.00       0.59 r
  u_UART/u_UART_TX_Top1/u_Mux_4/Mux_Sel[0] (Mux_4)        0.00       0.59 r
  u_UART/u_UART_TX_Top1/u_Mux_4/U7/Y (INVX2M)             0.13       0.72 f
  u_UART/u_UART_TX_Top1/u_Mux_4/U3/Y (OAI21X2M)           0.19       0.91 r
  u_UART/u_UART_TX_Top1/u_Mux_4/U4/Y (CLKINVX1M)          0.36       1.27 f
  u_UART/u_UART_TX_Top1/u_Mux_4/U5/Y (CLKINVX40M)         9.78      11.05 r
  u_UART/u_UART_TX_Top1/u_Mux_4/TX_Out (Mux_4)            0.00      11.05 r
  u_UART/u_UART_TX_Top1/TX_Out_UART (UART_TX_Top)         0.00      11.05 r
  u_UART/TX_OUT_S (UART)                                  0.00      11.05 r
  TX_OUT (out)                                            0.00      11.05 r
  data arrival time                                                 11.05

  clock DIV_CLOCK (rise edge)                         833328.00  833328.00
  clock network delay (ideal)                             0.00   833328.00
  output external delay                               -2604.00   830724.00
  data required time                                             830724.00
  --------------------------------------------------------------------------
  data required time                                             830724.00
  data arrival time                                                -11.05
  --------------------------------------------------------------------------
  slack (MET)                                                    830712.94


1
