tegra_slink_probe	,	F_65
cur_speed	,	V_119
chip_select	,	V_144
spin_lock_init	,	F_69
DIV_ROUND_UP	,	F_8
dma_addr_t	,	T_3
of_match_device	,	F_66
status_reg	,	V_160
"Error: No device match found\n"	,	L_22
cur_spi	,	V_121
tegra_slink_deinit_dma_param	,	F_41
"Not able to get desc for Tx\n"	,	L_1
"Starting rx dma failed, err %d\n"	,	L_5
rx_full_count	,	V_45
read_words	,	V_46
len	,	V_22
dev	,	V_50
"No IO memory resource\n"	,	L_25
SLINK_PACK_SIZE_32	,	V_18
DMA_MEM_TO_DEV	,	V_65
spi_message	,	V_146
devm_spi_register_master	,	F_82
DMA_FROM_DEVICE	,	V_57
xfer_completion	,	V_156
xfer	,	V_155
def_command_reg	,	V_142
DATA_DIR_RX	,	V_87
pm_runtime_put	,	F_51
tegra_slink_start_dma_based_transfer	,	F_27
tegra_slink_writel	,	F_3
EIO	,	V_68
tegra_slink_init_dma_param	,	F_33
wait_for_completion_interruptible_timeout	,	F_62
dma_to_memory	,	V_96
SLINK_STATUS2	,	V_43
wait_for_completion_timeout	,	F_55
cur_words	,	V_95
tegra_slink_readl	,	F_1
dma_sync_single_for_device	,	F_16
"CpuXfer ERROR bit set 0x%x\n"	,	L_16
SPI_CS_HIGH	,	V_143
SLINK_DMA_BLOCK_SIZE	,	F_28
SLINK_DMA_EN	,	V_94
"master allocation failed\n"	,	L_23
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_108
reset_control_deassert	,	F_60
"spi-max-frequency"	,	L_24
SLINK_TX_FIFO_EMPTY_COUNT	,	F_11
SLINK_CK_SDA	,	V_152
of_node	,	V_193
GFP_KERNEL	,	V_103
written_words	,	V_39
dst_maxburst	,	V_112
SPI_CPOL	,	V_138
device	,	V_204
tx_dma_complete	,	V_62
dmaengine_prep_slave_single	,	F_22
spi_master_get_devdata	,	F_43
""	,	L_11
src_addr_width	,	V_107
curr_dma_words	,	V_32
free_irq	,	F_86
SLINK_TX_FIFO	,	V_6
wmb	,	F_29
dma_alloc_coherent	,	F_37
rx_status	,	V_159
command2	,	V_117
of_property_read_u32	,	F_70
rst	,	V_162
SLINK_PACK_SIZE_16	,	V_17
min	,	F_9
transfer_one	,	V_188
tegra_slink_runtime_suspend	,	F_85
num_chipselect	,	V_191
completion	,	V_60
DATA_DIR_TX	,	V_85
devm_ioremap_resource	,	F_72
u8	,	T_2
i	,	V_37
src_addr	,	V_105
irq	,	V_166
"CpuXfer 0x%08x:0x%08x:0x%08x\n"	,	L_17
pm_runtime_get_sync	,	F_48
spi_device	,	V_19
SLINK_CS_VALUE	,	V_149
tegra_slink_chip_data	,	V_178
spi_master_suspend	,	F_92
tegra_slink_copy_client_txbuf_to_spi_txbuf	,	F_14
r	,	V_176
dst_addr_width	,	V_111
IRQ_WAKE_THREAD	,	V_172
exit_pm_disable	,	V_201
t	,	V_13
"TxDma Xfer failed\n"	,	L_18
tegra_slink_of_match	,	V_182
"DmaXfer 0x%08x:0x%08x:0x%08x\n"	,	L_21
x	,	V_44
MAX_CHIP_SELECT	,	V_131
SLINK_M_S	,	V_202
dma_release_channel	,	F_38
IRQF_ONESHOT	,	V_197
platform_device	,	V_173
tegra_slink_transfer_one	,	F_54
SLINK_DMA_TIMEOUT	,	V_157
tx_buf	,	V_41
DEFAULT_SPI_DMA_BUF_LEN	,	V_199
SLINK_TXEN	,	V_126
handle_cpu_based_xfer	,	F_58
tegra_slink_remove	,	F_88
tx_empty_count	,	V_34
rx_dma_chan	,	V_73
command2_reg	,	V_124
SLINK_IDLE_SCLK_DRIVE_LOW	,	V_154
dev_dbg	,	F_47
tx_dma_desc	,	V_63
SLINK_IDLE_SCLK_DRIVE_HIGH	,	V_153
"spi can not start transfer, err %d\n"	,	L_14
reinit_completion	,	F_21
tspi	,	V_2
max_speed_hz	,	V_140
reg	,	V_3
dma_control_reg	,	V_90
dst_addr	,	V_110
dmaengine_submit	,	F_24
SLINK_SS_EN_CS	,	F_53
val_write	,	V_8
reset_control_assert	,	F_59
platform_get_irq	,	F_73
ret	,	V_75
tegra_slink_fill_tx_fifo_from_client_txbuf	,	F_10
SLINK_RX_UNF	,	V_171
exit_free_master	,	V_195
tegra_slink_isr	,	F_64
count	,	V_38
max_n_32bit	,	V_36
tx_dma_buf	,	V_54
dma_slave_config	,	V_100
dma_request_slave_channel_reason	,	F_34
scrub	,	V_113
tegra_slink_runtime_resume	,	F_81
"tx"	,	L_7
SLINK_FIFO_ERROR	,	V_11
spin_unlock_irqrestore	,	F_50
context_data	,	V_167
tegra_slink_start_transfer_one	,	F_42
SLINK_STATUS	,	V_9
callback_param	,	V_70
cs_pol_bit	,	V_130
"pm runtime failed, e = %d\n"	,	L_13
platform_get_resource	,	F_71
total_fifo_words	,	V_27
max_buf_size	,	V_31
tx_status	,	V_158
SLINK_PACKED	,	V_93
prepare_message	,	V_187
speed	,	V_115
dev_err	,	F_23
"Dma channel is not available: %d\n"	,	L_8
SLINK_CS_POLARITY2	,	V_134
SLINK_CS_POLARITY1	,	V_133
SLINK_CS_POLARITY3	,	V_135
cur_direction	,	V_84
dma_chan	,	V_97
src_maxburst	,	V_109
SLINK_RX_OVF	,	V_170
SLINK_RX_FIFO_FULL_COUNT	,	F_13
of_device_id	,	V_180
spi_master_resume	,	F_94
dma_complete	,	V_61
devm_clk_get	,	F_76
tegra_slink_data	,	V_1
cur_tx_pos	,	V_42
"DmaXfer: ERROR bit set 0x%x\n"	,	L_20
"spi transfer timeout, err %d\n"	,	L_15
start	,	V_196
clk_disable_unprepare	,	F_95
dma_sconfig	,	V_101
curr_xfer	,	V_122
"pm runtime get failed, e = %d\n"	,	L_30
max_len	,	V_26
speed_hz	,	V_118
"can not get reset\n"	,	L_29
SLINK_TX_TRIG_1	,	V_78
"can not get clock\n"	,	L_27
cur_pos	,	V_23
SLINK_TX_TRIG_4	,	V_80
setup	,	V_186
SLINK_PACK_SIZE_8	,	V_16
remain_len	,	V_21
SLINK_TX_TRIG_8	,	V_82
SLINK_PACK_SIZE_4	,	V_15
base	,	V_4
ENOMEM	,	V_104
SLINK_RX_FIFO	,	V_49
dev_get_drvdata	,	F_91
bytes_per_word	,	V_14
"~"	,	L_12
tegra_slink_clear_status	,	F_5
tegra_slink_calculate_curr_xfer_param	,	F_7
packed_size	,	V_30
cur_rx_pos	,	V_48
def_command2_reg	,	V_150
dma_phys	,	V_99
spi_master_put	,	F_87
"spi"	,	L_28
spi_master	,	V_145
dma_sync_single_for_cpu	,	F_15
SPI_CPHA	,	V_139
lock	,	V_141
SLINK_DMA_CTL	,	V_89
SLINK_MODES	,	V_151
fifo_words_left	,	V_40
DMA_TO_DEVICE	,	V_53
val	,	V_5
tegra_slink_resume	,	F_93
clk	,	V_120
phys	,	V_106
"Failed to register ISR for IRQ %d\n"	,	L_26
tegra_slink_start_rx_dma	,	F_26
spi_irq	,	V_177
"rx"	,	L_6
"Not able to get desc for Rx\n"	,	L_2
IRQ_HANDLED	,	V_163
cdata	,	V_179
tx_dma_phys	,	V_51
tegra_slink_prepare_message	,	F_52
status	,	V_76
tegra_slink_isr_thread	,	F_63
ENODEV	,	V_183
unprepare_message	,	V_189
pm_runtime_status_suspended	,	F_84
flags	,	V_136
SLINK_TX_UNF	,	V_169
rx_dma_phys	,	V_56
consume	,	V_55
tegra_slink_start_tx_dma	,	F_20
command_reg	,	V_123
init_completion	,	F_78
pm_runtime_enabled	,	F_80
tegra_slink_read_rx_fifo_to_client_rxbuf	,	F_12
max_word	,	V_24
SLINK_COMMAND2	,	V_128
mode_bits	,	V_185
bits_per_word	,	V_25
pm_runtime_disable	,	F_83
chip_data	,	V_192
dma_buf_size	,	V_52
tegra_slink_unprepare_message	,	F_57
clk_prepare_enable	,	F_96
is_packed	,	V_28
SLINK_COMMAND	,	V_127
err	,	V_165
devm_reset_control_get_exclusive	,	F_77
SLINK_FIFO_EMPTY	,	V_77
EPROBE_DEFER	,	V_102
is_curr_dma_xfer	,	V_92
DMA_DEV_TO_MEM	,	V_74
SLINK_IE_TXC	,	V_86
rx_dma_complete	,	V_71
rx_dma_buf	,	V_58
SLINK_RXEN	,	V_125
"RxDma Xfer failed\n"	,	L_19
udelay	,	F_31
dma_free_coherent	,	F_40
auto_runtime_pm	,	V_190
complete	,	F_19
msg	,	V_147
tegra_slink_suspend	,	F_90
SLINK_RX_TRIG_4	,	V_81
data	,	V_184
"Rx/Tx fifo are not empty status 0x%08x\n"	,	L_3
SLINK_RX_TRIG_8	,	V_83
SLINK_TX_FULL	,	V_91
wait_status	,	V_164
SLINK_RX_TRIG_1	,	V_79
mode	,	V_137
pdev	,	V_174
SLINK_CS_POLARITY	,	V_132
u32	,	T_1
tegra_slink_start_cpu_based_transfer	,	F_32
SLINK_FIFO_DEPTH	,	V_129
tegra_slink_get_packed_size	,	F_6
SLINK_BSY	,	V_161
words_per_32bit	,	V_29
dma_async_issue_pending	,	F_25
resource	,	V_175
spi_transfer	,	V_12
fifo_status	,	V_35
rx_buf	,	V_47
spi	,	V_20
PTR_ERR	,	F_36
spin_lock_irqsave	,	F_49
tegra_slink_setup	,	F_46
DMA_PREP_INTERRUPT	,	V_66
SLINK_TX_OVF	,	V_168
clk_set_rate	,	F_44
platform_set_drvdata	,	F_68
handle_dma_based_xfer	,	F_61
SLINK_BIT_LENGTH	,	F_45
platform_get_drvdata	,	F_89
"clk_prepare failed: %d\n"	,	L_32
rx_dma_desc	,	V_72
tx_dma_chan	,	V_64
exit_rx_dma_free	,	V_200
tegra_slink_dma_complete	,	F_18
exit_free_irq	,	V_198
tegra_slink_copy_spi_rxbuf_to_client_rxbuf	,	F_17
dmaengine_slave_config	,	F_39
SLINK_CS_SW	,	V_148
DMA_CTRL_ACK	,	V_67
"setup %d bpw, %scpol, %scpha, %dHz\n"	,	L_10
"can not register to master err %d\n"	,	L_31
IORESOURCE_MEM	,	V_194
dma_buf	,	V_98
pm_runtime_enable	,	F_79
dev_name	,	F_75
SLINK_RDY	,	V_10
readl	,	F_2
writel	,	F_4
SLINK_MAS_DATA	,	V_7
irqreturn_t	,	T_4
match	,	V_181
WARN_ON	,	F_56
"Starting tx dma failed, err %d\n"	,	L_4
command	,	V_116
nbytes	,	V_33
master	,	V_114
dmaengine_terminate_all	,	F_30
request_threaded_irq	,	F_74
" Not able to allocate the dma buffer\n"	,	L_9
SLINK_IE_RXC	,	V_88
SLINK_CS_ACTIVE_BETWEEN	,	V_203
callback	,	V_69
rx_mask	,	V_59
IS_ERR	,	F_35
spi_alloc_master	,	F_67
