# Tiny Tapeout project information
project:
  title:        "Stack memory"      # Project title
  author:       "Yannick Rei√ü"      # Your name
  discord:      "schnick_"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Stack memory design with 8 bit width."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_yannickreiss_stack"

  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:
    - "stack.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Call push instruction"
  ui[1]: "Call pop  instruction"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "Set instruction done"
  uo[1]: "Stack empty"
  uo[2]: "Stack full"
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "Data bit 0"
  uio[1]: "Data bit 1"
  uio[2]: "Data bit 2"
  uio[3]: "Data bit 3"
  uio[4]: "Data bit 4"
  uio[5]: "Data bit 5"
  uio[6]: "Data bit 6"
  uio[7]: "Data bit 7"

# Do not change!
yaml_version: 6
