{
    "project":"simulate_iverilog",
    "installed tools": [
        "xilinx",
        "altera",
        "icarus"
    ],
    "flow_steps": {
        "1" : "clean_up",
        "2" : "compile_clean",
        "3" : "compile",
        "4" : "memory",
        "5" : "prepare",
        "6" : "simulation"
    },
    "flow" : {
        "clean_up" : {
            "executable" : "rm",
            "arguments" : "-f dump.vcd a.out hack.vh"
        },
        "compile_clean" : {
	        "executable": "make",
	        "arguments" : " TARGET=$simulation CPU=$cpu clean"	
	    },           
	    "compile" : {
	        "executable": "make",
	        "arguments" : " TARGET=$simulation CPU=$cpu"	
	    },
	    "memory" : {
	        "executable": "../tools/mem_to_bram.py",
	        "arguments" : " --mem $simulation.vh.mem"	
	    },                                
        "prepare" : {
            "executable" : "touch",
            "arguments" : "cds.lib"
        },
        "simulation" : {
            "executable": "ncverilog",
            "arguments" : " -64bit -ALLOWREDEFINITION -v93 +access+rwc -clean -cdslib cds.lib -f rtl_sim.f -f  ../rtl/$cpu/$cpu.f -f rtl_$technology.f -timescale 1ns/1ns +define+NCVERILOG +define+WISHBONE_CPU_$cpu +define+$technology +loadpli1=/cadtools/apps/design_compiler/prod/auxx/syn/power/vpower/lib-amd64/libvpower.so:saifpli_bootstrap $simulation.v -l $simulation.$cpu.$tool.log"
        }   
    },
    "remove_files": "INCA_libs/ cds.lib *.shm ncverilog.log"
}
