{"vcs1":{"timestamp_begin":1681299542.925961785, "rt":0.68, "ut":0.15, "st":0.13}}
{"vcselab":{"timestamp_begin":1681299543.640387681, "rt":1.16, "ut":0.21, "st":0.15}}
{"link":{"timestamp_begin":1681299544.827317238, "rt":1.00, "ut":0.06, "st":0.88}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681299542.631141286}
{"VCS_COMP_START_TIME": 1681299542.631141286}
{"VCS_COMP_END_TIME": 1681299546.776294318}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222680}}
