<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7v585t-ffg1761-2</Part>
        <TopModelName>mm3</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>49163</Best-caseLatency>
            <Average-caseLatency>49163</Average-caseLatency>
            <Worst-caseLatency>49163</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.983 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.983 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.983 ms</Worst-caseRealTimeLatency>
            <Interval-min>49164</Interval-min>
            <Interval-max>49164</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>5</DSP>
            <FF>12864</FF>
            <LUT>13077</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1590</BRAM_18K>
            <DSP>1260</DSP>
            <FF>728400</FF>
            <LUT>364200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>mm3</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_112</InstName>
                    <ModuleName>mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>112</ID>
                    <BindInstances>empty_29_fu_642_p2 add_ln63_fu_664_p2 add_ln63_16_fu_687_p2 p_mid1310_fu_709_p2 add_ln63_1_fu_823_p2 add_ln63_2_fu_839_p2 add_ln63_3_fu_854_p2 add_ln63_4_fu_869_p2 add_ln63_5_fu_884_p2 add_ln63_6_fu_899_p2 add_ln63_7_fu_914_p2 add_ln63_8_fu_929_p2 add_ln63_9_fu_944_p2 add_ln63_10_fu_959_p2 add_ln63_11_fu_974_p2 add_ln63_12_fu_989_p2 add_ln63_13_fu_1004_p2 add_ln63_14_fu_1019_p2 add_ln63_15_fu_1034_p2 add_ln67_fu_763_p2 add_ln70_fu_1060_p2 add_ln70_1_fu_1098_p2 add_ln70_2_fu_1136_p2 add_ln70_3_fu_1168_p2 add_ln70_4_fu_1206_p2 add_ln70_5_fu_1244_p2 add_ln70_6_fu_1276_p2 add_ln70_7_fu_1308_p2 add_ln70_8_fu_1346_p2 add_ln70_9_fu_1392_p2 add_ln70_10_fu_1438_p2 add_ln70_11_fu_1484_p2 add_ln70_12_fu_1524_p2 add_ln70_13_fu_1564_p2 add_ln70_14_fu_1596_p2 add_ln70_15_fu_1628_p2 add_ln65_fu_789_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5_fu_124</InstName>
                    <ModuleName>mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>124</ID>
                    <BindInstances>empty_26_fu_642_p2 add_ln75_fu_664_p2 add_ln75_16_fu_687_p2 p_mid1336_fu_709_p2 add_ln75_1_fu_823_p2 add_ln75_2_fu_839_p2 add_ln75_3_fu_854_p2 add_ln75_4_fu_869_p2 add_ln75_5_fu_884_p2 add_ln75_6_fu_899_p2 add_ln75_7_fu_914_p2 add_ln75_8_fu_929_p2 add_ln75_9_fu_944_p2 add_ln75_10_fu_959_p2 add_ln75_11_fu_974_p2 add_ln75_12_fu_989_p2 add_ln75_13_fu_1004_p2 add_ln75_14_fu_1019_p2 add_ln75_15_fu_1034_p2 add_ln79_fu_763_p2 add_ln82_fu_1060_p2 add_ln82_1_fu_1098_p2 add_ln82_2_fu_1136_p2 add_ln82_3_fu_1168_p2 add_ln82_4_fu_1206_p2 add_ln82_5_fu_1244_p2 add_ln82_6_fu_1276_p2 add_ln82_7_fu_1308_p2 add_ln82_8_fu_1346_p2 add_ln82_9_fu_1392_p2 add_ln82_10_fu_1438_p2 add_ln82_11_fu_1484_p2 add_ln82_12_fu_1524_p2 add_ln82_13_fu_1564_p2 add_ln82_14_fu_1596_p2 add_ln82_15_fu_1628_p2 add_ln77_fu_789_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8_fu_133</InstName>
                    <ModuleName>mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>133</ID>
                    <BindInstances>empty_23_fu_642_p2 add_ln88_fu_664_p2 add_ln88_16_fu_687_p2 p_mid1365_fu_709_p2 add_ln88_1_fu_823_p2 add_ln88_2_fu_839_p2 add_ln88_3_fu_854_p2 add_ln88_4_fu_869_p2 add_ln88_5_fu_884_p2 add_ln88_6_fu_899_p2 add_ln88_7_fu_914_p2 add_ln88_8_fu_929_p2 add_ln88_9_fu_944_p2 add_ln88_10_fu_959_p2 add_ln88_11_fu_974_p2 add_ln88_12_fu_989_p2 add_ln88_13_fu_1004_p2 add_ln88_14_fu_1019_p2 add_ln88_15_fu_1034_p2 add_ln92_fu_763_p2 add_ln95_fu_1060_p2 add_ln95_1_fu_1098_p2 add_ln95_2_fu_1136_p2 add_ln95_3_fu_1168_p2 add_ln95_4_fu_1206_p2 add_ln95_5_fu_1244_p2 add_ln95_6_fu_1276_p2 add_ln95_7_fu_1308_p2 add_ln95_8_fu_1346_p2 add_ln95_9_fu_1392_p2 add_ln95_10_fu_1438_p2 add_ln95_11_fu_1484_p2 add_ln95_12_fu_1524_p2 add_ln95_13_fu_1564_p2 add_ln95_14_fu_1596_p2 add_ln95_15_fu_1628_p2 add_ln90_fu_789_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2</Name>
            <Loops>
                <VITIS_LOOP_63_1_VITIS_LOOP_65_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.328 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.328 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.328 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1_VITIS_LOOP_65_2>
                        <Name>VITIS_LOOP_63_1_VITIS_LOOP_65_2</Name>
                        <Slack>14.60</Slack>
                        <TripCount>256</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>0.328 ms</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_63_1_VITIS_LOOP_65_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3624</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3406</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_642_p2" SOURCE="" URAM="0" VARIABLE="empty_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_664_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_16_fu_687_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1310_fu_709_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="p_mid1310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_823_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_839_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_854_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_869_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_5_fu_884_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_6_fu_899_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_7_fu_914_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_8_fu_929_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_9_fu_944_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_10_fu_959_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_11_fu_974_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_12_fu_989_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_13_fu_1004_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_14_fu_1019_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_15_fu_1034_p2" SOURCE="mm3_no_taffo.c:63" URAM="0" VARIABLE="add_ln63_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_763_p2" SOURCE="mm3_no_taffo.c:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_1060_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_1098_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_2_fu_1136_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_3_fu_1168_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_4_fu_1206_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_5_fu_1244_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_6_fu_1276_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_7_fu_1308_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_8_fu_1346_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_9_fu_1392_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_10_fu_1438_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_11_fu_1484_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_12_fu_1524_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_13_fu_1564_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_14_fu_1596_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_15_fu_1628_p2" SOURCE="mm3_no_taffo.c:70" URAM="0" VARIABLE="add_ln70_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_789_p2" SOURCE="mm3_no_taffo.c:65" URAM="0" VARIABLE="add_ln65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5</Name>
            <Loops>
                <VITIS_LOOP_75_4_VITIS_LOOP_77_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.328 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.328 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.328 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_4_VITIS_LOOP_77_5>
                        <Name>VITIS_LOOP_75_4_VITIS_LOOP_77_5</Name>
                        <Slack>14.60</Slack>
                        <TripCount>256</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>0.328 ms</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_4_VITIS_LOOP_77_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3624</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3406</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_26_fu_642_p2" SOURCE="" URAM="0" VARIABLE="empty_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_664_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_16_fu_687_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1336_fu_709_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="p_mid1336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_823_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_839_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_854_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_4_fu_869_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_884_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_6_fu_899_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_7_fu_914_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_8_fu_929_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_9_fu_944_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_10_fu_959_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_11_fu_974_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_12_fu_989_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_13_fu_1004_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_14_fu_1019_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_15_fu_1034_p2" SOURCE="mm3_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_763_p2" SOURCE="mm3_no_taffo.c:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_1060_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_1098_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_2_fu_1136_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_3_fu_1168_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_4_fu_1206_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_5_fu_1244_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_6_fu_1276_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_7_fu_1308_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_8_fu_1346_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_9_fu_1392_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_10_fu_1438_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_11_fu_1484_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_12_fu_1524_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_13_fu_1564_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_14_fu_1596_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_15_fu_1628_p2" SOURCE="mm3_no_taffo.c:82" URAM="0" VARIABLE="add_ln82_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_789_p2" SOURCE="mm3_no_taffo.c:77" URAM="0" VARIABLE="add_ln77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8</Name>
            <Loops>
                <VITIS_LOOP_88_7_VITIS_LOOP_90_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.328 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.328 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.328 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_88_7_VITIS_LOOP_90_8>
                        <Name>VITIS_LOOP_88_7_VITIS_LOOP_90_8</Name>
                        <Slack>14.60</Slack>
                        <TripCount>256</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>0.328 ms</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_88_7_VITIS_LOOP_90_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3624</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3406</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_23_fu_642_p2" SOURCE="" URAM="0" VARIABLE="empty_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_664_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_16_fu_687_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1365_fu_709_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="p_mid1365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_823_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_2_fu_839_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_3_fu_854_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_4_fu_869_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_5_fu_884_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_6_fu_899_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_7_fu_914_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_8_fu_929_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_9_fu_944_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_10_fu_959_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_11_fu_974_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_12_fu_989_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_13_fu_1004_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_14_fu_1019_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_15_fu_1034_p2" SOURCE="mm3_no_taffo.c:88" URAM="0" VARIABLE="add_ln88_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_763_p2" SOURCE="mm3_no_taffo.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_1060_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_1098_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_2_fu_1136_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_3_fu_1168_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_4_fu_1206_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_5_fu_1244_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_6_fu_1276_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_7_fu_1308_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_8_fu_1346_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_9_fu_1392_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_10_fu_1438_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_11_fu_1484_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_12_fu_1524_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_13_fu_1564_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_14_fu_1596_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_15_fu_1628_p2" SOURCE="mm3_no_taffo.c:95" URAM="0" VARIABLE="add_ln95_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_789_p2" SOURCE="mm3_no_taffo.c:90" URAM="0" VARIABLE="add_ln90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mm3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49163</Best-caseLatency>
                    <Average-caseLatency>49163</Average-caseLatency>
                    <Worst-caseLatency>49163</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.983 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.983 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.983 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>12864</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>13077</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="D_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="D_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="E" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="E_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="E_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="F" index="5" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="F_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="F_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="G" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="G_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="G_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x20" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x28" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x2c" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
                <register offset="0x34" name="D_1" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 31 to 0 of D"/>
                    </fields>
                </register>
                <register offset="0x38" name="D_2" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 63 to 32 of D"/>
                    </fields>
                </register>
                <register offset="0x40" name="E_1" access="W" description="Data signal of E" range="32">
                    <fields>
                        <field offset="0" width="32" name="E" access="W" description="Bit 31 to 0 of E"/>
                    </fields>
                </register>
                <register offset="0x44" name="E_2" access="W" description="Data signal of E" range="32">
                    <fields>
                        <field offset="0" width="32" name="E" access="W" description="Bit 63 to 32 of E"/>
                    </fields>
                </register>
                <register offset="0x4c" name="F_1" access="W" description="Data signal of F" range="32">
                    <fields>
                        <field offset="0" width="32" name="F" access="W" description="Bit 31 to 0 of F"/>
                    </fields>
                </register>
                <register offset="0x50" name="F_2" access="W" description="Data signal of F" range="32">
                    <fields>
                        <field offset="0" width="32" name="F" access="W" description="Bit 63 to 32 of F"/>
                    </fields>
                </register>
                <register offset="0x58" name="G_1" access="W" description="Data signal of G" range="32">
                    <fields>
                        <field offset="0" width="32" name="G" access="W" description="Bit 31 to 0 of G"/>
                    </fields>
                </register>
                <register offset="0x5c" name="G_2" access="W" description="Data signal of G" range="32">
                    <fields>
                        <field offset="0" width="32" name="G" access="W" description="Bit 63 to 32 of G"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="D"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="E"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="F"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="G"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="B"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="C"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="D"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="D"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="E"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="E"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="F"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="F"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="G"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="G"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">A_1, 0x10, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x14, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x1c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x20, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">C_1, 0x28, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x2c, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">D_1, 0x34, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">D_2, 0x38, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">E_1, 0x40, 32, W, Data signal of E, </column>
                    <column name="s_axi_control">E_2, 0x44, 32, W, Data signal of E, </column>
                    <column name="s_axi_control">F_1, 0x4c, 32, W, Data signal of F, </column>
                    <column name="s_axi_control">F_2, 0x50, 32, W, Data signal of F, </column>
                    <column name="s_axi_control">G_1, 0x58, 32, W, Data signal of G, </column>
                    <column name="s_axi_control">G_2, 0x5c, 32, W, Data signal of G, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">inout, float*</column>
                    <column name="B">inout, float*</column>
                    <column name="C">inout, float*</column>
                    <column name="D">inout, float*</column>
                    <column name="E">inout, float*</column>
                    <column name="F">inout, float*</column>
                    <column name="G">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_gmem, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x10 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x14 range=32</column>
                    <column name="B">m_axi_gmem, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x1c range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x20 range=32</column>
                    <column name="C">m_axi_gmem, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x28 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x2c range=32</column>
                    <column name="D">m_axi_gmem, interface, , </column>
                    <column name="D">s_axi_control, register, offset, name=D_1 offset=0x34 range=32</column>
                    <column name="D">s_axi_control, register, offset, name=D_2 offset=0x38 range=32</column>
                    <column name="E">m_axi_gmem, interface, , </column>
                    <column name="E">s_axi_control, register, offset, name=E_1 offset=0x40 range=32</column>
                    <column name="E">s_axi_control, register, offset, name=E_2 offset=0x44 range=32</column>
                    <column name="F">m_axi_gmem, interface, , </column>
                    <column name="F">s_axi_control, register, offset, name=F_1 offset=0x4c range=32</column>
                    <column name="F">s_axi_control, register, offset, name=F_2 offset=0x50 range=32</column>
                    <column name="G">m_axi_gmem, interface, , </column>
                    <column name="G">s_axi_control, register, offset, name=G_1 offset=0x58 range=32</column>
                    <column name="G">s_axi_control, register, offset, name=G_2 offset=0x5c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">B, VITIS_LOOP_68_3, Stride is incompatible, 214-230, mm3_no_taffo.c:68:23</column>
                    <column name="m_axi_gmem">A, VITIS_LOOP_65_2, Stride is incompatible, 214-230, mm3_no_taffo.c:65:22</column>
                    <column name="m_axi_gmem">E, , Access is clobbered by store, 214-231, mm3_no_taffo.c:67:17</column>
                    <column name="m_axi_gmem">E, , Access is clobbered by store, 214-231, mm3_no_taffo.c:70:21</column>
                    <column name="m_axi_gmem">D, VITIS_LOOP_80_6, Stride is incompatible, 214-230, mm3_no_taffo.c:80:23</column>
                    <column name="m_axi_gmem">C, VITIS_LOOP_77_5, Stride is incompatible, 214-230, mm3_no_taffo.c:77:22</column>
                    <column name="m_axi_gmem">F, , Access is clobbered by store, 214-231, mm3_no_taffo.c:79:17</column>
                    <column name="m_axi_gmem">F, , Access is clobbered by store, 214-231, mm3_no_taffo.c:82:21</column>
                    <column name="m_axi_gmem">F, VITIS_LOOP_93_9, Stride is incompatible, 214-230, mm3_no_taffo.c:93:23</column>
                    <column name="m_axi_gmem">E, VITIS_LOOP_90_8, Stride is incompatible, 214-230, mm3_no_taffo.c:90:22</column>
                    <column name="m_axi_gmem">G, , Access is clobbered by store, 214-231, mm3_no_taffo.c:92:17</column>
                    <column name="m_axi_gmem">G, , Access is clobbered by store, 214-231, mm3_no_taffo.c:95:21</column>
                    <column name="m_axi_gmem">E, VITIS_LOOP_93_9, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, mm3_no_taffo.c:93:23</column>
                    <column name="m_axi_gmem">C, VITIS_LOOP_80_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, mm3_no_taffo.c:80:23</column>
                    <column name="m_axi_gmem">A, VITIS_LOOP_68_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, mm3_no_taffo.c:68:23</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, mm3_no_taffo.c:68:23</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, mm3_no_taffo.c:80:23</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, mm3_no_taffo.c:93:23</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="mm3_no_taffo.c:28" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = A depth = 16*16"/>
        <Pragma type="interface" location="mm3_no_taffo.c:29" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = B depth = 16*16"/>
        <Pragma type="interface" location="mm3_no_taffo.c:30" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = C depth = 16*16"/>
        <Pragma type="interface" location="mm3_no_taffo.c:31" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = D depth = 16*16"/>
        <Pragma type="interface" location="mm3_no_taffo.c:32" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = E depth = 16*16"/>
        <Pragma type="interface" location="mm3_no_taffo.c:33" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = F depth = 16*16"/>
        <Pragma type="interface" location="mm3_no_taffo.c:34" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = G depth = 16*16"/>
    </PragmaReport>
</profile>

