.version 1.4
.target sm_13
/* Module backprop.ptx */

/* Globals */
.global .u64 prof_data_pt[1] = { 0 };

/* Textures */

/*
* Ocelot Version : 1.1.560
*/
.entry _Z22bpnn_layerforward_CUDAPfS_S_S_ii(.param  .u64 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_input_cuda,
		.param  .u64 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_output_hidden_cuda,
		.param  .u64 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_input_hidden_cuda,
		.param  .u64 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_hidden_partial_sum,
		.param  .s32 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_in,
		.param  .s32 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_hid)
{
	.shared .align 4 .b8 __cuda_input_node40[64];
	.shared .align 4 .b8 __cuda_weight_matrix104[1024];
	.reg .u32 %r0;
	.reg .u32 %r1;
	.reg .pred %p2;
	.reg .u32 %r3;
	.reg .u64 %r4;
	.reg .u64 %r5;
	.reg .u64 %r6;
	.reg .u64 %r7;
	.reg .u32 %r8;
	.reg .u64 %r15;
	.reg .u64 %r16;
	.reg .f32 %r17;
	.reg .u64 %r19;
	.reg .u32 %r20;
	.reg .u32 %r21;
	.reg .u32 %r98;
	.reg .u32 %r30;
	.reg .u64 %r99;
	.reg .u64 %r33;
	.reg .u64 %r34;
	.reg .u64 %r35;
	.reg .u64 %r36;
	.reg .u32 %r37;
	.reg .u32 %r38;
	.reg .u64 %r39;
	.reg .u64 %r119;
	.reg .u64 %r41;
	.reg .f32 %r42;
	.reg .f32 %r44;
	.reg .f32 %r45;
	.reg .f32 %r121;
	.reg .f32 %r47;
	.reg .f32 %r48;
	.reg .f32 %r49;
	.reg .pred %p50;
	.reg .f32 %r51;
	.reg .f32 %r97;
	.reg .f32 %r53;
	.reg .u32 %r54;
	.reg .u32 %r122;
	.reg .pred %p98;
	.reg .f32 %r128;
	.reg .u32 %r100;
	.reg .u32 %r115;
	.reg .u32 %r2;
	.reg .f32 %r82;
	.reg .u32 %r84;
	.reg .f32 %r85;
	.reg .pred %p87;
	.reg .u32 %r103;
	.reg .u32 %r105;
	.reg .u64 %r106;
	.reg .u64 %r107;
	.reg .u64 %r108;
$BB_1_0:				/* $LBB1__Z22bpnn_layerforward_CUDAPfS_S_S_ii */ 
	cvt.s32.u16 %r0, %tid.x;
	mov.s32 %r1, 0;
	setp.eq.s32 %p2, %r0, %r1;
	cvt.s32.u16 %r3, %tid.y;
	cvt.u64.s32 %r4, %r3;
	mov.u64 %r5, __cuda_input_node40;
	mul.lo.u64 %r6, %r4, 4;
	add.u64 %r7, %r5, %r6;
	cvt.s32.u16 %r8, %ctaid.y;
	@!%p2 bra $BB_1_2;
$BB_1_1:
	ld.param.u64 %r0, [__cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_input_cuda];
	mul24.lo.s32 %r3, %r2, 16;
	add.s32 %r7, %r4, %r3;
	cvt.u64.s32 %r8, %r7;
	mul.lo.u64 %r15, %r8, 4;
	add.u64 %r16, %r0, %r15;
	ld.global.f32 %r17, [%r16 + 4];
	st.shared.f32 [%r18 + 0], %r17;
$BB_1_2:				/* $Lt_0_3586 */ 
	bar.sync 0;
	mov.u64 %r19, __cuda_weight_matrix104;
	ld.param.s32 %r20, [__cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_hid];
	add.s32 %r21, %r20, 1;
	mul.lo.s32 %r0, %r20, 16;
	cvt.u64.s32 %r3, %r2;
	mul.lo.s32 %r7, %r21, %r4;
	add.s32 %r8, %r0, 16;
	mul.lo.s32 %r98, %r8, %r122;
	add.s32 %r30, %r7, %r98;
	mul.lo.u64 %r99, %r31, 16;
	add.u64 %r33, %r3, %r99;
	mul.lo.u64 %r34, %r33, 4;
	add.u64 %r35, %r19, %r34;
	ld.param.u64 %r36, [__cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_input_hidden_cuda];
	add.s32 %r37, %r30, %r2;
	add.s32 %r38, %r20, %r37;
	cvt.u64.s32 %r39, %r38;
	mul.lo.u64 %r119, %r39, 4;
	add.u64 %r41, %r36, %r119;
	ld.global.f32 %r42, [%r41 + 8];
	st.shared.f32 [%r35 + 0], %r42;
	bar.sync 0;
	ld.shared.f32 %r44, [%r43 + 0];
	ld.shared.f32 %r45, [%r35 + 0];
	mul.f32 %r121, %r44, %r45;
	st.shared.f32 [%r35 + 0], %r121;
	bar.sync 0;
	mov.f32 %r47, 0f41800000;
	lg2.approx.f32 %r48, %r47;
	mov.f32 %r49, 0f3f800000;
	setp.ge.f32 %p50, %r48, %r49;
	@!%p50 bra $BB_1_7;
$BB_1_3:
	mov.f32 %r51, 0f3f800000;
	mov.f32 %r97, 0f40000000;
	lg2.approx.f32 %r53, %r97;
	mov.s32 %r54, 1;
$BB_1_4:				/* $Lt_0_4610 */ 
	mul.f32 %r4, %r2, %r3;
	ex2.approx.f32 %r119, %r4;
	cvt.rzi.s32.f32 %r8, %r119;
	rem.s32 %r122, %r121, %r8;
	mov.u32 %r97, 0;
	setp.ne.s32 %p98, %r122, %r97;
	@%p98 bra $BB_1_6;
$BB_1_5:
	ld.shared.f32 %r128, [%r99 + 0];
	shr.s32 %r100, %r66, 31;
	mov.s32 %r115, 1;
	and.b32 %r115, %r100, %r115;
	add.s32 %r2, %r115, %r66;
	shr.s32 %r3, %r2, 1;
	add.s32 %r119, %r4, %r3;
	cvt.s64.s32 %r8, %r119;
	mul.lo.u64 %r121, %r8, 16;
	add.u64 %r97, %r122, %r121;
	mul.lo.u64 %r98, %r97, 4;
	add.u64 %r99, %r128, %r98;
	ld.shared.f32 %r100, [%r99 + 0];
	add.f32 %r82, %r128, %r100;
	st.shared.f32 [%r99 + 0], %r82;
$BB_1_6:				/* $Lt_0_4866 */ 
	bar.sync 0;
	add.s32 %r84, %r83, 1;
	cvt.rn.f32.s32 %r85, %r84;
	setp.ge.f32 %p87, %r86, %r85;
	@%p87 bra $BB_1_4;
$BB_1_7:				/* $Lt_0_4098 */ 
	ld.shared.f32 %r2, [%r115 + 0];
	st.global.f32 [%r84 + 8], %r2;
	bar.sync 0;
	@!%p3 bra $BB_1_9;
$BB_1_8:
	mul.lo.u64 %r119, %r4, 16;
	add.u64 %r121, %r8, %r119;
	mul.lo.u64 %r122, %r121, 4;
	add.u64 %r98, %r97, %r122;
	ld.shared.f32 %r99, [%r98 + 0];
	ld.param.u64 %r100, [__cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_hidden_partial_sum];
	mul.lo.s32 %r103, %r101, %r102;
	add.s32 %r105, %r104, %r103;
	cvt.s64.s32 %r106, %r105;
	mul.lo.u64 %r107, %r106, 4;
	add.u64 %r108, %r100, %r107;
	st.global.f32 [%r108 + 0], %r99;
$BB_1_9:				/* $Lt_0_5634 */ 
	exit;
}
/*
* Ocelot Version : 1.1.560
*/
.entry _Z24bpnn_adjust_weights_cudaPfiS_iS_S_(.param  .u64 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__delta,
		.param  .s32 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__hid,
		.param  .u64 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__ly,
		.param  .s32 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__in,
		.param  .u64 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__w,
		.param  .u64 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__oldw)
{
	.reg .u32 %r0;
	.reg .u32 %r1;
	.reg .u32 %r2;
	.reg .u32 %r3;
	.reg .u32 %r4;
	.reg .u32 %r5;
	.reg .u32 %r6;
	.reg .u32 %r7;
	.reg .u64 %r8;
	.reg .u64 %r67;
	.reg .u32 %r10;
	.reg .u64 %r11;
	.reg .u64 %r12;
	.reg .u32 %r13;
	.reg .u64 %r14;
	.reg .u32 %r15;
	.reg .u32 %r16;
	.reg .u64 %r17;
	.reg .u64 %r18;
	.reg .u64 %r19;
	.reg .u32 %r20;
	.reg .u32 %r21;
	.reg .u64 %r22;
	.reg .u64 %r23;
	.reg .u64 %r24;
	.reg .u64 %r25;
	.reg .u64 %r66;
	.reg .u64 %r27;
	.reg .f32 %r28;
	.reg .f64 %r29;
	.reg .f32 %r30;
	.reg .f64 %r31;
	.reg .f64 %r32;
	.reg .f64 %r33;
	.reg .f32 %r34;
	.reg .f64 %r35;
	.reg .f32 %r36;
	.reg .f64 %r37;
	.reg .f64 %r38;
	.reg .f64 %r39;
	.reg .f64 %r40;
	.reg .f64 %r41;
	.reg .f32 %r42;
	.reg .f32 %r43;
	.reg .f64 %r44;
	.reg .f64 %r45;
	.reg .f64 %r46;
	.reg .f32 %r47;
	.reg .f64 %r48;
	.reg .f32 %r49;
	.reg .f64 %r50;
	.reg .f64 %r51;
	.reg .f64 %r52;
	.reg .f64 %r53;
	.reg .f32 %r54;
	.reg .u32 %r55;
	.reg .u32 %r56;
	.reg .u32 %r57;
	.reg .u32 %r58;
	.reg .u32 %r59;
	.reg .u32 %r60;
	.reg .u32 %r61;
	.reg .u32 %r62;
	.reg .pred %p63;
	.reg .u64 %r68;
	.reg .f32 %r69;
	.reg .f64 %r70;
	.reg .f32 %r71;
	.reg .f64 %r72;
	.reg .f64 %r73;
	.reg .f64 %r74;
	.reg .f32 %r76;
	.reg .f64 %r77;
	.reg .f64 %r78;
	.reg .f64 %r79;
	.reg .f64 %r80;
	.reg .f32 %r81;
	.reg .f32 %r82;
	.reg .f64 %r83;
	.reg .f64 %r84;
	.reg .f64 %r85;
	.reg .f32 %r86;
	.reg .f64 %r87;
	.reg .f64 %r88;
	.reg .f64 %r89;
	.reg .f32 %r90;
$BB_2_0:				/* $LBB1__Z24bpnn_adjust_weights_cudaPfiS_iS_S_ */ 
	ld.param.s32 %r0, [__cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__hid];
	add.s32 %r1, %r0, 1;
	mul.lo.s32 %r2, %r0, 16;
	cvt.s32.u16 %r3, %ctaid.y;
	cvt.s32.u16 %r4, %tid.x;
	cvt.s32.u16 %r5, %tid.y;
	mul.lo.s32 %r6, %r1, %r5;
	add.s32 %r7, %r2, 16;
	cvt.u64.s32 %r8, %r4;
	mul.lo.u64 %r67, %r8, 4;
	mul.lo.s32 %r10, %r7, %r3;
	ld.param.u64 %r11, [__cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__delta];
	add.u64 %r12, %r11, %r67;
	add.s32 %r13, %r6, %r10;
	ld.param.u64 %r14, [__cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__ly];
	mul24.lo.s32 %r15, %r3, 16;
	add.s32 %r16, %r5, %r15;
	cvt.u64.s32 %r17, %r16;
	mul.lo.u64 %r18, %r17, 4;
	add.u64 %r19, %r14, %r18;
	add.s32 %r20, %r13, %r4;
	add.s32 %r21, %r0, %r20;
	cvt.u64.s32 %r22, %r21;
	mul.lo.u64 %r23, %r22, 4;
	ld.param.u64 %r24, [__cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__w];
	add.u64 %r25, %r23, %r24;
	ld.param.u64 %r66, [__cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__oldw];
	add.u64 %r27, %r23, %r66;
	ld.global.f32 %r28, [%r25 + 8];
	cvt.f64.f32 %r29, %r28;
	ld.global.f32 %r30, [%r27 + 8];
	cvt.f64.f32 %r31, %r30;
	mov.f64 %r32, 0d3fd3333333333333;
	mul.f64 %r33, %r31, %r32;
	ld.global.f32 %r34, [%r19 + 4];
	cvt.f64.f32 %r35, %r34;
	ld.global.f32 %r36, [%r12 + 4];
	cvt.f64.f32 %r37, %r36;
	mov.f64 %r38, 0d3fd3333333333333;
	mul.f64 %r39, %r37, %r38;
	mad.rn.f64 %r40, %r35, %r39, %r33;
	add.f64 %r41, %r29, %r40;
	cvt.rn.f32.f64 %r42, %r41;
	st.global.f32 [%r25 + 8], %r42;
	ld.global.f32 %r43, [%r27 + 8];
	cvt.f64.f32 %r44, %r43;
	mov.f64 %r45, 0d3fd3333333333333;
	mul.f64 %r46, %r44, %r45;
	ld.global.f32 %r47, [%r19 + 4];
	cvt.f64.f32 %r48, %r47;
	ld.global.f32 %r49, [%r12 + 4];
	cvt.f64.f32 %r50, %r49;
	mov.f64 %r51, 0d3fd3333333333333;
	mul.f64 %r52, %r50, %r51;
	mad.rn.f64 %r53, %r48, %r52, %r46;
	cvt.rn.f32.f64 %r54, %r53;
	st.global.f32 [%r27 + 8], %r54;
	bar.sync 0;
	mov.s32 %r55, 0;
	set.eq.u32.s32 %r56, %r5, %r55;
	neg.s32 %r57, %r56;
	mov.s32 %r58, 0;
	set.eq.u32.s32 %r59, %r3, %r58;
	neg.s32 %r60, %r59;
	and.b32 %r61, %r57, %r60;
	mov.u32 %r62, 0;
	setp.eq.s32 %p63, %r61, %r62;
	@%p63 bra $BB_2_2;
$BB_2_1:
	add.u64 %r66, %r12, %r24;
	add.u64 %r68, %r12, %r67;
	ld.global.f32 %r69, [%r66 + 4];
	cvt.f64.f32 %r70, %r69;
	ld.global.f32 %r71, [%r68 + 4];
	cvt.f64.f32 %r72, %r71;
	mov.f64 %r73, 0d3fd3333333333333;
	mul.f64 %r74, %r72, %r73;
	ld.global.f32 %r76, [%r75 + 4];
	cvt.f64.f32 %r77, %r76;
	mov.f64 %r78, 0d3fd3333333333333;
	mad.rn.f64 %r79, %r77, %r78, %r74;
	add.f64 %r80, %r70, %r79;
	cvt.rn.f32.f64 %r81, %r80;
	st.global.f32 [%r66 + 4], %r81;
	ld.global.f32 %r82, [%r68 + 4];
	cvt.f64.f32 %r83, %r82;
	mov.f64 %r84, 0d3fd3333333333333;
	mul.f64 %r85, %r83, %r84;
	ld.global.f32 %r86, [%r75 + 4];
	cvt.f64.f32 %r87, %r86;
	mov.f64 %r88, 0d3fd3333333333333;
	mad.rn.f64 %r89, %r87, %r88, %r85;
	cvt.rn.f32.f64 %r90, %r89;
	st.global.f32 [%r68 + 4], %r90;
$BB_2_2:				/* $Lt_1_1282 */ 
	exit;
}
