// Seed: 1369539569
module module_0 (
    input id_0,
    input logic id_1
    , id_2
);
  assign id_2 = 1;
  reg id_3 = 1;
  initial
    @(id_1) begin
      id_3 <= 1'b0;
    end
endmodule
`define pp_2 0
