# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../change_BRAM.srcs/sources_1/imports/sources_1/new/input_controller.vhd" \
"../../../../change_BRAM.srcs/sources_1/imports/sources_1/new/controller_tb.vhd" \

# Do not sort compile order
nosort
