#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; Lines_Per_Frame_Counter_CounterUDB
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Lines_Per_Frame_Counter_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
Lines_Per_Frame_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x67
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Lines_Per_Frame_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

; Side_Rangefinder_Comparator_ctComp
Side_Rangefinder_Comparator_ctComp__CLK EQU CYREG_CMP0_CLK
Side_Rangefinder_Comparator_ctComp__CMP_MASK EQU 0x01
Side_Rangefinder_Comparator_ctComp__CMP_NUMBER EQU 0
Side_Rangefinder_Comparator_ctComp__CR EQU CYREG_CMP0_CR
Side_Rangefinder_Comparator_ctComp__LUT__CR EQU CYREG_LUT0_CR
Side_Rangefinder_Comparator_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Side_Rangefinder_Comparator_ctComp__LUT__MSK_MASK EQU 0x01
Side_Rangefinder_Comparator_ctComp__LUT__MSK_SHIFT EQU 0
Side_Rangefinder_Comparator_ctComp__LUT__MX EQU CYREG_LUT0_MX
Side_Rangefinder_Comparator_ctComp__LUT__SR EQU CYREG_LUT_SR
Side_Rangefinder_Comparator_ctComp__LUT__SR_MASK EQU 0x01
Side_Rangefinder_Comparator_ctComp__LUT__SR_SHIFT EQU 0
Side_Rangefinder_Comparator_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Side_Rangefinder_Comparator_ctComp__PM_ACT_MSK EQU 0x01
Side_Rangefinder_Comparator_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Side_Rangefinder_Comparator_ctComp__PM_STBY_MSK EQU 0x01
Side_Rangefinder_Comparator_ctComp__SW0 EQU CYREG_CMP0_SW0
Side_Rangefinder_Comparator_ctComp__SW2 EQU CYREG_CMP0_SW2
Side_Rangefinder_Comparator_ctComp__SW3 EQU CYREG_CMP0_SW3
Side_Rangefinder_Comparator_ctComp__SW4 EQU CYREG_CMP0_SW4
Side_Rangefinder_Comparator_ctComp__SW6 EQU CYREG_CMP0_SW6
Side_Rangefinder_Comparator_ctComp__TR0 EQU CYREG_CMP0_TR0
Side_Rangefinder_Comparator_ctComp__TR1 EQU CYREG_CMP0_TR1
Side_Rangefinder_Comparator_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Side_Rangefinder_Comparator_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Side_Rangefinder_Comparator_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Side_Rangefinder_Comparator_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Side_Rangefinder_Comparator_ctComp__WRK EQU CYREG_CMP_WRK
Side_Rangefinder_Comparator_ctComp__WRK_MASK EQU 0x01
Side_Rangefinder_Comparator_ctComp__WRK_SHIFT EQU 0

; ADC_Side_Rangefinder_Ext_CP_Clk
ADC_Side_Rangefinder_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Side_Rangefinder_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Side_Rangefinder_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Side_Rangefinder_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Side_Rangefinder_Ext_CP_Clk__INDEX EQU 0x00
ADC_Side_Rangefinder_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Side_Rangefinder_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Side_Rangefinder_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Side_Rangefinder_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ADC_Side_Rangefinder_theACLK
ADC_Side_Rangefinder_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_Side_Rangefinder_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_Side_Rangefinder_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_Side_Rangefinder_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Side_Rangefinder_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_Side_Rangefinder_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_Side_Rangefinder_theACLK__INDEX EQU 0x00
ADC_Side_Rangefinder_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_Side_Rangefinder_theACLK__PM_ACT_MSK EQU 0x01
ADC_Side_Rangefinder_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_Side_Rangefinder_theACLK__PM_STBY_MSK EQU 0x01

; Elevator_Comparator_1_ctComp
Elevator_Comparator_1_ctComp__CLK EQU CYREG_CMP3_CLK
Elevator_Comparator_1_ctComp__CMP_MASK EQU 0x08
Elevator_Comparator_1_ctComp__CMP_NUMBER EQU 3
Elevator_Comparator_1_ctComp__CR EQU CYREG_CMP3_CR
Elevator_Comparator_1_ctComp__LUT__CR EQU CYREG_LUT3_CR
Elevator_Comparator_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Elevator_Comparator_1_ctComp__LUT__MSK_MASK EQU 0x08
Elevator_Comparator_1_ctComp__LUT__MSK_SHIFT EQU 3
Elevator_Comparator_1_ctComp__LUT__MX EQU CYREG_LUT3_MX
Elevator_Comparator_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Elevator_Comparator_1_ctComp__LUT__SR_MASK EQU 0x08
Elevator_Comparator_1_ctComp__LUT__SR_SHIFT EQU 3
Elevator_Comparator_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Elevator_Comparator_1_ctComp__PM_ACT_MSK EQU 0x08
Elevator_Comparator_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Elevator_Comparator_1_ctComp__PM_STBY_MSK EQU 0x08
Elevator_Comparator_1_ctComp__SW0 EQU CYREG_CMP3_SW0
Elevator_Comparator_1_ctComp__SW2 EQU CYREG_CMP3_SW2
Elevator_Comparator_1_ctComp__SW3 EQU CYREG_CMP3_SW3
Elevator_Comparator_1_ctComp__SW4 EQU CYREG_CMP3_SW4
Elevator_Comparator_1_ctComp__SW6 EQU CYREG_CMP3_SW6
Elevator_Comparator_1_ctComp__TR0 EQU CYREG_CMP3_TR0
Elevator_Comparator_1_ctComp__TR1 EQU CYREG_CMP3_TR1
Elevator_Comparator_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Elevator_Comparator_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Elevator_Comparator_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Elevator_Comparator_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Elevator_Comparator_1_ctComp__WRK EQU CYREG_CMP_WRK
Elevator_Comparator_1_ctComp__WRK_MASK EQU 0x08
Elevator_Comparator_1_ctComp__WRK_SHIFT EQU 3

; Altimeter_Counter_CounterHW
Altimeter_Counter_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Altimeter_Counter_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Altimeter_Counter_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Altimeter_Counter_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Altimeter_Counter_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Altimeter_Counter_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Altimeter_Counter_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Altimeter_Counter_CounterHW__PER0 EQU CYREG_TMR0_PER0
Altimeter_Counter_CounterHW__PER1 EQU CYREG_TMR0_PER1
Altimeter_Counter_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Altimeter_Counter_CounterHW__PM_ACT_MSK EQU 0x01
Altimeter_Counter_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Altimeter_Counter_CounterHW__PM_STBY_MSK EQU 0x01
Altimeter_Counter_CounterHW__RT0 EQU CYREG_TMR0_RT0
Altimeter_Counter_CounterHW__RT1 EQU CYREG_TMR0_RT1
Altimeter_Counter_CounterHW__SR0 EQU CYREG_TMR0_SR0

; Elevator_Comparator_ctComp
Elevator_Comparator_ctComp__CLK EQU CYREG_CMP1_CLK
Elevator_Comparator_ctComp__CMP_MASK EQU 0x02
Elevator_Comparator_ctComp__CMP_NUMBER EQU 1
Elevator_Comparator_ctComp__CR EQU CYREG_CMP1_CR
Elevator_Comparator_ctComp__LUT__CR EQU CYREG_LUT1_CR
Elevator_Comparator_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Elevator_Comparator_ctComp__LUT__MSK_MASK EQU 0x02
Elevator_Comparator_ctComp__LUT__MSK_SHIFT EQU 1
Elevator_Comparator_ctComp__LUT__MX EQU CYREG_LUT1_MX
Elevator_Comparator_ctComp__LUT__SR EQU CYREG_LUT_SR
Elevator_Comparator_ctComp__LUT__SR_MASK EQU 0x02
Elevator_Comparator_ctComp__LUT__SR_SHIFT EQU 1
Elevator_Comparator_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Elevator_Comparator_ctComp__PM_ACT_MSK EQU 0x02
Elevator_Comparator_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Elevator_Comparator_ctComp__PM_STBY_MSK EQU 0x02
Elevator_Comparator_ctComp__SW0 EQU CYREG_CMP1_SW0
Elevator_Comparator_ctComp__SW2 EQU CYREG_CMP1_SW2
Elevator_Comparator_ctComp__SW3 EQU CYREG_CMP1_SW3
Elevator_Comparator_ctComp__SW4 EQU CYREG_CMP1_SW4
Elevator_Comparator_ctComp__SW6 EQU CYREG_CMP1_SW6
Elevator_Comparator_ctComp__TR0 EQU CYREG_CMP1_TR0
Elevator_Comparator_ctComp__TR1 EQU CYREG_CMP1_TR1
Elevator_Comparator_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Elevator_Comparator_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Elevator_Comparator_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Elevator_Comparator_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Elevator_Comparator_ctComp__WRK EQU CYREG_CMP_WRK
Elevator_Comparator_ctComp__WRK_MASK EQU 0x02
Elevator_Comparator_ctComp__WRK_SHIFT EQU 1

; ADC_Side_Rangefinder_DSM4
ADC_Side_Rangefinder_DSM4__BUF0 EQU CYREG_DSM0_BUF0
ADC_Side_Rangefinder_DSM4__BUF1 EQU CYREG_DSM0_BUF1
ADC_Side_Rangefinder_DSM4__BUF2 EQU CYREG_DSM0_BUF2
ADC_Side_Rangefinder_DSM4__BUF3 EQU CYREG_DSM0_BUF3
ADC_Side_Rangefinder_DSM4__CLK EQU CYREG_DSM0_CLK
ADC_Side_Rangefinder_DSM4__CR0 EQU CYREG_DSM0_CR0
ADC_Side_Rangefinder_DSM4__CR1 EQU CYREG_DSM0_CR1
ADC_Side_Rangefinder_DSM4__CR10 EQU CYREG_DSM0_CR10
ADC_Side_Rangefinder_DSM4__CR11 EQU CYREG_DSM0_CR11
ADC_Side_Rangefinder_DSM4__CR12 EQU CYREG_DSM0_CR12
ADC_Side_Rangefinder_DSM4__CR13 EQU CYREG_DSM0_CR13
ADC_Side_Rangefinder_DSM4__CR14 EQU CYREG_DSM0_CR14
ADC_Side_Rangefinder_DSM4__CR15 EQU CYREG_DSM0_CR15
ADC_Side_Rangefinder_DSM4__CR16 EQU CYREG_DSM0_CR16
ADC_Side_Rangefinder_DSM4__CR17 EQU CYREG_DSM0_CR17
ADC_Side_Rangefinder_DSM4__CR2 EQU CYREG_DSM0_CR2
ADC_Side_Rangefinder_DSM4__CR3 EQU CYREG_DSM0_CR3
ADC_Side_Rangefinder_DSM4__CR4 EQU CYREG_DSM0_CR4
ADC_Side_Rangefinder_DSM4__CR5 EQU CYREG_DSM0_CR5
ADC_Side_Rangefinder_DSM4__CR6 EQU CYREG_DSM0_CR6
ADC_Side_Rangefinder_DSM4__CR7 EQU CYREG_DSM0_CR7
ADC_Side_Rangefinder_DSM4__CR8 EQU CYREG_DSM0_CR8
ADC_Side_Rangefinder_DSM4__CR9 EQU CYREG_DSM0_CR9
ADC_Side_Rangefinder_DSM4__DEM0 EQU CYREG_DSM0_DEM0
ADC_Side_Rangefinder_DSM4__DEM1 EQU CYREG_DSM0_DEM1
ADC_Side_Rangefinder_DSM4__MISC EQU CYREG_DSM0_MISC
ADC_Side_Rangefinder_DSM4__OUT0 EQU CYREG_DSM0_OUT0
ADC_Side_Rangefinder_DSM4__OUT1 EQU CYREG_DSM0_OUT1
ADC_Side_Rangefinder_DSM4__REF0 EQU CYREG_DSM0_REF0
ADC_Side_Rangefinder_DSM4__REF1 EQU CYREG_DSM0_REF1
ADC_Side_Rangefinder_DSM4__REF2 EQU CYREG_DSM0_REF2
ADC_Side_Rangefinder_DSM4__REF3 EQU CYREG_DSM0_REF3
ADC_Side_Rangefinder_DSM4__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_Side_Rangefinder_DSM4__SW0 EQU CYREG_DSM0_SW0
ADC_Side_Rangefinder_DSM4__SW2 EQU CYREG_DSM0_SW2
ADC_Side_Rangefinder_DSM4__SW3 EQU CYREG_DSM0_SW3
ADC_Side_Rangefinder_DSM4__SW4 EQU CYREG_DSM0_SW4
ADC_Side_Rangefinder_DSM4__SW6 EQU CYREG_DSM0_SW6
ADC_Side_Rangefinder_DSM4__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_Side_Rangefinder_DSM4__TST0 EQU CYREG_DSM0_TST0
ADC_Side_Rangefinder_DSM4__TST1 EQU CYREG_DSM0_TST1

; Elevator_Threshold_viDAC8
Elevator_Threshold_viDAC8__CR0 EQU CYREG_DAC3_CR0
Elevator_Threshold_viDAC8__CR1 EQU CYREG_DAC3_CR1
Elevator_Threshold_viDAC8__D EQU CYREG_DAC3_D
Elevator_Threshold_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Elevator_Threshold_viDAC8__PM_ACT_MSK EQU 0x08
Elevator_Threshold_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Elevator_Threshold_viDAC8__PM_STBY_MSK EQU 0x08
Elevator_Threshold_viDAC8__STROBE EQU CYREG_DAC3_STROBE
Elevator_Threshold_viDAC8__SW0 EQU CYREG_DAC3_SW0
Elevator_Threshold_viDAC8__SW2 EQU CYREG_DAC3_SW2
Elevator_Threshold_viDAC8__SW3 EQU CYREG_DAC3_SW3
Elevator_Threshold_viDAC8__SW4 EQU CYREG_DAC3_SW4
Elevator_Threshold_viDAC8__TR EQU CYREG_DAC3_TR
Elevator_Threshold_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
Elevator_Threshold_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
Elevator_Threshold_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
Elevator_Threshold_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
Elevator_Threshold_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
Elevator_Threshold_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
Elevator_Threshold_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
Elevator_Threshold_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
Elevator_Threshold_viDAC8__TST EQU CYREG_DAC3_TST

; ADC_Side_Rangefinder_DEC
ADC_Side_Rangefinder_DEC__COHER EQU CYREG_DEC_COHER
ADC_Side_Rangefinder_DEC__CR EQU CYREG_DEC_CR
ADC_Side_Rangefinder_DEC__DR1 EQU CYREG_DEC_DR1
ADC_Side_Rangefinder_DEC__DR2 EQU CYREG_DEC_DR2
ADC_Side_Rangefinder_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_Side_Rangefinder_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_Side_Rangefinder_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_Side_Rangefinder_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_Side_Rangefinder_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_Side_Rangefinder_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_Side_Rangefinder_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_Side_Rangefinder_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_Side_Rangefinder_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_Side_Rangefinder_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_Side_Rangefinder_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_Side_Rangefinder_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_Side_Rangefinder_DEC__PM_ACT_MSK EQU 0x01
ADC_Side_Rangefinder_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_Side_Rangefinder_DEC__PM_STBY_MSK EQU 0x01
ADC_Side_Rangefinder_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_Side_Rangefinder_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_Side_Rangefinder_DEC__SR EQU CYREG_DEC_SR
ADC_Side_Rangefinder_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_Side_Rangefinder_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_Side_Rangefinder_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_Side_Rangefinder_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_Side_Rangefinder_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_Side_Rangefinder_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_Side_Rangefinder_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_Side_Rangefinder_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_Side_Rangefinder_IRQ
ADC_Side_Rangefinder_IRQ__ES2_PATCH EQU 0
ADC_Side_Rangefinder_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
ADC_Side_Rangefinder_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
ADC_Side_Rangefinder_IRQ__INTC_MASK EQU 0x20
ADC_Side_Rangefinder_IRQ__INTC_NUMBER EQU 29
ADC_Side_Rangefinder_IRQ__INTC_PRIOR_NUM EQU 7
ADC_Side_Rangefinder_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR29
ADC_Side_Rangefinder_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
ADC_Side_Rangefinder_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
ADC_Side_Rangefinder_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x3A)

; Camera_Threshold_viDAC8
Camera_Threshold_viDAC8__CR0 EQU CYREG_DAC0_CR0
Camera_Threshold_viDAC8__CR1 EQU CYREG_DAC0_CR1
Camera_Threshold_viDAC8__D EQU CYREG_DAC0_D
Camera_Threshold_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Camera_Threshold_viDAC8__PM_ACT_MSK EQU 0x01
Camera_Threshold_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Camera_Threshold_viDAC8__PM_STBY_MSK EQU 0x01
Camera_Threshold_viDAC8__STROBE EQU CYREG_DAC0_STROBE
Camera_Threshold_viDAC8__SW0 EQU CYREG_DAC0_SW0
Camera_Threshold_viDAC8__SW2 EQU CYREG_DAC0_SW2
Camera_Threshold_viDAC8__SW3 EQU CYREG_DAC0_SW3
Camera_Threshold_viDAC8__SW4 EQU CYREG_DAC0_SW4
Camera_Threshold_viDAC8__TR EQU CYREG_DAC0_TR
Camera_Threshold_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
Camera_Threshold_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
Camera_Threshold_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
Camera_Threshold_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
Camera_Threshold_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
Camera_Threshold_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
Camera_Threshold_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
Camera_Threshold_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
Camera_Threshold_viDAC8__TST EQU CYREG_DAC0_TST

; Hall_Counter_CounterUDB
Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Hall_Counter_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Hall_Counter_CounterUDB_sC24_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Hall_Counter_CounterUDB_sC24_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Hall_Counter_CounterUDB_sC24_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Hall_Counter_CounterUDB_sC24_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Hall_Counter_CounterUDB_sC24_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Hall_Counter_CounterUDB_sC24_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Hall_Counter_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Hall_Counter_CounterUDB_sC24_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Hall_Counter_CounterUDB_sC24_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Hall_Counter_CounterUDB_sC24_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Hall_Counter_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Hall_Counter_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Hall_Counter_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Hall_Counter_CounterUDB_sC24_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Hall_Counter_CounterUDB_sC24_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Hall_Counter_CounterUDB_sC24_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Hall_Counter_CounterUDB_sC24_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Hall_Counter_CounterUDB_sC24_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Hall_Counter_CounterUDB_sC24_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Hall_Counter_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Hall_Counter_CounterUDB_sC24_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Hall_Counter_CounterUDB_sC24_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Hall_Counter_CounterUDB_sC24_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Hall_Counter_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Hall_Counter_CounterUDB_sC24_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Hall_Counter_CounterUDB_sC24_counterdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
Hall_Counter_CounterUDB_sC24_counterdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
Hall_Counter_CounterUDB_sC24_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Hall_Counter_CounterUDB_sC24_counterdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
Hall_Counter_CounterUDB_sC24_counterdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
Hall_Counter_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Hall_Counter_CounterUDB_sC24_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Hall_Counter_CounterUDB_sC24_counterdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
Hall_Counter_CounterUDB_sC24_counterdp_u2__F1_REG EQU CYREG_B0_UDB06_F1
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Hall_Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__4__MASK EQU 0x10
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__4__POS EQU 4
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x77
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Hall_Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST

; Wait_Counter_CounterHW
Wait_Counter_CounterHW__CAP0 EQU CYREG_TMR1_CAP0
Wait_Counter_CounterHW__CAP1 EQU CYREG_TMR1_CAP1
Wait_Counter_CounterHW__CFG0 EQU CYREG_TMR1_CFG0
Wait_Counter_CounterHW__CFG1 EQU CYREG_TMR1_CFG1
Wait_Counter_CounterHW__CFG2 EQU CYREG_TMR1_CFG2
Wait_Counter_CounterHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Wait_Counter_CounterHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Wait_Counter_CounterHW__PER0 EQU CYREG_TMR1_PER0
Wait_Counter_CounterHW__PER1 EQU CYREG_TMR1_PER1
Wait_Counter_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Wait_Counter_CounterHW__PM_ACT_MSK EQU 0x02
Wait_Counter_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Wait_Counter_CounterHW__PM_STBY_MSK EQU 0x02
Wait_Counter_CounterHW__RT0 EQU CYREG_TMR1_RT0
Wait_Counter_CounterHW__RT1 EQU CYREG_TMR1_RT1
Wait_Counter_CounterHW__SR0 EQU CYREG_TMR1_SR0

; Wall_Threshold_viDAC8
Wall_Threshold_viDAC8__CR0 EQU CYREG_DAC2_CR0
Wall_Threshold_viDAC8__CR1 EQU CYREG_DAC2_CR1
Wall_Threshold_viDAC8__D EQU CYREG_DAC2_D
Wall_Threshold_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Wall_Threshold_viDAC8__PM_ACT_MSK EQU 0x04
Wall_Threshold_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Wall_Threshold_viDAC8__PM_STBY_MSK EQU 0x04
Wall_Threshold_viDAC8__STROBE EQU CYREG_DAC2_STROBE
Wall_Threshold_viDAC8__SW0 EQU CYREG_DAC2_SW0
Wall_Threshold_viDAC8__SW2 EQU CYREG_DAC2_SW2
Wall_Threshold_viDAC8__SW3 EQU CYREG_DAC2_SW3
Wall_Threshold_viDAC8__SW4 EQU CYREG_DAC2_SW4
Wall_Threshold_viDAC8__TR EQU CYREG_DAC2_TR
Wall_Threshold_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
Wall_Threshold_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
Wall_Threshold_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
Wall_Threshold_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
Wall_Threshold_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
Wall_Threshold_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
Wall_Threshold_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
Wall_Threshold_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
Wall_Threshold_viDAC8__TST EQU CYREG_DAC2_TST

; Horizontal_Sync_Line
Horizontal_Sync_Line__0__MASK EQU 0x10
Horizontal_Sync_Line__0__PC EQU CYREG_PRT4_PC4
Horizontal_Sync_Line__0__PORT EQU 4
Horizontal_Sync_Line__0__SHIFT EQU 4
Horizontal_Sync_Line__AG EQU CYREG_PRT4_AG
Horizontal_Sync_Line__AMUX EQU CYREG_PRT4_AMUX
Horizontal_Sync_Line__BIE EQU CYREG_PRT4_BIE
Horizontal_Sync_Line__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Horizontal_Sync_Line__BYP EQU CYREG_PRT4_BYP
Horizontal_Sync_Line__CTL EQU CYREG_PRT4_CTL
Horizontal_Sync_Line__DM0 EQU CYREG_PRT4_DM0
Horizontal_Sync_Line__DM1 EQU CYREG_PRT4_DM1
Horizontal_Sync_Line__DM2 EQU CYREG_PRT4_DM2
Horizontal_Sync_Line__DR EQU CYREG_PRT4_DR
Horizontal_Sync_Line__INP_DIS EQU CYREG_PRT4_INP_DIS
Horizontal_Sync_Line__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Horizontal_Sync_Line__LCD_EN EQU CYREG_PRT4_LCD_EN
Horizontal_Sync_Line__MASK EQU 0x10
Horizontal_Sync_Line__PORT EQU 4
Horizontal_Sync_Line__PRT EQU CYREG_PRT4_PRT
Horizontal_Sync_Line__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Horizontal_Sync_Line__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Horizontal_Sync_Line__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Horizontal_Sync_Line__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Horizontal_Sync_Line__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Horizontal_Sync_Line__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Horizontal_Sync_Line__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Horizontal_Sync_Line__PS EQU CYREG_PRT4_PS
Horizontal_Sync_Line__SHIFT EQU 4
Horizontal_Sync_Line__SLW EQU CYREG_PRT4_SLW

; I2C_Pressure_I2C_IRQ
I2C_Pressure_I2C_IRQ__ES2_PATCH EQU 0
I2C_Pressure_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
I2C_Pressure_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
I2C_Pressure_I2C_IRQ__INTC_MASK EQU 0x80
I2C_Pressure_I2C_IRQ__INTC_NUMBER EQU 15
I2C_Pressure_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_Pressure_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR15
I2C_Pressure_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
I2C_Pressure_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
I2C_Pressure_I2C_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x1E)

; ISR_Side_Rangefinder
ISR_Side_Rangefinder__ES2_PATCH EQU 0
ISR_Side_Rangefinder__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_Side_Rangefinder__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_Side_Rangefinder__INTC_MASK EQU 0x80
ISR_Side_Rangefinder__INTC_NUMBER EQU 7
ISR_Side_Rangefinder__INTC_PRIOR_NUM EQU 7
ISR_Side_Rangefinder__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR7
ISR_Side_Rangefinder__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_Side_Rangefinder__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_Side_Rangefinder__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0E)

; I2C_Pressure_I2C_FF
I2C_Pressure_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_Pressure_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_Pressure_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_Pressure_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_Pressure_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_Pressure_I2C_FF__D EQU CYREG_I2C_D
I2C_Pressure_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_Pressure_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_Pressure_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_Pressure_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_Pressure_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_Pressure_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; Line_Timer_TimerUDB
Line_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Line_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Line_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Line_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Line_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Line_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Line_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Line_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Line_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Line_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Line_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Line_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
Line_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Line_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Line_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Line_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
Line_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
Line_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Line_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Line_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Line_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Line_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Line_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Line_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Line_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Line_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Line_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Line_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Line_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Line_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Line_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Line_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Line_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
Line_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
Line_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Line_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
Line_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
Line_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Line_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Line_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
Line_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
Line_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Line_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

; PWM_Steering_PWMUDB
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_Steering_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_Steering_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_Steering_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_Steering_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_Steering_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_Steering_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_Steering_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_Steering_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_Steering_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Steering_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_Steering_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_Steering_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_Steering_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Steering_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_Steering_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_Steering_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_Steering_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
PWM_Steering_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
PWM_Steering_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_Steering_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
PWM_Steering_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
PWM_Steering_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_Steering_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_Steering_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
PWM_Steering_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x2D
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Steering_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST

; Vertical_Sync_Frame
Vertical_Sync_Frame__0__MASK EQU 0x40
Vertical_Sync_Frame__0__PC EQU CYREG_PRT4_PC6
Vertical_Sync_Frame__0__PORT EQU 4
Vertical_Sync_Frame__0__SHIFT EQU 6
Vertical_Sync_Frame__AG EQU CYREG_PRT4_AG
Vertical_Sync_Frame__AMUX EQU CYREG_PRT4_AMUX
Vertical_Sync_Frame__BIE EQU CYREG_PRT4_BIE
Vertical_Sync_Frame__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Vertical_Sync_Frame__BYP EQU CYREG_PRT4_BYP
Vertical_Sync_Frame__CTL EQU CYREG_PRT4_CTL
Vertical_Sync_Frame__DM0 EQU CYREG_PRT4_DM0
Vertical_Sync_Frame__DM1 EQU CYREG_PRT4_DM1
Vertical_Sync_Frame__DM2 EQU CYREG_PRT4_DM2
Vertical_Sync_Frame__DR EQU CYREG_PRT4_DR
Vertical_Sync_Frame__INP_DIS EQU CYREG_PRT4_INP_DIS
Vertical_Sync_Frame__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Vertical_Sync_Frame__LCD_EN EQU CYREG_PRT4_LCD_EN
Vertical_Sync_Frame__MASK EQU 0x40
Vertical_Sync_Frame__PORT EQU 4
Vertical_Sync_Frame__PRT EQU CYREG_PRT4_PRT
Vertical_Sync_Frame__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Vertical_Sync_Frame__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Vertical_Sync_Frame__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Vertical_Sync_Frame__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Vertical_Sync_Frame__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Vertical_Sync_Frame__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Vertical_Sync_Frame__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Vertical_Sync_Frame__PS EQU CYREG_PRT4_PS
Vertical_Sync_Frame__SHIFT EQU 6
Vertical_Sync_Frame__SLW EQU CYREG_PRT4_SLW

; Camera_Comp_ctComp
Camera_Comp_ctComp__CLK EQU CYREG_CMP2_CLK
Camera_Comp_ctComp__CMP_MASK EQU 0x04
Camera_Comp_ctComp__CMP_NUMBER EQU 2
Camera_Comp_ctComp__CR EQU CYREG_CMP2_CR
Camera_Comp_ctComp__LUT__CR EQU CYREG_LUT2_CR
Camera_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Camera_Comp_ctComp__LUT__MSK_MASK EQU 0x04
Camera_Comp_ctComp__LUT__MSK_SHIFT EQU 2
Camera_Comp_ctComp__LUT__MX EQU CYREG_LUT2_MX
Camera_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
Camera_Comp_ctComp__LUT__SR_MASK EQU 0x04
Camera_Comp_ctComp__LUT__SR_SHIFT EQU 2
Camera_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Camera_Comp_ctComp__PM_ACT_MSK EQU 0x04
Camera_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Camera_Comp_ctComp__PM_STBY_MSK EQU 0x04
Camera_Comp_ctComp__SW0 EQU CYREG_CMP2_SW0
Camera_Comp_ctComp__SW2 EQU CYREG_CMP2_SW2
Camera_Comp_ctComp__SW3 EQU CYREG_CMP2_SW3
Camera_Comp_ctComp__SW4 EQU CYREG_CMP2_SW4
Camera_Comp_ctComp__SW6 EQU CYREG_CMP2_SW6
Camera_Comp_ctComp__TR0 EQU CYREG_CMP2_TR0
Camera_Comp_ctComp__TR1 EQU CYREG_CMP2_TR1
Camera_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Camera_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Camera_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Camera_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Camera_Comp_ctComp__WRK EQU CYREG_CMP_WRK
Camera_Comp_ctComp__WRK_MASK EQU 0x04
Camera_Comp_ctComp__WRK_SHIFT EQU 2

; Drive_Control_Reg
Drive_Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Drive_Control_Reg_Sync_ctrl_reg__0__POS EQU 0
Drive_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Drive_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Drive_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Drive_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Drive_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Drive_Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Drive_Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Drive_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Drive_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Drive_Control_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Drive_Control_Reg_Sync_ctrl_reg__1__POS EQU 1
Drive_Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Drive_Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Drive_Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Drive_Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Drive_Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Drive_Control_Reg_Sync_ctrl_reg__MASK EQU 0x03
Drive_Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Drive_Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Drive_Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; elevator_input_2
elevator_input_2__0__MASK EQU 0x04
elevator_input_2__0__PC EQU CYREG_PRT5_PC2
elevator_input_2__0__PORT EQU 5
elevator_input_2__0__SHIFT EQU 2
elevator_input_2__AG EQU CYREG_PRT5_AG
elevator_input_2__AMUX EQU CYREG_PRT5_AMUX
elevator_input_2__BIE EQU CYREG_PRT5_BIE
elevator_input_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
elevator_input_2__BYP EQU CYREG_PRT5_BYP
elevator_input_2__CTL EQU CYREG_PRT5_CTL
elevator_input_2__DM0 EQU CYREG_PRT5_DM0
elevator_input_2__DM1 EQU CYREG_PRT5_DM1
elevator_input_2__DM2 EQU CYREG_PRT5_DM2
elevator_input_2__DR EQU CYREG_PRT5_DR
elevator_input_2__INP_DIS EQU CYREG_PRT5_INP_DIS
elevator_input_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
elevator_input_2__LCD_EN EQU CYREG_PRT5_LCD_EN
elevator_input_2__MASK EQU 0x04
elevator_input_2__PORT EQU 5
elevator_input_2__PRT EQU CYREG_PRT5_PRT
elevator_input_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
elevator_input_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
elevator_input_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
elevator_input_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
elevator_input_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
elevator_input_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
elevator_input_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
elevator_input_2__PS EQU CYREG_PRT5_PS
elevator_input_2__SHIFT EQU 2
elevator_input_2__SLW EQU CYREG_PRT5_SLW

; side_rangefinder
side_rangefinder__0__MASK EQU 0x01
side_rangefinder__0__PC EQU CYREG_PRT6_PC0
side_rangefinder__0__PORT EQU 6
side_rangefinder__0__SHIFT EQU 0
side_rangefinder__AG EQU CYREG_PRT6_AG
side_rangefinder__AMUX EQU CYREG_PRT6_AMUX
side_rangefinder__BIE EQU CYREG_PRT6_BIE
side_rangefinder__BIT_MASK EQU CYREG_PRT6_BIT_MASK
side_rangefinder__BYP EQU CYREG_PRT6_BYP
side_rangefinder__CTL EQU CYREG_PRT6_CTL
side_rangefinder__DM0 EQU CYREG_PRT6_DM0
side_rangefinder__DM1 EQU CYREG_PRT6_DM1
side_rangefinder__DM2 EQU CYREG_PRT6_DM2
side_rangefinder__DR EQU CYREG_PRT6_DR
side_rangefinder__INP_DIS EQU CYREG_PRT6_INP_DIS
side_rangefinder__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
side_rangefinder__LCD_EN EQU CYREG_PRT6_LCD_EN
side_rangefinder__MASK EQU 0x01
side_rangefinder__PORT EQU 6
side_rangefinder__PRT EQU CYREG_PRT6_PRT
side_rangefinder__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
side_rangefinder__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
side_rangefinder__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
side_rangefinder__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
side_rangefinder__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
side_rangefinder__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
side_rangefinder__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
side_rangefinder__PS EQU CYREG_PRT6_PS
side_rangefinder__SHIFT EQU 0
side_rangefinder__SLW EQU CYREG_PRT6_SLW

; Altimeter_Clock
Altimeter_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Altimeter_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Altimeter_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Altimeter_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Altimeter_Clock__INDEX EQU 0x04
Altimeter_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Altimeter_Clock__PM_ACT_MSK EQU 0x10
Altimeter_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Altimeter_Clock__PM_STBY_MSK EQU 0x10

; Composite_Video
Composite_Video__0__MASK EQU 0x04
Composite_Video__0__PC EQU CYREG_PRT4_PC2
Composite_Video__0__PORT EQU 4
Composite_Video__0__SHIFT EQU 2
Composite_Video__AG EQU CYREG_PRT4_AG
Composite_Video__AMUX EQU CYREG_PRT4_AMUX
Composite_Video__BIE EQU CYREG_PRT4_BIE
Composite_Video__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Composite_Video__BYP EQU CYREG_PRT4_BYP
Composite_Video__CTL EQU CYREG_PRT4_CTL
Composite_Video__DM0 EQU CYREG_PRT4_DM0
Composite_Video__DM1 EQU CYREG_PRT4_DM1
Composite_Video__DM2 EQU CYREG_PRT4_DM2
Composite_Video__DR EQU CYREG_PRT4_DR
Composite_Video__INP_DIS EQU CYREG_PRT4_INP_DIS
Composite_Video__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Composite_Video__LCD_EN EQU CYREG_PRT4_LCD_EN
Composite_Video__MASK EQU 0x04
Composite_Video__PORT EQU 4
Composite_Video__PRT EQU CYREG_PRT4_PRT
Composite_Video__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Composite_Video__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Composite_Video__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Composite_Video__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Composite_Video__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Composite_Video__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Composite_Video__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Composite_Video__PS EQU CYREG_PRT4_PS
Composite_Video__SHIFT EQU 2
Composite_Video__SLW EQU CYREG_PRT4_SLW

; Steering_Output
Steering_Output__0__MASK EQU 0x08
Steering_Output__0__PC EQU CYREG_PRT12_PC3
Steering_Output__0__PORT EQU 12
Steering_Output__0__SHIFT EQU 3
Steering_Output__AG EQU CYREG_PRT12_AG
Steering_Output__BIE EQU CYREG_PRT12_BIE
Steering_Output__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Steering_Output__BYP EQU CYREG_PRT12_BYP
Steering_Output__DM0 EQU CYREG_PRT12_DM0
Steering_Output__DM1 EQU CYREG_PRT12_DM1
Steering_Output__DM2 EQU CYREG_PRT12_DM2
Steering_Output__DR EQU CYREG_PRT12_DR
Steering_Output__INP_DIS EQU CYREG_PRT12_INP_DIS
Steering_Output__MASK EQU 0x08
Steering_Output__PORT EQU 12
Steering_Output__PRT EQU CYREG_PRT12_PRT
Steering_Output__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Steering_Output__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Steering_Output__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Steering_Output__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Steering_Output__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Steering_Output__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Steering_Output__PS EQU CYREG_PRT12_PS
Steering_Output__SHIFT EQU 3
Steering_Output__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Steering_Output__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Steering_Output__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Steering_Output__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Steering_Output__SLW EQU CYREG_PRT12_SLW

; Clock_Steering
Clock_Steering__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_Steering__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_Steering__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_Steering__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Steering__INDEX EQU 0x02
Clock_Steering__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Steering__PM_ACT_MSK EQU 0x04
Clock_Steering__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Steering__PM_STBY_MSK EQU 0x04

; drive_output_1
drive_output_1__0__MASK EQU 0x40
drive_output_1__0__PC EQU CYREG_PRT5_PC6
drive_output_1__0__PORT EQU 5
drive_output_1__0__SHIFT EQU 6
drive_output_1__AG EQU CYREG_PRT5_AG
drive_output_1__AMUX EQU CYREG_PRT5_AMUX
drive_output_1__BIE EQU CYREG_PRT5_BIE
drive_output_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
drive_output_1__BYP EQU CYREG_PRT5_BYP
drive_output_1__CTL EQU CYREG_PRT5_CTL
drive_output_1__DM0 EQU CYREG_PRT5_DM0
drive_output_1__DM1 EQU CYREG_PRT5_DM1
drive_output_1__DM2 EQU CYREG_PRT5_DM2
drive_output_1__DR EQU CYREG_PRT5_DR
drive_output_1__INP_DIS EQU CYREG_PRT5_INP_DIS
drive_output_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
drive_output_1__LCD_EN EQU CYREG_PRT5_LCD_EN
drive_output_1__MASK EQU 0x40
drive_output_1__PORT EQU 5
drive_output_1__PRT EQU CYREG_PRT5_PRT
drive_output_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
drive_output_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
drive_output_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
drive_output_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
drive_output_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
drive_output_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
drive_output_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
drive_output_1__PS EQU CYREG_PRT5_PS
drive_output_1__SHIFT EQU 6
drive_output_1__SLW EQU CYREG_PRT5_SLW

; drive_output_2
drive_output_2__0__MASK EQU 0x80
drive_output_2__0__PC EQU CYREG_PRT5_PC7
drive_output_2__0__PORT EQU 5
drive_output_2__0__SHIFT EQU 7
drive_output_2__AG EQU CYREG_PRT5_AG
drive_output_2__AMUX EQU CYREG_PRT5_AMUX
drive_output_2__BIE EQU CYREG_PRT5_BIE
drive_output_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
drive_output_2__BYP EQU CYREG_PRT5_BYP
drive_output_2__CTL EQU CYREG_PRT5_CTL
drive_output_2__DM0 EQU CYREG_PRT5_DM0
drive_output_2__DM1 EQU CYREG_PRT5_DM1
drive_output_2__DM2 EQU CYREG_PRT5_DM2
drive_output_2__DR EQU CYREG_PRT5_DR
drive_output_2__INP_DIS EQU CYREG_PRT5_INP_DIS
drive_output_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
drive_output_2__LCD_EN EQU CYREG_PRT5_LCD_EN
drive_output_2__MASK EQU 0x80
drive_output_2__PORT EQU 5
drive_output_2__PRT EQU CYREG_PRT5_PRT
drive_output_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
drive_output_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
drive_output_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
drive_output_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
drive_output_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
drive_output_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
drive_output_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
drive_output_2__PS EQU CYREG_PRT5_PS
drive_output_2__SHIFT EQU 7
drive_output_2__SLW EQU CYREG_PRT5_SLW

; elevator_input
elevator_input__0__MASK EQU 0x10
elevator_input__0__PC EQU CYREG_PRT5_PC4
elevator_input__0__PORT EQU 5
elevator_input__0__SHIFT EQU 4
elevator_input__AG EQU CYREG_PRT5_AG
elevator_input__AMUX EQU CYREG_PRT5_AMUX
elevator_input__BIE EQU CYREG_PRT5_BIE
elevator_input__BIT_MASK EQU CYREG_PRT5_BIT_MASK
elevator_input__BYP EQU CYREG_PRT5_BYP
elevator_input__CTL EQU CYREG_PRT5_CTL
elevator_input__DM0 EQU CYREG_PRT5_DM0
elevator_input__DM1 EQU CYREG_PRT5_DM1
elevator_input__DM2 EQU CYREG_PRT5_DM2
elevator_input__DR EQU CYREG_PRT5_DR
elevator_input__INP_DIS EQU CYREG_PRT5_INP_DIS
elevator_input__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
elevator_input__LCD_EN EQU CYREG_PRT5_LCD_EN
elevator_input__MASK EQU 0x10
elevator_input__PORT EQU 5
elevator_input__PRT EQU CYREG_PRT5_PRT
elevator_input__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
elevator_input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
elevator_input__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
elevator_input__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
elevator_input__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
elevator_input__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
elevator_input__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
elevator_input__PS EQU CYREG_PRT5_PS
elevator_input__SHIFT EQU 4
elevator_input__SLW EQU CYREG_PRT5_SLW

; ISR_Elevator_2
ISR_Elevator_2__ES2_PATCH EQU 0
ISR_Elevator_2__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_Elevator_2__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_Elevator_2__INTC_MASK EQU 0x08
ISR_Elevator_2__INTC_NUMBER EQU 3
ISR_Elevator_2__INTC_PRIOR_NUM EQU 7
ISR_Elevator_2__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR3
ISR_Elevator_2__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_Elevator_2__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_Elevator_2__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x06)

; elevator_test
elevator_test__0__MASK EQU 0x20
elevator_test__0__PC EQU CYREG_PRT5_PC5
elevator_test__0__PORT EQU 5
elevator_test__0__SHIFT EQU 5
elevator_test__AG EQU CYREG_PRT5_AG
elevator_test__AMUX EQU CYREG_PRT5_AMUX
elevator_test__BIE EQU CYREG_PRT5_BIE
elevator_test__BIT_MASK EQU CYREG_PRT5_BIT_MASK
elevator_test__BYP EQU CYREG_PRT5_BYP
elevator_test__CTL EQU CYREG_PRT5_CTL
elevator_test__DM0 EQU CYREG_PRT5_DM0
elevator_test__DM1 EQU CYREG_PRT5_DM1
elevator_test__DM2 EQU CYREG_PRT5_DM2
elevator_test__DR EQU CYREG_PRT5_DR
elevator_test__INP_DIS EQU CYREG_PRT5_INP_DIS
elevator_test__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
elevator_test__LCD_EN EQU CYREG_PRT5_LCD_EN
elevator_test__MASK EQU 0x20
elevator_test__PORT EQU 5
elevator_test__PRT EQU CYREG_PRT5_PRT
elevator_test__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
elevator_test__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
elevator_test__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
elevator_test__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
elevator_test__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
elevator_test__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
elevator_test__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
elevator_test__PS EQU CYREG_PRT5_PS
elevator_test__SHIFT EQU 5
elevator_test__SLW EQU CYREG_PRT5_SLW

; ISR_100_Lines
ISR_100_Lines__ES2_PATCH EQU 0
ISR_100_Lines__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_100_Lines__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_100_Lines__INTC_MASK EQU 0x01
ISR_100_Lines__INTC_NUMBER EQU 0
ISR_100_Lines__INTC_PRIOR_NUM EQU 7
ISR_100_Lines__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
ISR_100_Lines__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_100_Lines__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_100_Lines__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; ISR_Altimeter
ISR_Altimeter__ES2_PATCH EQU 0
ISR_Altimeter__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN2
ISR_Altimeter__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD2
ISR_Altimeter__INTC_MASK EQU 0x02
ISR_Altimeter__INTC_NUMBER EQU 17
ISR_Altimeter__INTC_PRIOR_NUM EQU 7
ISR_Altimeter__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR17
ISR_Altimeter__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN2
ISR_Altimeter__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD2
ISR_Altimeter__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x22)

; Hall_To_PSOC
Hall_To_PSOC__0__MASK EQU 0x02
Hall_To_PSOC__0__PC EQU CYREG_PRT4_PC1
Hall_To_PSOC__0__PORT EQU 4
Hall_To_PSOC__0__SHIFT EQU 1
Hall_To_PSOC__AG EQU CYREG_PRT4_AG
Hall_To_PSOC__AMUX EQU CYREG_PRT4_AMUX
Hall_To_PSOC__BIE EQU CYREG_PRT4_BIE
Hall_To_PSOC__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Hall_To_PSOC__BYP EQU CYREG_PRT4_BYP
Hall_To_PSOC__CTL EQU CYREG_PRT4_CTL
Hall_To_PSOC__DM0 EQU CYREG_PRT4_DM0
Hall_To_PSOC__DM1 EQU CYREG_PRT4_DM1
Hall_To_PSOC__DM2 EQU CYREG_PRT4_DM2
Hall_To_PSOC__DR EQU CYREG_PRT4_DR
Hall_To_PSOC__INP_DIS EQU CYREG_PRT4_INP_DIS
Hall_To_PSOC__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Hall_To_PSOC__LCD_EN EQU CYREG_PRT4_LCD_EN
Hall_To_PSOC__MASK EQU 0x02
Hall_To_PSOC__PORT EQU 4
Hall_To_PSOC__PRT EQU CYREG_PRT4_PRT
Hall_To_PSOC__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Hall_To_PSOC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Hall_To_PSOC__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Hall_To_PSOC__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Hall_To_PSOC__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Hall_To_PSOC__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Hall_To_PSOC__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Hall_To_PSOC__PS EQU CYREG_PRT4_PS
Hall_To_PSOC__SHIFT EQU 1
Hall_To_PSOC__SLW EQU CYREG_PRT4_SLW

; ISR_50_Lines
ISR_50_Lines__ES2_PATCH EQU 0
ISR_50_Lines__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_50_Lines__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_50_Lines__INTC_MASK EQU 0x02
ISR_50_Lines__INTC_NUMBER EQU 1
ISR_50_Lines__INTC_PRIOR_NUM EQU 0
ISR_50_Lines__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
ISR_50_Lines__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_50_Lines__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_50_Lines__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; ISR_Elevator
ISR_Elevator__ES2_PATCH EQU 0
ISR_Elevator__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_Elevator__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_Elevator__INTC_MASK EQU 0x04
ISR_Elevator__INTC_NUMBER EQU 2
ISR_Elevator__INTC_PRIOR_NUM EQU 7
ISR_Elevator__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
ISR_Elevator__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_Elevator__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_Elevator__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; ISR_Overflow
ISR_Overflow__ES2_PATCH EQU 0
ISR_Overflow__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_Overflow__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_Overflow__INTC_MASK EQU 0x20
ISR_Overflow__INTC_NUMBER EQU 5
ISR_Overflow__INTC_PRIOR_NUM EQU 7
ISR_Overflow__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR5
ISR_Overflow__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_Overflow__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_Overflow__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0A)

; Pressure_SCL
Pressure_SCL__0__MASK EQU 0x01
Pressure_SCL__0__PC EQU CYREG_PRT5_PC0
Pressure_SCL__0__PORT EQU 5
Pressure_SCL__0__SHIFT EQU 0
Pressure_SCL__AG EQU CYREG_PRT5_AG
Pressure_SCL__AMUX EQU CYREG_PRT5_AMUX
Pressure_SCL__BIE EQU CYREG_PRT5_BIE
Pressure_SCL__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pressure_SCL__BYP EQU CYREG_PRT5_BYP
Pressure_SCL__CTL EQU CYREG_PRT5_CTL
Pressure_SCL__DM0 EQU CYREG_PRT5_DM0
Pressure_SCL__DM1 EQU CYREG_PRT5_DM1
Pressure_SCL__DM2 EQU CYREG_PRT5_DM2
Pressure_SCL__DR EQU CYREG_PRT5_DR
Pressure_SCL__INP_DIS EQU CYREG_PRT5_INP_DIS
Pressure_SCL__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pressure_SCL__LCD_EN EQU CYREG_PRT5_LCD_EN
Pressure_SCL__MASK EQU 0x01
Pressure_SCL__PORT EQU 5
Pressure_SCL__PRT EQU CYREG_PRT5_PRT
Pressure_SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pressure_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pressure_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pressure_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pressure_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pressure_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pressure_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pressure_SCL__PS EQU CYREG_PRT5_PS
Pressure_SCL__SHIFT EQU 0
Pressure_SCL__SLW EQU CYREG_PRT5_SLW

; Pressure_SDA
Pressure_SDA__0__MASK EQU 0x02
Pressure_SDA__0__PC EQU CYREG_PRT5_PC1
Pressure_SDA__0__PORT EQU 5
Pressure_SDA__0__SHIFT EQU 1
Pressure_SDA__AG EQU CYREG_PRT5_AG
Pressure_SDA__AMUX EQU CYREG_PRT5_AMUX
Pressure_SDA__BIE EQU CYREG_PRT5_BIE
Pressure_SDA__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pressure_SDA__BYP EQU CYREG_PRT5_BYP
Pressure_SDA__CTL EQU CYREG_PRT5_CTL
Pressure_SDA__DM0 EQU CYREG_PRT5_DM0
Pressure_SDA__DM1 EQU CYREG_PRT5_DM1
Pressure_SDA__DM2 EQU CYREG_PRT5_DM2
Pressure_SDA__DR EQU CYREG_PRT5_DR
Pressure_SDA__INP_DIS EQU CYREG_PRT5_INP_DIS
Pressure_SDA__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pressure_SDA__LCD_EN EQU CYREG_PRT5_LCD_EN
Pressure_SDA__MASK EQU 0x02
Pressure_SDA__PORT EQU 5
Pressure_SDA__PRT EQU CYREG_PRT5_PRT
Pressure_SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pressure_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pressure_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pressure_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pressure_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pressure_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pressure_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pressure_SDA__PS EQU CYREG_PRT5_PS
Pressure_SDA__SHIFT EQU 1
Pressure_SDA__SLW EQU CYREG_PRT5_SLW

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; Clock_Hall
Clock_Hall__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_Hall__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_Hall__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_Hall__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Hall__INDEX EQU 0x01
Clock_Hall__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Hall__PM_ACT_MSK EQU 0x02
Clock_Hall__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Hall__PM_STBY_MSK EQU 0x02

; Pixy_Input
Pixy_Input__0__MASK EQU 0x40
Pixy_Input__0__PC EQU CYREG_PRT1_PC6
Pixy_Input__0__PORT EQU 1
Pixy_Input__0__SHIFT EQU 6
Pixy_Input__AG EQU CYREG_PRT1_AG
Pixy_Input__AMUX EQU CYREG_PRT1_AMUX
Pixy_Input__BIE EQU CYREG_PRT1_BIE
Pixy_Input__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pixy_Input__BYP EQU CYREG_PRT1_BYP
Pixy_Input__CTL EQU CYREG_PRT1_CTL
Pixy_Input__DM0 EQU CYREG_PRT1_DM0
Pixy_Input__DM1 EQU CYREG_PRT1_DM1
Pixy_Input__DM2 EQU CYREG_PRT1_DM2
Pixy_Input__DR EQU CYREG_PRT1_DR
Pixy_Input__INP_DIS EQU CYREG_PRT1_INP_DIS
Pixy_Input__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pixy_Input__LCD_EN EQU CYREG_PRT1_LCD_EN
Pixy_Input__MASK EQU 0x40
Pixy_Input__PORT EQU 1
Pixy_Input__PRT EQU CYREG_PRT1_PRT
Pixy_Input__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pixy_Input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pixy_Input__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pixy_Input__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pixy_Input__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pixy_Input__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pixy_Input__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pixy_Input__PS EQU CYREG_PRT1_PS
Pixy_Input__SHIFT EQU 6
Pixy_Input__SLW EQU CYREG_PRT1_SLW

; PWM_PWMUDB
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
PWM_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
PWM_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
PWM_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
PWM_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
PWM_PWMUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
PWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x2D
PWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
PWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST

; Wait_Clock
Wait_Clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Wait_Clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Wait_Clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Wait_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Wait_Clock__INDEX EQU 0x03
Wait_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Wait_Clock__PM_ACT_MSK EQU 0x08
Wait_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Wait_Clock__PM_STBY_MSK EQU 0x08

; Input_LED
Input_LED__0__MASK EQU 0x04
Input_LED__0__PC EQU CYREG_PRT6_PC2
Input_LED__0__PORT EQU 6
Input_LED__0__SHIFT EQU 2
Input_LED__AG EQU CYREG_PRT6_AG
Input_LED__AMUX EQU CYREG_PRT6_AMUX
Input_LED__BIE EQU CYREG_PRT6_BIE
Input_LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Input_LED__BYP EQU CYREG_PRT6_BYP
Input_LED__CTL EQU CYREG_PRT6_CTL
Input_LED__DM0 EQU CYREG_PRT6_DM0
Input_LED__DM1 EQU CYREG_PRT6_DM1
Input_LED__DM2 EQU CYREG_PRT6_DM2
Input_LED__DR EQU CYREG_PRT6_DR
Input_LED__INP_DIS EQU CYREG_PRT6_INP_DIS
Input_LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Input_LED__LCD_EN EQU CYREG_PRT6_LCD_EN
Input_LED__MASK EQU 0x04
Input_LED__PORT EQU 6
Input_LED__PRT EQU CYREG_PRT6_PRT
Input_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Input_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Input_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Input_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Input_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Input_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Input_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Input_LED__PS EQU CYREG_PRT6_PS
Input_LED__SHIFT EQU 2
Input_LED__SLW EQU CYREG_PRT6_SLW

; ISR_Hall
ISR_Hall__ES2_PATCH EQU 0
ISR_Hall__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_Hall__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_Hall__INTC_MASK EQU 0x10
ISR_Hall__INTC_NUMBER EQU 4
ISR_Hall__INTC_PRIOR_NUM EQU 7
ISR_Hall__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR4
ISR_Hall__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_Hall__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_Hall__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x08)

; ISR_Pixy
ISR_Pixy__ES2_PATCH EQU 0
ISR_Pixy__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_Pixy__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_Pixy__INTC_MASK EQU 0x40
ISR_Pixy__INTC_NUMBER EQU 6
ISR_Pixy__INTC_PRIOR_NUM EQU 7
ISR_Pixy__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR6
ISR_Pixy__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_Pixy__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_Pixy__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0C)

; ISR_Wait
ISR_Wait__ES2_PATCH EQU 0
ISR_Wait__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
ISR_Wait__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
ISR_Wait__INTC_MASK EQU 0x01
ISR_Wait__INTC_NUMBER EQU 8
ISR_Wait__INTC_PRIOR_NUM EQU 7
ISR_Wait__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR8
ISR_Wait__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
ISR_Wait__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
ISR_Wait__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x10)

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
