--------------- Build Started: 07/13/2017 17:22:43 Project: Lesson13_Challenge, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Chris\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\Chris\Desktop\ECEC 304\Labs\Lesson13_Challenge.cydsn\Lesson13_Challenge.cyprj" -d CY8C4245AXI-483 -s "C:\Users\Chris\Desktop\ECEC 304\Labs\Lesson13_Challenge.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Skipped: 07/13/2017 17:22:50 ---------------
