$date
	Mon Sep 08 14:55:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_jk_ff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$scope module jk1 $end
$var wire 1 & clk $end
$var wire 1 ' j $end
$var wire 1 ( k $end
$var wire 1 ) rst $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1)
0(
0'
0&
1%
0$
0#
0"
0!
$end
#5000
1"
1&
#10000
0"
0&
0%
0)
#15000
1"
1&
#20000
0"
0&
#25000
1"
1&
#30000
0"
0&
1$
1(
#35000
1"
1&
#40000
0"
0&
0$
0(
1#
1'
#45000
1*
1!
1"
1&
#50000
0"
0&
1$
1(
#55000
0*
0!
1"
1&
#60000
0"
0&
#65000
1*
1!
1"
1&
#70000
0"
0&
0#
0'
#75000
0*
0!
1"
1&
#80000
0"
0&
0$
0(
1#
1'
#85000
1*
1!
1"
1&
#90000
0"
0&
#95000
1"
1&
#100000
0"
0&
