# Asynchronous_FIFO
Designed and verified an Asynchronous FIFO in Verilog for reliable high-speed data transfer between independent clock domains
