

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Wed Jun  5 18:41:24 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        benchmark.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.083 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   503001|   503001|  3.521 ms|  3.521 ms|  503002|  503002|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop0_loop1   |   503000|   503000|      1006|          -|          -|   500|        no|
        | + loop2_loop3  |      968|      968|        70|          1|          1|   900|       yes|
        | + loop4        |       30|       30|         2|          1|          1|    30|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 70
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 2
  Pipeline-0 : II = 1, D = 70, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
  Pipeline-1 : II = 1, D = 2, States = { 77 78 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 76 73 
73 --> 74 
74 --> 75 
75 --> 6 
76 --> 77 
77 --> 79 78 
78 --> 77 
79 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 80 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_int, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_int"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C4_int, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C4_int"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_int, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sum_int"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [./dahlia-doitgen.cpp:8]   --->   Operation 88 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i9 0, void, i9 %add_ln8_1, void" [./dahlia-doitgen.cpp:8]   --->   Operation 89 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%r = phi i5 0, void, i5 %select_ln8_1, void" [./dahlia-doitgen.cpp:8]   --->   Operation 90 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%q = phi i5 0, void, i5 %add_ln10, void" [./dahlia-doitgen.cpp:10]   --->   Operation 91 'phi' 'q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.92ns)   --->   "%add_ln8_1 = add i9 %indvar_flatten8, i9 1" [./dahlia-doitgen.cpp:8]   --->   Operation 92 'add' 'add_ln8_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln8 = icmp_eq  i9 %indvar_flatten8, i9 500" [./dahlia-doitgen.cpp:8]   --->   Operation 93 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split8, void" [./dahlia-doitgen.cpp:8]   --->   Operation 94 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.87ns)   --->   "%add_ln8 = add i5 %r, i5 1" [./dahlia-doitgen.cpp:8]   --->   Operation 95 'add' 'add_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.87ns)   --->   "%icmp_ln10 = icmp_eq  i5 %q, i5 20" [./dahlia-doitgen.cpp:10]   --->   Operation 96 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.48ns)   --->   "%select_ln8 = select i1 %icmp_ln10, i5 0, i5 %q" [./dahlia-doitgen.cpp:8]   --->   Operation 97 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.48ns)   --->   "%select_ln8_1 = select i1 %icmp_ln10, i5 %add_ln8, i5 %r" [./dahlia-doitgen.cpp:8]   --->   Operation 98 'select' 'select_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i5 %select_ln8_1" [./dahlia-doitgen.cpp:8]   --->   Operation 99 'zext' 'zext_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 100 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln8 = mul i16 %zext_ln8, i16 2400" [./dahlia-doitgen.cpp:8]   --->   Operation 100 'mul' 'mul_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [./dahlia-doitgen.cpp:32]   --->   Operation 101 'ret' 'ret_ln32' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 102 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln8 = mul i16 %zext_ln8, i16 2400" [./dahlia-doitgen.cpp:8]   --->   Operation 102 'mul' 'mul_ln8' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 103 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln8 = mul i16 %zext_ln8, i16 2400" [./dahlia-doitgen.cpp:8]   --->   Operation 103 'mul' 'mul_ln8' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.11>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop0_loop1_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500"   --->   Operation 105 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln8_1, i4 0" [./dahlia-doitgen.cpp:28]   --->   Operation 106 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i9 %tmp" [./dahlia-doitgen.cpp:28]   --->   Operation 107 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln8_1, i2 0" [./dahlia-doitgen.cpp:28]   --->   Operation 108 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i7 %tmp_1" [./dahlia-doitgen.cpp:28]   --->   Operation 109 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i10 %zext_ln28, i10 %zext_ln28_1" [./dahlia-doitgen.cpp:28]   --->   Operation 110 'add' 'add_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 111 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln8 = mul i16 %zext_ln8, i16 2400" [./dahlia-doitgen.cpp:8]   --->   Operation 111 'mul' 'mul_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %select_ln8" [./dahlia-doitgen.cpp:28]   --->   Operation 112 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%add_ln28_1 = add i10 %add_ln28, i10 %zext_ln28_2" [./dahlia-doitgen.cpp:28]   --->   Operation 113 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i10 %add_ln28_1" [./dahlia-doitgen.cpp:28]   --->   Operation 114 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln28, i5 0" [./dahlia-doitgen.cpp:28]   --->   Operation 115 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln28_1, i1 0" [./dahlia-doitgen.cpp:28]   --->   Operation 116 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i11 %tmp_2" [./dahlia-doitgen.cpp:28]   --->   Operation 117 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.98ns)   --->   "%sub_ln28 = sub i14 %p_shl_cast, i14 %zext_ln28_3" [./dahlia-doitgen.cpp:28]   --->   Operation 118 'sub' 'sub_ln28' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./dahlia-doitgen.cpp:10]   --->   Operation 119 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln215_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %select_ln8, i7 0"   --->   Operation 120 'bitconcatenate' 'shl_ln215_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %shl_ln215_1"   --->   Operation 121 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln215_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln8, i3 0"   --->   Operation 122 'bitconcatenate' 'shl_ln215_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %shl_ln215_2"   --->   Operation 123 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.96ns)   --->   "%sub_ln215 = sub i13 %zext_ln215, i13 %zext_ln215_1"   --->   Operation 124 'sub' 'sub_ln215' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i13 %sub_ln215" [./dahlia-doitgen.cpp:12]   --->   Operation 125 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.48ns)   --->   "%br_ln12 = br void" [./dahlia-doitgen.cpp:12]   --->   Operation 126 'br' 'br_ln12' <Predicate = true> <Delay = 0.48>

State 6 <SV = 5> <Delay = 3.11>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void %.split8, i10 %add_ln12_1, void %ifFalse" [./dahlia-doitgen.cpp:12]   --->   Operation 127 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%s = phi i5 0, void %.split8, i5 %add_ln16, void %ifFalse" [./dahlia-doitgen.cpp:16]   --->   Operation 128 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.93ns)   --->   "%add_ln12_1 = add i10 %indvar_flatten, i10 1" [./dahlia-doitgen.cpp:12]   --->   Operation 129 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.85ns)   --->   "%icmp_ln12 = icmp_eq  i10 %indvar_flatten, i10 900" [./dahlia-doitgen.cpp:12]   --->   Operation 130 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split2, void %.preheader.preheader" [./dahlia-doitgen.cpp:12]   --->   Operation 131 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.87ns)   --->   "%icmp_ln16 = icmp_eq  i5 %s, i5 30" [./dahlia-doitgen.cpp:16]   --->   Operation 132 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln12)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.48ns)   --->   "%select_ln12 = select i1 %icmp_ln16, i5 0, i5 %s" [./dahlia-doitgen.cpp:12]   --->   Operation 133 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.87ns)   --->   "%add_ln16 = add i5 %select_ln12, i5 1" [./dahlia-doitgen.cpp:16]   --->   Operation 134 'add' 'add_ln16' <Predicate = (!icmp_ln12)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.87ns)   --->   "%icmp_ln16_1 = icmp_eq  i5 %add_ln16, i5 30" [./dahlia-doitgen.cpp:16]   --->   Operation 135 'icmp' 'icmp_ln16_1' <Predicate = (!icmp_ln12)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %ifFalse, void %ifTrue" [./dahlia-doitgen.cpp:16]   --->   Operation 136 'br' 'br_ln16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.83>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln12, i2 0"   --->   Operation 138 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i7 %shl_ln"   --->   Operation 139 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (1.01ns)   --->   "%add_ln215 = add i16 %mul_ln8, i16 %zext_ln215_2"   --->   Operation 140 'add' 'add_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i16 %add_ln215"   --->   Operation 141 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.01ns)   --->   "%add_ln215_1 = add i17 %zext_ln215_3, i17 %sext_ln12"   --->   Operation 142 'add' 'add_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %add_ln215_1, i32 2, i32 16"   --->   Operation 143 'partselect' 'trunc_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i15 %trunc_ln215_1"   --->   Operation 144 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 145 [66/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 145 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.80>
ST_8 : Operation 146 [65/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 146 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.62>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i17 %add_ln215_1"   --->   Operation 147 'sext' 'sext_ln215' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i64 %sext_ln215"   --->   Operation 148 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 149 [2/2] (4.62ns)   --->   "%mul_ln215 = mul i129 %zext_ln215_4, i129 31482443219130968092"   --->   Operation 149 'mul' 'mul_ln215' <Predicate = (!icmp_ln12)> <Delay = 4.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [2/2] (4.62ns)   --->   "%mul_ln215_1 = mul i129 %zext_ln215_4, i129 19676527011956855058"   --->   Operation 150 'mul' 'mul_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 4.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [64/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 151 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.62>
ST_10 : Operation 152 [1/2] (4.62ns)   --->   "%mul_ln215 = mul i129 %zext_ln215_4, i129 31482443219130968092"   --->   Operation 152 'mul' 'mul_ln215' <Predicate = (!icmp_ln12)> <Delay = 4.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i53 @_ssdm_op_PartSelect.i53.i129.i32.i32, i129 %mul_ln215, i32 76, i32 128"   --->   Operation 153 'partselect' 'tmp_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_10 : Operation 154 [1/2] (4.62ns)   --->   "%mul_ln215_1 = mul i129 %zext_ln215_4, i129 19676527011956855058"   --->   Operation 154 'mul' 'mul_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 4.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i129.i32.i32, i129 %mul_ln215_1, i32 71, i32 128"   --->   Operation 155 'partselect' 'trunc_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_10 : Operation 156 [63/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 156 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.80>
ST_11 : Operation 157 [62/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 157 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [62/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 158 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.80>
ST_12 : Operation 159 [61/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 159 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [61/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 160 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.80>
ST_13 : Operation 161 [60/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 161 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [60/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 162 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.80>
ST_14 : Operation 163 [59/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 163 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [59/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 164 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.80>
ST_15 : Operation 165 [58/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 165 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [58/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 166 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.80>
ST_16 : Operation 167 [57/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 167 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [57/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 168 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.80>
ST_17 : Operation 169 [56/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 169 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [56/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 170 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.80>
ST_18 : Operation 171 [55/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 171 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [55/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 172 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.80>
ST_19 : Operation 173 [54/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 173 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [54/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 174 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.80>
ST_20 : Operation 175 [53/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 175 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [53/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 176 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.80>
ST_21 : Operation 177 [52/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 177 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 178 [52/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 178 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.80>
ST_22 : Operation 179 [51/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 179 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [51/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 180 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.80>
ST_23 : Operation 181 [50/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 181 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 182 [50/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 182 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.80>
ST_24 : Operation 183 [49/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 183 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [49/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 184 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.80>
ST_25 : Operation 185 [48/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 185 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [48/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 186 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.80>
ST_26 : Operation 187 [47/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 187 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 188 [47/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 188 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.80>
ST_27 : Operation 189 [46/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 189 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 190 [46/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 190 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.80>
ST_28 : Operation 191 [45/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 191 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [45/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 192 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.80>
ST_29 : Operation 193 [44/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 193 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [44/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 194 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.80>
ST_30 : Operation 195 [43/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 195 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 196 [43/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 196 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.80>
ST_31 : Operation 197 [42/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 197 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 198 [42/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 198 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.80>
ST_32 : Operation 199 [41/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 199 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [41/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 200 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.80>
ST_33 : Operation 201 [40/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 201 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 202 [40/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 202 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.80>
ST_34 : Operation 203 [39/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 203 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 204 [39/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 204 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.80>
ST_35 : Operation 205 [38/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 205 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 206 [38/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 206 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.80>
ST_36 : Operation 207 [37/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 207 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 208 [37/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 208 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.80>
ST_37 : Operation 209 [36/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 209 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 210 [36/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 210 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.80>
ST_38 : Operation 211 [35/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 211 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 212 [35/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 212 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.80>
ST_39 : Operation 213 [34/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 213 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 214 [34/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 214 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.80>
ST_40 : Operation 215 [33/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 215 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 216 [33/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 216 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.80>
ST_41 : Operation 217 [32/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 217 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 218 [32/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 218 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.80>
ST_42 : Operation 219 [31/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 219 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 220 [31/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 220 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.80>
ST_43 : Operation 221 [30/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 221 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 222 [30/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 222 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.80>
ST_44 : Operation 223 [29/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 223 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 224 [29/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 224 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.80>
ST_45 : Operation 225 [28/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 225 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 226 [28/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 226 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.80>
ST_46 : Operation 227 [27/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 227 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 228 [27/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 228 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.80>
ST_47 : Operation 229 [26/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 229 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 230 [26/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 230 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.80>
ST_48 : Operation 231 [25/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 231 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 232 [25/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 232 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.80>
ST_49 : Operation 233 [24/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 233 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 234 [24/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 234 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.80>
ST_50 : Operation 235 [23/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 235 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 236 [23/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 236 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.80>
ST_51 : Operation 237 [22/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 237 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 238 [22/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 238 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.80>
ST_52 : Operation 239 [21/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 239 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 240 [21/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 240 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.80>
ST_53 : Operation 241 [20/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 241 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 242 [20/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 242 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.80>
ST_54 : Operation 243 [19/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 243 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 244 [19/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 244 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.80>
ST_55 : Operation 245 [18/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 245 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 246 [18/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 246 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.80>
ST_56 : Operation 247 [17/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 247 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 248 [17/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 248 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.80>
ST_57 : Operation 249 [16/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 249 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 250 [16/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 250 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.80>
ST_58 : Operation 251 [15/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 251 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 252 [15/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 252 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.80>
ST_59 : Operation 253 [14/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 253 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 254 [14/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 254 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.80>
ST_60 : Operation 255 [13/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 255 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 256 [13/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 256 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.80>
ST_61 : Operation 257 [12/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 257 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 258 [12/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 258 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.80>
ST_62 : Operation 259 [11/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 259 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 260 [11/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 260 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.80>
ST_63 : Operation 261 [10/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 261 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 262 [10/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 262 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.80>
ST_64 : Operation 263 [9/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 263 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 264 [9/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 264 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.80>
ST_65 : Operation 265 [8/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 265 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 266 [8/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 266 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.80>
ST_66 : Operation 267 [7/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 267 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 268 [7/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 268 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.80>
ST_67 : Operation 269 [6/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 269 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 270 [6/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 270 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.80>
ST_68 : Operation 271 [5/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 271 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 272 [5/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 272 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.33>
ST_69 : Operation 273 [1/1] (0.00ns)   --->   "%p = phi i5 0, void %.split8, i5 %select_ln12_2, void %ifFalse" [./dahlia-doitgen.cpp:12]   --->   Operation 273 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 274 [1/1] (0.87ns)   --->   "%add_ln12 = add i5 %p, i5 1" [./dahlia-doitgen.cpp:12]   --->   Operation 274 'add' 'add_ln12' <Predicate = (!icmp_ln12 & icmp_ln16)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 275 [1/1] (0.48ns)   --->   "%select_ln12_2 = select i1 %icmp_ln16, i5 %add_ln12, i5 %p" [./dahlia-doitgen.cpp:12]   --->   Operation 275 'select' 'select_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln16_mid2_v = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln12_2, i2 0" [./dahlia-doitgen.cpp:12]   --->   Operation 276 'bitconcatenate' 'zext_ln16_mid2_v' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_69 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i7 %zext_ln16_mid2_v" [./dahlia-doitgen.cpp:12]   --->   Operation 277 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_69 : Operation 278 [4/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 278 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 279 [4/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 279 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln215_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %select_ln12, i7 0"   --->   Operation 280 'bitconcatenate' 'shl_ln215_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_69 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i12 %shl_ln215_4"   --->   Operation 281 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_69 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln215_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln12, i3 0"   --->   Operation 282 'bitconcatenate' 'shl_ln215_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_69 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %shl_ln215_5"   --->   Operation 283 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_69 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln215_1 = sub i13 %zext_ln215_6, i13 %zext_ln215_7"   --->   Operation 284 'sub' 'sub_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_69 : Operation 285 [1/1] (0.97ns) (root node of TernaryAdder)   --->   "%add_ln215_2 = add i13 %sub_ln215_1, i13 %zext_ln12_1"   --->   Operation 285 'add' 'add_ln215_2' <Predicate = (!icmp_ln12)> <Delay = 0.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 70 <SV = 69> <Delay = 4.62>
ST_70 : Operation 286 [3/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 286 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 287 [3/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 287 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i13 %add_ln215_2"   --->   Operation 288 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_70 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i64 %sext_ln215_2"   --->   Operation 289 'zext' 'zext_ln215_12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_70 : Operation 290 [2/2] (4.62ns)   --->   "%mul_ln215_2 = mul i129 %zext_ln215_12, i129 19676527011956855058"   --->   Operation 290 'mul' 'mul_ln215_2' <Predicate = (!icmp_ln12)> <Delay = 4.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.62>
ST_71 : Operation 291 [2/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 291 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 292 [2/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 292 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 293 [1/2] (4.62ns)   --->   "%mul_ln215_2 = mul i129 %zext_ln215_12, i129 19676527011956855058"   --->   Operation 293 'mul' 'mul_ln215_2' <Predicate = (!icmp_ln12)> <Delay = 4.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i5 @_ssdm_op_PartSelect.i5.i129.i32.i32, i129 %mul_ln215_2, i32 71, i32 75"   --->   Operation 294 'partselect' 'tmp_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_71 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i9 @_ssdm_op_PartSelect.i9.i129.i32.i32, i129 %mul_ln215_2, i32 71, i32 79"   --->   Operation 295 'partselect' 'tmp_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 5.05>
ST_72 : Operation 296 [1/1] (0.00ns)   --->   "%empty = phi i32 0, void %.split8, i32 %add_ln691, void %ifFalse"   --->   Operation 296 'phi' 'empty' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_72 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i5 %select_ln12_2" [./dahlia-doitgen.cpp:12]   --->   Operation 297 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i53.i4, i53 %tmp_3, i4 0"   --->   Operation 298 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i57 %tmp_4"   --->   Operation 299 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i53.i2, i53 %tmp_3, i2 0"   --->   Operation 300 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i55 %tmp_5"   --->   Operation 301 'zext' 'zext_ln215_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_3 = add i63 %zext_ln215_5, i63 %zext_ln215_8"   --->   Operation 302 'add' 'add_ln215_3' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 303 [1/62] (1.78ns)   --->   "%urem_ln215 = urem i58 %trunc_ln, i58 20"   --->   Operation 303 'urem' 'urem_ln215' <Predicate = (!icmp_ln12)> <Delay = 1.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i58 %urem_ln215"   --->   Operation 304 'zext' 'zext_ln215_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 305 [1/1] (0.98ns) (root node of TernaryAdder)   --->   "%add_ln215_4 = add i63 %add_ln215_3, i63 %zext_ln215_9"   --->   Operation 305 'add' 'add_ln215_4' <Predicate = (!icmp_ln12)> <Delay = 0.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i63 %add_ln215_4"   --->   Operation 306 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 307 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln215, i5 0"   --->   Operation 307 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln215_2 = trunc i63 %add_ln215_4"   --->   Operation 308 'trunc' 'trunc_ln215_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 309 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %trunc_ln215_2, i1 0"   --->   Operation 309 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln215_2 = sub i14 %p_shl6_cast, i14 %p_shl7_cast"   --->   Operation 310 'sub' 'sub_ln215_2' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 311 [1/66] (1.80ns)   --->   "%urem_ln215_1 = urem i62 %sext_ln215_1, i62 30"   --->   Operation 311 'urem' 'urem_ln215_1' <Predicate = (!icmp_ln12)> <Delay = 1.80> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 65> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln215_3 = trunc i5 %urem_ln215_1"   --->   Operation 312 'trunc' 'trunc_ln215_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i5 %trunc_ln215_3"   --->   Operation 313 'zext' 'zext_ln215_10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 314 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%add_ln215_5 = add i14 %sub_ln215_2, i14 %zext_ln215_10"   --->   Operation 314 'add' 'add_ln215_5' <Predicate = (!icmp_ln12)> <Delay = 0.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i14 %add_ln215_5"   --->   Operation 315 'zext' 'zext_ln215_11' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 316 [1/1] (0.00ns)   --->   "%A_int_addr_1 = getelementptr i32 %A_int, i64 0, i64 %zext_ln215_11"   --->   Operation 316 'getelementptr' 'A_int_addr_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 317 [2/2] (1.35ns)   --->   "%A_int_load = load i14 %A_int_addr_1"   --->   Operation 317 'load' 'A_int_load' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15000> <RAM>
ST_72 : Operation 318 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_6, i5 0"   --->   Operation 318 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 319 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_7, i1 0"   --->   Operation 319 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln215_3 = sub i10 %p_shl4_cast, i10 %p_shl5_cast"   --->   Operation 320 'sub' 'sub_ln215_3' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 321 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%add_ln215_6 = add i10 %sub_ln215_3, i10 %zext_ln12_2"   --->   Operation 321 'add' 'add_ln215_6' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i10 %add_ln215_6"   --->   Operation 322 'zext' 'zext_ln215_13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 323 [1/1] (0.00ns)   --->   "%C4_int_addr = getelementptr i32 %C4_int, i64 0, i64 %zext_ln215_13"   --->   Operation 323 'getelementptr' 'C4_int_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_72 : Operation 324 [2/2] (1.35ns)   --->   "%C4_int_load = load i10 %C4_int_addr"   --->   Operation 324 'load' 'C4_int_load' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 73 <SV = 72> <Delay = 1.35>
ST_73 : Operation 325 [1/2] (1.35ns)   --->   "%A_int_load = load i14 %A_int_addr_1"   --->   Operation 325 'load' 'A_int_load' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15000> <RAM>
ST_73 : Operation 326 [1/2] (1.35ns)   --->   "%C4_int_load = load i10 %C4_int_addr"   --->   Operation 326 'load' 'C4_int_load' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 74 <SV = 73> <Delay = 5.08>
ST_74 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln691)   --->   "%select_ln12_1 = select i1 %icmp_ln16, i32 0, i32 %empty" [./dahlia-doitgen.cpp:12]   --->   Operation 327 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 328 [1/1] (3.88ns)   --->   "%v = mul i32 %C4_int_load, i32 %A_int_load"   --->   Operation 328 'mul' 'v' <Predicate = (!icmp_ln12)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 329 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln691 = add i32 %v, i32 %select_ln12_1"   --->   Operation 329 'add' 'add_ln691' <Predicate = (!icmp_ln12)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 0.79>
ST_75 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop2_loop3_str"   --->   Operation 330 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_75 : Operation 331 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900"   --->   Operation 331 'speclooptripcount' 'empty_13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_75 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %select_ln12_2" [./dahlia-doitgen.cpp:12]   --->   Operation 332 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_75 : Operation 333 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [./dahlia-doitgen.cpp:16]   --->   Operation 333 'specpipeline' 'specpipeline_ln16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_75 : Operation 334 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./dahlia-doitgen.cpp:16]   --->   Operation 334 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_75 : Operation 335 [1/1] (0.00ns)   --->   "%sum_int_addr = getelementptr i32 %sum_int, i64 0, i64 %zext_ln12" [./dahlia-doitgen.cpp:14]   --->   Operation 335 'getelementptr' 'sum_int_addr' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_75 : Operation 336 [1/1] (0.79ns)   --->   "%store_ln691 = store i32 %add_ln691, i5 %sum_int_addr"   --->   Operation 336 'store' 'store_ln691' <Predicate = (icmp_ln16_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_75 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 337 'br' 'br_ln0' <Predicate = (icmp_ln16_1)> <Delay = 0.00>

State 76 <SV = 72> <Delay = 0.48>
ST_76 : Operation 338 [1/1] (0.48ns)   --->   "%br_ln25 = br void %.preheader" [./dahlia-doitgen.cpp:25]   --->   Operation 338 'br' 'br_ln25' <Predicate = true> <Delay = 0.48>

State 77 <SV = 73> <Delay = 0.87>
ST_77 : Operation 339 [1/1] (0.00ns)   --->   "%p_1 = phi i5 %add_ln25, void %.split4, i5 0, void %.preheader.preheader" [./dahlia-doitgen.cpp:25]   --->   Operation 339 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 340 [1/1] (0.87ns)   --->   "%add_ln25 = add i5 %p_1, i5 1" [./dahlia-doitgen.cpp:25]   --->   Operation 340 'add' 'add_ln25' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 341 [1/1] (0.87ns)   --->   "%icmp_ln25 = icmp_eq  i5 %p_1, i5 30" [./dahlia-doitgen.cpp:25]   --->   Operation 341 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 342 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 342 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split4, void" [./dahlia-doitgen.cpp:25]   --->   Operation 343 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %p_1" [./dahlia-doitgen.cpp:25]   --->   Operation 344 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_77 : Operation 345 [1/1] (0.00ns)   --->   "%sum_int_addr_1 = getelementptr i32 %sum_int, i64 0, i64 %zext_ln25" [./dahlia-doitgen.cpp:28]   --->   Operation 345 'getelementptr' 'sum_int_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_77 : Operation 346 [2/2] (0.79ns)   --->   "%sum_int_load = load i5 %sum_int_addr_1" [./dahlia-doitgen.cpp:28]   --->   Operation 346 'load' 'sum_int_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 78 <SV = 74> <Delay = 2.34>
ST_78 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i5 %p_1" [./dahlia-doitgen.cpp:28]   --->   Operation 347 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_78 : Operation 348 [1/1] (0.98ns)   --->   "%add_ln28_2 = add i14 %sub_ln28, i14 %zext_ln28_4" [./dahlia-doitgen.cpp:28]   --->   Operation 348 'add' 'add_ln28_2' <Predicate = (!icmp_ln25)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i14 %add_ln28_2" [./dahlia-doitgen.cpp:28]   --->   Operation 349 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_78 : Operation 350 [1/1] (0.00ns)   --->   "%A_int_addr = getelementptr i32 %A_int, i64 0, i64 %zext_ln28_5" [./dahlia-doitgen.cpp:28]   --->   Operation 350 'getelementptr' 'A_int_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_78 : Operation 351 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [./dahlia-doitgen.cpp:25]   --->   Operation 351 'specpipeline' 'specpipeline_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_78 : Operation 352 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./dahlia-doitgen.cpp:25]   --->   Operation 352 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_78 : Operation 353 [1/2] (0.79ns)   --->   "%sum_int_load = load i5 %sum_int_addr_1" [./dahlia-doitgen.cpp:28]   --->   Operation 353 'load' 'sum_int_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_78 : Operation 354 [1/1] (1.35ns)   --->   "%store_ln28 = store i32 %sum_int_load, i14 %A_int_addr" [./dahlia-doitgen.cpp:28]   --->   Operation 354 'store' 'store_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15000> <RAM>
ST_78 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 79 <SV = 74> <Delay = 0.87>
ST_79 : Operation 356 [1/1] (0.87ns)   --->   "%add_ln10 = add i5 %select_ln8, i5 1" [./dahlia-doitgen.cpp:10]   --->   Operation 356 'add' 'add_ln10' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 357 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten8', ./dahlia-doitgen.cpp:8) with incoming values : ('add_ln8_1', ./dahlia-doitgen.cpp:8) [14]  (0.489 ns)

 <State 2>: 2.06ns
The critical path consists of the following:
	'phi' operation ('r', ./dahlia-doitgen.cpp:8) with incoming values : ('select_ln8_1', ./dahlia-doitgen.cpp:8) [15]  (0 ns)
	'add' operation ('add_ln8', ./dahlia-doitgen.cpp:8) [21]  (0.878 ns)
	'select' operation ('select_ln8_1', ./dahlia-doitgen.cpp:8) [26]  (0.48 ns)
	'mul' operation of DSP[33] ('mul_ln8', ./dahlia-doitgen.cpp:8) [33]  (0.698 ns)

 <State 3>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('mul_ln8', ./dahlia-doitgen.cpp:8) [33]  (0.698 ns)

 <State 4>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('mul_ln8', ./dahlia-doitgen.cpp:8) [33]  (0.698 ns)

 <State 5>: 2.11ns
The critical path consists of the following:
	'add' operation ('add_ln28', ./dahlia-doitgen.cpp:28) [31]  (0 ns)
	'add' operation ('add_ln28_1', ./dahlia-doitgen.cpp:28) [35]  (1.12 ns)
	'sub' operation ('sub_ln28', ./dahlia-doitgen.cpp:28) [40]  (0.989 ns)

 <State 6>: 3.11ns
The critical path consists of the following:
	'phi' operation ('s', ./dahlia-doitgen.cpp:16) with incoming values : ('add_ln16', ./dahlia-doitgen.cpp:16) [52]  (0 ns)
	'icmp' operation ('icmp_ln16', ./dahlia-doitgen.cpp:16) [61]  (0.877 ns)
	'select' operation ('select_ln12', ./dahlia-doitgen.cpp:12) [62]  (0.48 ns)
	'add' operation ('add_ln16', ./dahlia-doitgen.cpp:16) [124]  (0.878 ns)
	'icmp' operation ('icmp_ln16_1', ./dahlia-doitgen.cpp:16) [125]  (0.877 ns)

 <State 7>: 3.84ns
The critical path consists of the following:
	'add' operation ('add_ln215') [73]  (1.02 ns)
	'add' operation ('add_ln215_1') [75]  (1.02 ns)
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 8>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 9>: 4.63ns
The critical path consists of the following:
	'mul' operation ('mul_ln215') [78]  (4.63 ns)

 <State 10>: 4.63ns
The critical path consists of the following:
	'mul' operation ('mul_ln215') [78]  (4.63 ns)

 <State 11>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 12>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 13>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 14>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 15>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 16>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 17>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 18>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 19>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 20>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 21>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 22>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 23>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 24>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 25>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 26>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 27>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 28>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 29>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 30>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 31>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 32>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 33>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 34>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 35>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 36>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 37>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 38>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 39>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 40>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 41>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 42>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 43>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 44>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 45>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 46>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 47>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 48>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 49>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 50>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 51>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 52>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 53>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 54>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 55>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 56>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 57>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 58>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 59>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 60>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 61>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 62>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 63>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 64>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 65>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 66>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 67>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 68>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln215_1') [97]  (1.81 ns)

 <State 69>: 2.33ns
The critical path consists of the following:
	'phi' operation ('p', ./dahlia-doitgen.cpp:12) with incoming values : ('select_ln12_2', ./dahlia-doitgen.cpp:12) [51]  (0 ns)
	'add' operation ('add_ln12', ./dahlia-doitgen.cpp:12) [58]  (0.878 ns)
	'select' operation ('select_ln12_2', ./dahlia-doitgen.cpp:12) [64]  (0.48 ns)
	'add' operation ('add_ln215_2') [109]  (0.976 ns)

 <State 70>: 4.63ns
The critical path consists of the following:
	'mul' operation ('mul_ln215_2') [112]  (4.63 ns)

 <State 71>: 4.63ns
The critical path consists of the following:
	'mul' operation ('mul_ln215_2') [112]  (4.63 ns)

 <State 72>: 5.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln215') [87]  (1.79 ns)
	'add' operation ('add_ln215_4') [89]  (0.983 ns)
	'sub' operation ('sub_ln215_2') [94]  (0 ns)
	'add' operation ('add_ln215_5') [100]  (0.927 ns)
	'getelementptr' operation ('A_int_addr_1') [102]  (0 ns)
	'load' operation ('A_int_load') on array 'A_int' [103]  (1.35 ns)

 <State 73>: 1.35ns
The critical path consists of the following:
	'load' operation ('A_int_load') on array 'A_int' [103]  (1.35 ns)

 <State 74>: 5.08ns
The critical path consists of the following:
	'mul' operation ('v') [122]  (3.88 ns)
	'add' operation ('add_ln691') [123]  (1.2 ns)

 <State 75>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('sum_int_addr', ./dahlia-doitgen.cpp:14) [128]  (0 ns)
	'store' operation ('store_ln691') of variable 'add_ln691' on array 'sum_int' [129]  (0.79 ns)

 <State 76>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p', ./dahlia-doitgen.cpp:25) with incoming values : ('add_ln25', ./dahlia-doitgen.cpp:25) [136]  (0.489 ns)

 <State 77>: 0.878ns
The critical path consists of the following:
	'phi' operation ('p', ./dahlia-doitgen.cpp:25) with incoming values : ('add_ln25', ./dahlia-doitgen.cpp:25) [136]  (0 ns)
	'add' operation ('add_ln25', ./dahlia-doitgen.cpp:25) [137]  (0.878 ns)

 <State 78>: 2.34ns
The critical path consists of the following:
	'add' operation ('add_ln28_2', ./dahlia-doitgen.cpp:28) [144]  (0.989 ns)
	'getelementptr' operation ('A_int_addr', ./dahlia-doitgen.cpp:28) [146]  (0 ns)
	'store' operation ('store_ln28', ./dahlia-doitgen.cpp:28) of variable 'sum_int_load', ./dahlia-doitgen.cpp:28 on array 'A_int' [151]  (1.35 ns)

 <State 79>: 0.878ns
The critical path consists of the following:
	'add' operation ('add_ln10', ./dahlia-doitgen.cpp:10) [154]  (0.878 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
