/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axis_clock_converter_v1_1_18
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axis_clock_converter_v1_1_18 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axis_clock_converter_v1_1_18
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axis_clock_converter_v1_1_18 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axis_clock_converter_v1_1_18/.cxl.verilog.axis_clock_converter_v1_1_18.axis_clock_converter_v1_1_18.lin64.cmf
