
Chapter-3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003678  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08003784  08003784  00013784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037c0  080037c0  00020054  2**0
                  CONTENTS
  4 .ARM          00000000  080037c0  080037c0  00020054  2**0
                  CONTENTS
  5 .preinit_array 00000000  080037c0  080037c0  00020054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037c0  080037c0  000137c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080037c4  080037c4  000137c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  080037c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000054  0800381c  00020054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  0800381c  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 12 .debug_info   000099a2  00000000  00000000  0002007d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019f9  00000000  00000000  00029a1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a30  00000000  00000000  0002b418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00016942  00000000  00000000  0002be48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000b254  00000000  00000000  0004278a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00082699  00000000  00000000  0004d9de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000d0077  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000930  00000000  00000000  000d00d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000285c  00000000  00000000  000d0a00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000054 	.word	0x20000054
 8000128:	00000000 	.word	0x00000000
 800012c:	0800376c 	.word	0x0800376c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000058 	.word	0x20000058
 8000148:	0800376c 	.word	0x0800376c

0800014c <move_to_MODE1>:
enum ButtonState{BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND};
enum ButtonState button1State = BUTTON_RELEASED;
enum ButtonState button2State = BUTTON_RELEASED;
enum ButtonState button3State = BUTTON_RELEASED;

void move_to_MODE1(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch (button1State) {
 8000150:	4b27      	ldr	r3, [pc, #156]	; (80001f0 <move_to_MODE1+0xa4>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	2b02      	cmp	r3, #2
 8000156:	d038      	beq.n	80001ca <move_to_MODE1+0x7e>
 8000158:	2b02      	cmp	r3, #2
 800015a:	dc40      	bgt.n	80001de <move_to_MODE1+0x92>
 800015c:	2b00      	cmp	r3, #0
 800015e:	d002      	beq.n	8000166 <move_to_MODE1+0x1a>
 8000160:	2b01      	cmp	r3, #1
 8000162:	d01e      	beq.n	80001a2 <move_to_MODE1+0x56>
			button1State = BUTTON_RELEASED;
			//TODO
		}
		break;
	default:
		break;
 8000164:	e03b      	b.n	80001de <move_to_MODE1+0x92>
		if (is_button_pressed(0))
 8000166:	2000      	movs	r0, #0
 8000168:	f001 fa52 	bl	8001610 <is_button_pressed>
 800016c:	4603      	mov	r3, r0
 800016e:	2b00      	cmp	r3, #0
 8000170:	d037      	beq.n	80001e2 <move_to_MODE1+0x96>
			prev_state  = state;
 8000172:	4b20      	ldr	r3, [pc, #128]	; (80001f4 <move_to_MODE1+0xa8>)
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	4a20      	ldr	r2, [pc, #128]	; (80001f8 <move_to_MODE1+0xac>)
 8000178:	6013      	str	r3, [r2, #0]
			prev_status = state;
 800017a:	4b1e      	ldr	r3, [pc, #120]	; (80001f4 <move_to_MODE1+0xa8>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	4a1f      	ldr	r2, [pc, #124]	; (80001fc <move_to_MODE1+0xb0>)
 8000180:	6013      	str	r3, [r2, #0]
			state = MODE1;
 8000182:	4b1c      	ldr	r3, [pc, #112]	; (80001f4 <move_to_MODE1+0xa8>)
 8000184:	220a      	movs	r2, #10
 8000186:	601a      	str	r2, [r3, #0]
			mode = 1;
 8000188:	4b1d      	ldr	r3, [pc, #116]	; (8000200 <move_to_MODE1+0xb4>)
 800018a:	2201      	movs	r2, #1
 800018c:	601a      	str	r2, [r3, #0]
			setTimer(3, timeOut);
 800018e:	4b1d      	ldr	r3, [pc, #116]	; (8000204 <move_to_MODE1+0xb8>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	4619      	mov	r1, r3
 8000194:	2003      	movs	r0, #3
 8000196:	f001 ff59 	bl	800204c <setTimer>
			button1State = BUTTON_PRESSED;
 800019a:	4b15      	ldr	r3, [pc, #84]	; (80001f0 <move_to_MODE1+0xa4>)
 800019c:	2201      	movs	r2, #1
 800019e:	701a      	strb	r2, [r3, #0]
		break;
 80001a0:	e01f      	b.n	80001e2 <move_to_MODE1+0x96>
		if (!is_button_pressed(0))
 80001a2:	2000      	movs	r0, #0
 80001a4:	f001 fa34 	bl	8001610 <is_button_pressed>
 80001a8:	4603      	mov	r3, r0
 80001aa:	2b00      	cmp	r3, #0
 80001ac:	d103      	bne.n	80001b6 <move_to_MODE1+0x6a>
			button1State = BUTTON_RELEASED;
 80001ae:	4b10      	ldr	r3, [pc, #64]	; (80001f0 <move_to_MODE1+0xa4>)
 80001b0:	2200      	movs	r2, #0
 80001b2:	701a      	strb	r2, [r3, #0]
		break;
 80001b4:	e017      	b.n	80001e6 <move_to_MODE1+0x9a>
			if (is_button_pressed_1s(0))
 80001b6:	2000      	movs	r0, #0
 80001b8:	f001 fa44 	bl	8001644 <is_button_pressed_1s>
 80001bc:	4603      	mov	r3, r0
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d011      	beq.n	80001e6 <move_to_MODE1+0x9a>
				button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80001c2:	4b0b      	ldr	r3, [pc, #44]	; (80001f0 <move_to_MODE1+0xa4>)
 80001c4:	2202      	movs	r2, #2
 80001c6:	701a      	strb	r2, [r3, #0]
		break;
 80001c8:	e00d      	b.n	80001e6 <move_to_MODE1+0x9a>
		if (!is_button_pressed(0))
 80001ca:	2000      	movs	r0, #0
 80001cc:	f001 fa20 	bl	8001610 <is_button_pressed>
 80001d0:	4603      	mov	r3, r0
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d109      	bne.n	80001ea <move_to_MODE1+0x9e>
			button1State = BUTTON_RELEASED;
 80001d6:	4b06      	ldr	r3, [pc, #24]	; (80001f0 <move_to_MODE1+0xa4>)
 80001d8:	2200      	movs	r2, #0
 80001da:	701a      	strb	r2, [r3, #0]
		break;
 80001dc:	e005      	b.n	80001ea <move_to_MODE1+0x9e>
		break;
 80001de:	bf00      	nop
 80001e0:	e004      	b.n	80001ec <move_to_MODE1+0xa0>
		break;
 80001e2:	bf00      	nop
 80001e4:	e002      	b.n	80001ec <move_to_MODE1+0xa0>
		break;
 80001e6:	bf00      	nop
 80001e8:	e000      	b.n	80001ec <move_to_MODE1+0xa0>
		break;
 80001ea:	bf00      	nop
	}
}
 80001ec:	bf00      	nop
 80001ee:	bd80      	pop	{r7, pc}
 80001f0:	200000e4 	.word	0x200000e4
 80001f4:	200000c8 	.word	0x200000c8
 80001f8:	200000cc 	.word	0x200000cc
 80001fc:	200000d0 	.word	0x200000d0
 8000200:	200000c4 	.word	0x200000c4
 8000204:	20000010 	.word	0x20000010

08000208 <toggle_previous_status>:

void toggle_previous_status(void) {
 8000208:	b580      	push	{r7, lr}
 800020a:	af00      	add	r7, sp, #0
	switch(prev_status) {
 800020c:	4b2b      	ldr	r3, [pc, #172]	; (80002bc <toggle_previous_status+0xb4>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	3b01      	subs	r3, #1
 8000212:	2b03      	cmp	r3, #3
 8000214:	d84e      	bhi.n	80002b4 <toggle_previous_status+0xac>
 8000216:	a201      	add	r2, pc, #4	; (adr r2, 800021c <toggle_previous_status+0x14>)
 8000218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800021c:	0800022d 	.word	0x0800022d
 8000220:	0800024f 	.word	0x0800024f
 8000224:	08000271 	.word	0x08000271
 8000228:	08000293 	.word	0x08000293
	case NS_GRE_EW_RED:
		HAL_GPIO_TogglePin(NS_GRE_GPIO_Port, NS_GRE_Pin);
 800022c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000230:	4823      	ldr	r0, [pc, #140]	; (80002c0 <toggle_previous_status+0xb8>)
 8000232:	f002 fa9e 	bl	8002772 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 8000236:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800023a:	4821      	ldr	r0, [pc, #132]	; (80002c0 <toggle_previous_status+0xb8>)
 800023c:	f002 fa99 	bl	8002772 <HAL_GPIO_TogglePin>
		setTimer(0, timerFlash);
 8000240:	4b20      	ldr	r3, [pc, #128]	; (80002c4 <toggle_previous_status+0xbc>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4619      	mov	r1, r3
 8000246:	2000      	movs	r0, #0
 8000248:	f001 ff00 	bl	800204c <setTimer>
		break;
 800024c:	e033      	b.n	80002b6 <toggle_previous_status+0xae>
	case NS_YEL_EW_RED:
		HAL_GPIO_TogglePin(NS_YEL_GPIO_Port, NS_YEL_Pin);
 800024e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000252:	481b      	ldr	r0, [pc, #108]	; (80002c0 <toggle_previous_status+0xb8>)
 8000254:	f002 fa8d 	bl	8002772 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 8000258:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800025c:	4818      	ldr	r0, [pc, #96]	; (80002c0 <toggle_previous_status+0xb8>)
 800025e:	f002 fa88 	bl	8002772 <HAL_GPIO_TogglePin>
		setTimer(0, timerFlash);
 8000262:	4b18      	ldr	r3, [pc, #96]	; (80002c4 <toggle_previous_status+0xbc>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	4619      	mov	r1, r3
 8000268:	2000      	movs	r0, #0
 800026a:	f001 feef 	bl	800204c <setTimer>
		break;
 800026e:	e022      	b.n	80002b6 <toggle_previous_status+0xae>
	case NS_RED_EW_GRE:
		HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 8000270:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000274:	4812      	ldr	r0, [pc, #72]	; (80002c0 <toggle_previous_status+0xb8>)
 8000276:	f002 fa7c 	bl	8002772 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(EW_GRE_GPIO_Port, EW_GRE_Pin);
 800027a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800027e:	4810      	ldr	r0, [pc, #64]	; (80002c0 <toggle_previous_status+0xb8>)
 8000280:	f002 fa77 	bl	8002772 <HAL_GPIO_TogglePin>
		setTimer(0, timerFlash);
 8000284:	4b0f      	ldr	r3, [pc, #60]	; (80002c4 <toggle_previous_status+0xbc>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4619      	mov	r1, r3
 800028a:	2000      	movs	r0, #0
 800028c:	f001 fede 	bl	800204c <setTimer>
		break;
 8000290:	e011      	b.n	80002b6 <toggle_previous_status+0xae>
	case NS_RED_EW_YEL:
		HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 8000292:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000296:	480a      	ldr	r0, [pc, #40]	; (80002c0 <toggle_previous_status+0xb8>)
 8000298:	f002 fa6b 	bl	8002772 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(EW_YEL_GPIO_Port, EW_YEL_Pin);
 800029c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002a0:	4807      	ldr	r0, [pc, #28]	; (80002c0 <toggle_previous_status+0xb8>)
 80002a2:	f002 fa66 	bl	8002772 <HAL_GPIO_TogglePin>
		setTimer(0, timerFlash);
 80002a6:	4b07      	ldr	r3, [pc, #28]	; (80002c4 <toggle_previous_status+0xbc>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	4619      	mov	r1, r3
 80002ac:	2000      	movs	r0, #0
 80002ae:	f001 fecd 	bl	800204c <setTimer>
		break;
 80002b2:	e000      	b.n	80002b6 <toggle_previous_status+0xae>
	default:
		break;
 80002b4:	bf00      	nop
	}
}
 80002b6:	bf00      	nop
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	200000d0 	.word	0x200000d0
 80002c0:	40010c00 	.word	0x40010c00
 80002c4:	20000004 	.word	0x20000004

080002c8 <increase_tr_with_mode>:

void increase_tr_with_mode(void) {
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
	switch (mode) {
 80002cc:	4b43      	ldr	r3, [pc, #268]	; (80003dc <increase_tr_with_mode+0x114>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	2b04      	cmp	r3, #4
 80002d2:	d054      	beq.n	800037e <increase_tr_with_mode+0xb6>
 80002d4:	2b04      	cmp	r3, #4
 80002d6:	dc75      	bgt.n	80003c4 <increase_tr_with_mode+0xfc>
 80002d8:	2b02      	cmp	r3, #2
 80002da:	d002      	beq.n	80002e2 <increase_tr_with_mode+0x1a>
 80002dc:	2b03      	cmp	r3, #3
 80002de:	d02b      	beq.n	8000338 <increase_tr_with_mode+0x70>
			TR_NS_GRE = TR_NS;
			TR_EW_GRE = TR_NS;
		}
		break;
	default:
		break;
 80002e0:	e070      	b.n	80003c4 <increase_tr_with_mode+0xfc>
		if (prev_status == NS_RED_EW_GRE || prev_status == NS_RED_EW_YEL)
 80002e2:	4b3f      	ldr	r3, [pc, #252]	; (80003e0 <increase_tr_with_mode+0x118>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	2b03      	cmp	r3, #3
 80002e8:	d003      	beq.n	80002f2 <increase_tr_with_mode+0x2a>
 80002ea:	4b3d      	ldr	r3, [pc, #244]	; (80003e0 <increase_tr_with_mode+0x118>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	2b04      	cmp	r3, #4
 80002f0:	d10c      	bne.n	800030c <increase_tr_with_mode+0x44>
			TR_NS++;
 80002f2:	4b3c      	ldr	r3, [pc, #240]	; (80003e4 <increase_tr_with_mode+0x11c>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	3301      	adds	r3, #1
 80002f8:	4a3a      	ldr	r2, [pc, #232]	; (80003e4 <increase_tr_with_mode+0x11c>)
 80002fa:	6013      	str	r3, [r2, #0]
			TR_NS_RED = TR_NS;
 80002fc:	4b39      	ldr	r3, [pc, #228]	; (80003e4 <increase_tr_with_mode+0x11c>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a39      	ldr	r2, [pc, #228]	; (80003e8 <increase_tr_with_mode+0x120>)
 8000302:	6013      	str	r3, [r2, #0]
			TR_EW_RED = TR_NS;
 8000304:	4b37      	ldr	r3, [pc, #220]	; (80003e4 <increase_tr_with_mode+0x11c>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a38      	ldr	r2, [pc, #224]	; (80003ec <increase_tr_with_mode+0x124>)
 800030a:	6013      	str	r3, [r2, #0]
		if (prev_status == NS_GRE_EW_RED || prev_status == NS_YEL_EW_RED)
 800030c:	4b34      	ldr	r3, [pc, #208]	; (80003e0 <increase_tr_with_mode+0x118>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	2b01      	cmp	r3, #1
 8000312:	d003      	beq.n	800031c <increase_tr_with_mode+0x54>
 8000314:	4b32      	ldr	r3, [pc, #200]	; (80003e0 <increase_tr_with_mode+0x118>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	2b02      	cmp	r3, #2
 800031a:	d155      	bne.n	80003c8 <increase_tr_with_mode+0x100>
			TR_EW++;
 800031c:	4b34      	ldr	r3, [pc, #208]	; (80003f0 <increase_tr_with_mode+0x128>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	3301      	adds	r3, #1
 8000322:	4a33      	ldr	r2, [pc, #204]	; (80003f0 <increase_tr_with_mode+0x128>)
 8000324:	6013      	str	r3, [r2, #0]
			TR_NS_RED = TR_EW;
 8000326:	4b32      	ldr	r3, [pc, #200]	; (80003f0 <increase_tr_with_mode+0x128>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	4a2f      	ldr	r2, [pc, #188]	; (80003e8 <increase_tr_with_mode+0x120>)
 800032c:	6013      	str	r3, [r2, #0]
			TR_EW_RED = TR_EW;
 800032e:	4b30      	ldr	r3, [pc, #192]	; (80003f0 <increase_tr_with_mode+0x128>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	4a2e      	ldr	r2, [pc, #184]	; (80003ec <increase_tr_with_mode+0x124>)
 8000334:	6013      	str	r3, [r2, #0]
		break;
 8000336:	e047      	b.n	80003c8 <increase_tr_with_mode+0x100>
		if (prev_status == NS_YEL_EW_RED)
 8000338:	4b29      	ldr	r3, [pc, #164]	; (80003e0 <increase_tr_with_mode+0x118>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	2b02      	cmp	r3, #2
 800033e:	d10c      	bne.n	800035a <increase_tr_with_mode+0x92>
			TR_NS++;
 8000340:	4b28      	ldr	r3, [pc, #160]	; (80003e4 <increase_tr_with_mode+0x11c>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	3301      	adds	r3, #1
 8000346:	4a27      	ldr	r2, [pc, #156]	; (80003e4 <increase_tr_with_mode+0x11c>)
 8000348:	6013      	str	r3, [r2, #0]
			TR_NS_YEL = TR_NS;
 800034a:	4b26      	ldr	r3, [pc, #152]	; (80003e4 <increase_tr_with_mode+0x11c>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	4a29      	ldr	r2, [pc, #164]	; (80003f4 <increase_tr_with_mode+0x12c>)
 8000350:	6013      	str	r3, [r2, #0]
			TR_EW_YEL = TR_NS;
 8000352:	4b24      	ldr	r3, [pc, #144]	; (80003e4 <increase_tr_with_mode+0x11c>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a28      	ldr	r2, [pc, #160]	; (80003f8 <increase_tr_with_mode+0x130>)
 8000358:	6013      	str	r3, [r2, #0]
		if (prev_status == NS_RED_EW_YEL)
 800035a:	4b21      	ldr	r3, [pc, #132]	; (80003e0 <increase_tr_with_mode+0x118>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	2b04      	cmp	r3, #4
 8000360:	d134      	bne.n	80003cc <increase_tr_with_mode+0x104>
			TR_EW++;
 8000362:	4b23      	ldr	r3, [pc, #140]	; (80003f0 <increase_tr_with_mode+0x128>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	3301      	adds	r3, #1
 8000368:	4a21      	ldr	r2, [pc, #132]	; (80003f0 <increase_tr_with_mode+0x128>)
 800036a:	6013      	str	r3, [r2, #0]
			TR_NS_YEL = TR_EW;
 800036c:	4b20      	ldr	r3, [pc, #128]	; (80003f0 <increase_tr_with_mode+0x128>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	4a20      	ldr	r2, [pc, #128]	; (80003f4 <increase_tr_with_mode+0x12c>)
 8000372:	6013      	str	r3, [r2, #0]
			TR_EW_YEL = TR_EW;
 8000374:	4b1e      	ldr	r3, [pc, #120]	; (80003f0 <increase_tr_with_mode+0x128>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a1f      	ldr	r2, [pc, #124]	; (80003f8 <increase_tr_with_mode+0x130>)
 800037a:	6013      	str	r3, [r2, #0]
		break;
 800037c:	e026      	b.n	80003cc <increase_tr_with_mode+0x104>
		if (prev_status == NS_GRE_EW_RED)
 800037e:	4b18      	ldr	r3, [pc, #96]	; (80003e0 <increase_tr_with_mode+0x118>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	2b01      	cmp	r3, #1
 8000384:	d10c      	bne.n	80003a0 <increase_tr_with_mode+0xd8>
			TR_NS++;
 8000386:	4b17      	ldr	r3, [pc, #92]	; (80003e4 <increase_tr_with_mode+0x11c>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	3301      	adds	r3, #1
 800038c:	4a15      	ldr	r2, [pc, #84]	; (80003e4 <increase_tr_with_mode+0x11c>)
 800038e:	6013      	str	r3, [r2, #0]
			TR_NS_GRE = TR_NS;
 8000390:	4b14      	ldr	r3, [pc, #80]	; (80003e4 <increase_tr_with_mode+0x11c>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a19      	ldr	r2, [pc, #100]	; (80003fc <increase_tr_with_mode+0x134>)
 8000396:	6013      	str	r3, [r2, #0]
			TR_EW_GRE = TR_NS;
 8000398:	4b12      	ldr	r3, [pc, #72]	; (80003e4 <increase_tr_with_mode+0x11c>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a18      	ldr	r2, [pc, #96]	; (8000400 <increase_tr_with_mode+0x138>)
 800039e:	6013      	str	r3, [r2, #0]
		if (prev_status == NS_RED_EW_GRE)
 80003a0:	4b0f      	ldr	r3, [pc, #60]	; (80003e0 <increase_tr_with_mode+0x118>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	2b03      	cmp	r3, #3
 80003a6:	d113      	bne.n	80003d0 <increase_tr_with_mode+0x108>
			TR_EW++;
 80003a8:	4b11      	ldr	r3, [pc, #68]	; (80003f0 <increase_tr_with_mode+0x128>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	3301      	adds	r3, #1
 80003ae:	4a10      	ldr	r2, [pc, #64]	; (80003f0 <increase_tr_with_mode+0x128>)
 80003b0:	6013      	str	r3, [r2, #0]
			TR_NS_GRE = TR_NS;
 80003b2:	4b0c      	ldr	r3, [pc, #48]	; (80003e4 <increase_tr_with_mode+0x11c>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4a11      	ldr	r2, [pc, #68]	; (80003fc <increase_tr_with_mode+0x134>)
 80003b8:	6013      	str	r3, [r2, #0]
			TR_EW_GRE = TR_NS;
 80003ba:	4b0a      	ldr	r3, [pc, #40]	; (80003e4 <increase_tr_with_mode+0x11c>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	4a10      	ldr	r2, [pc, #64]	; (8000400 <increase_tr_with_mode+0x138>)
 80003c0:	6013      	str	r3, [r2, #0]
		break;
 80003c2:	e005      	b.n	80003d0 <increase_tr_with_mode+0x108>
		break;
 80003c4:	bf00      	nop
 80003c6:	e004      	b.n	80003d2 <increase_tr_with_mode+0x10a>
		break;
 80003c8:	bf00      	nop
 80003ca:	e002      	b.n	80003d2 <increase_tr_with_mode+0x10a>
		break;
 80003cc:	bf00      	nop
 80003ce:	e000      	b.n	80003d2 <increase_tr_with_mode+0x10a>
		break;
 80003d0:	bf00      	nop
	}
}
 80003d2:	bf00      	nop
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bc80      	pop	{r7}
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	200000c4 	.word	0x200000c4
 80003e0:	200000d0 	.word	0x200000d0
 80003e4:	200000d4 	.word	0x200000d4
 80003e8:	2000003c 	.word	0x2000003c
 80003ec:	20000040 	.word	0x20000040
 80003f0:	200000d8 	.word	0x200000d8
 80003f4:	20000030 	.word	0x20000030
 80003f8:	20000038 	.word	0x20000038
 80003fc:	2000002c 	.word	0x2000002c
 8000400:	20000034 	.word	0x20000034

08000404 <restore_time_remaining>:


void restore_time_remaining(void) {
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
	switch (prev_status) {
 8000408:	4b1c      	ldr	r3, [pc, #112]	; (800047c <restore_time_remaining+0x78>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	3b01      	subs	r3, #1
 800040e:	2b03      	cmp	r3, #3
 8000410:	d82e      	bhi.n	8000470 <restore_time_remaining+0x6c>
 8000412:	a201      	add	r2, pc, #4	; (adr r2, 8000418 <restore_time_remaining+0x14>)
 8000414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000418:	08000429 	.word	0x08000429
 800041c:	0800043b 	.word	0x0800043b
 8000420:	0800044d 	.word	0x0800044d
 8000424:	0800045f 	.word	0x0800045f
	case NS_GRE_EW_RED:
		TR_NS_GRE = TR_NS_PREV;
 8000428:	4b15      	ldr	r3, [pc, #84]	; (8000480 <restore_time_remaining+0x7c>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a15      	ldr	r2, [pc, #84]	; (8000484 <restore_time_remaining+0x80>)
 800042e:	6013      	str	r3, [r2, #0]
		TR_EW_RED = TR_EW_PREV;
 8000430:	4b15      	ldr	r3, [pc, #84]	; (8000488 <restore_time_remaining+0x84>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4a15      	ldr	r2, [pc, #84]	; (800048c <restore_time_remaining+0x88>)
 8000436:	6013      	str	r3, [r2, #0]
		break;
 8000438:	e01b      	b.n	8000472 <restore_time_remaining+0x6e>
	case NS_YEL_EW_RED:
		TR_NS_YEL = TR_NS_PREV;
 800043a:	4b11      	ldr	r3, [pc, #68]	; (8000480 <restore_time_remaining+0x7c>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	4a14      	ldr	r2, [pc, #80]	; (8000490 <restore_time_remaining+0x8c>)
 8000440:	6013      	str	r3, [r2, #0]
		TR_EW_RED = TR_EW_PREV;
 8000442:	4b11      	ldr	r3, [pc, #68]	; (8000488 <restore_time_remaining+0x84>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	4a11      	ldr	r2, [pc, #68]	; (800048c <restore_time_remaining+0x88>)
 8000448:	6013      	str	r3, [r2, #0]
		break;
 800044a:	e012      	b.n	8000472 <restore_time_remaining+0x6e>
	case NS_RED_EW_GRE:
		TR_NS_RED = TR_NS_PREV;
 800044c:	4b0c      	ldr	r3, [pc, #48]	; (8000480 <restore_time_remaining+0x7c>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a10      	ldr	r2, [pc, #64]	; (8000494 <restore_time_remaining+0x90>)
 8000452:	6013      	str	r3, [r2, #0]
		TR_EW_GRE = TR_EW_PREV;
 8000454:	4b0c      	ldr	r3, [pc, #48]	; (8000488 <restore_time_remaining+0x84>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a0f      	ldr	r2, [pc, #60]	; (8000498 <restore_time_remaining+0x94>)
 800045a:	6013      	str	r3, [r2, #0]
		break;
 800045c:	e009      	b.n	8000472 <restore_time_remaining+0x6e>
	case NS_RED_EW_YEL:
		TR_NS_RED = TR_NS_PREV;
 800045e:	4b08      	ldr	r3, [pc, #32]	; (8000480 <restore_time_remaining+0x7c>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	4a0c      	ldr	r2, [pc, #48]	; (8000494 <restore_time_remaining+0x90>)
 8000464:	6013      	str	r3, [r2, #0]
		TR_EW_YEL = TR_EW_PREV;
 8000466:	4b08      	ldr	r3, [pc, #32]	; (8000488 <restore_time_remaining+0x84>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4a0c      	ldr	r2, [pc, #48]	; (800049c <restore_time_remaining+0x98>)
 800046c:	6013      	str	r3, [r2, #0]
		break;
 800046e:	e000      	b.n	8000472 <restore_time_remaining+0x6e>
	default:
		break;
 8000470:	bf00      	nop
	}
}
 8000472:	bf00      	nop
 8000474:	46bd      	mov	sp, r7
 8000476:	bc80      	pop	{r7}
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop
 800047c:	200000d0 	.word	0x200000d0
 8000480:	200000dc 	.word	0x200000dc
 8000484:	2000002c 	.word	0x2000002c
 8000488:	200000e0 	.word	0x200000e0
 800048c:	20000040 	.word	0x20000040
 8000490:	20000030 	.word	0x20000030
 8000494:	2000003c 	.word	0x2000003c
 8000498:	20000034 	.word	0x20000034
 800049c:	20000038 	.word	0x20000038

080004a0 <continue_previous_status>:

void continue_previous_status(void) {
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
	switch (prev_status) {
 80004a4:	4b1a      	ldr	r3, [pc, #104]	; (8000510 <continue_previous_status+0x70>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	3b01      	subs	r3, #1
 80004aa:	2b03      	cmp	r3, #3
 80004ac:	d82a      	bhi.n	8000504 <continue_previous_status+0x64>
 80004ae:	a201      	add	r2, pc, #4	; (adr r2, 80004b4 <continue_previous_status+0x14>)
 80004b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004b4:	080004c5 	.word	0x080004c5
 80004b8:	080004d5 	.word	0x080004d5
 80004bc:	080004e5 	.word	0x080004e5
 80004c0:	080004f5 	.word	0x080004f5
	case NS_GRE_EW_RED:
		prev_state = state;
 80004c4:	4b13      	ldr	r3, [pc, #76]	; (8000514 <continue_previous_status+0x74>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a13      	ldr	r2, [pc, #76]	; (8000518 <continue_previous_status+0x78>)
 80004ca:	6013      	str	r3, [r2, #0]
		state = NS_GRE_EW_RED;
 80004cc:	4b11      	ldr	r3, [pc, #68]	; (8000514 <continue_previous_status+0x74>)
 80004ce:	2201      	movs	r2, #1
 80004d0:	601a      	str	r2, [r3, #0]
		break;
 80004d2:	e018      	b.n	8000506 <continue_previous_status+0x66>
	case NS_YEL_EW_RED:
		prev_state = state;
 80004d4:	4b0f      	ldr	r3, [pc, #60]	; (8000514 <continue_previous_status+0x74>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a0f      	ldr	r2, [pc, #60]	; (8000518 <continue_previous_status+0x78>)
 80004da:	6013      	str	r3, [r2, #0]
		state = NS_YEL_EW_RED;
 80004dc:	4b0d      	ldr	r3, [pc, #52]	; (8000514 <continue_previous_status+0x74>)
 80004de:	2202      	movs	r2, #2
 80004e0:	601a      	str	r2, [r3, #0]
		break;
 80004e2:	e010      	b.n	8000506 <continue_previous_status+0x66>
	case NS_RED_EW_GRE:
		prev_state = state;
 80004e4:	4b0b      	ldr	r3, [pc, #44]	; (8000514 <continue_previous_status+0x74>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a0b      	ldr	r2, [pc, #44]	; (8000518 <continue_previous_status+0x78>)
 80004ea:	6013      	str	r3, [r2, #0]
		state = NS_RED_EW_GRE;
 80004ec:	4b09      	ldr	r3, [pc, #36]	; (8000514 <continue_previous_status+0x74>)
 80004ee:	2203      	movs	r2, #3
 80004f0:	601a      	str	r2, [r3, #0]
		break;
 80004f2:	e008      	b.n	8000506 <continue_previous_status+0x66>
	case NS_RED_EW_YEL:
		prev_state = state;
 80004f4:	4b07      	ldr	r3, [pc, #28]	; (8000514 <continue_previous_status+0x74>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a07      	ldr	r2, [pc, #28]	; (8000518 <continue_previous_status+0x78>)
 80004fa:	6013      	str	r3, [r2, #0]
		state = NS_RED_EW_YEL;
 80004fc:	4b05      	ldr	r3, [pc, #20]	; (8000514 <continue_previous_status+0x74>)
 80004fe:	2204      	movs	r2, #4
 8000500:	601a      	str	r2, [r3, #0]
		break;
 8000502:	e000      	b.n	8000506 <continue_previous_status+0x66>
	default:
		break;
 8000504:	bf00      	nop
	}
}
 8000506:	bf00      	nop
 8000508:	46bd      	mov	sp, r7
 800050a:	bc80      	pop	{r7}
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	200000d0 	.word	0x200000d0
 8000514:	200000c8 	.word	0x200000c8
 8000518:	200000cc 	.word	0x200000cc

0800051c <processing_time_remaining>:


void processing_time_remaining(void) {
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
	switch (mode) {
 8000520:	4b2a      	ldr	r3, [pc, #168]	; (80005cc <processing_time_remaining+0xb0>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	2b04      	cmp	r3, #4
 8000526:	d030      	beq.n	800058a <processing_time_remaining+0x6e>
 8000528:	2b04      	cmp	r3, #4
 800052a:	dc43      	bgt.n	80005b4 <processing_time_remaining+0x98>
 800052c:	2b02      	cmp	r3, #2
 800052e:	d002      	beq.n	8000536 <processing_time_remaining+0x1a>
 8000530:	2b03      	cmp	r3, #3
 8000532:	d015      	beq.n	8000560 <processing_time_remaining+0x44>
			TR_NS_RED = TR_NS_YEL + TR_NS_GRE;
			TR_EW_RED = TR_EW_YEL + TR_EW_GRE;
		}
		break;
	default:
		break;
 8000534:	e03e      	b.n	80005b4 <processing_time_remaining+0x98>
		if (TR_NS_RED != TR_NS_PREV)
 8000536:	4b26      	ldr	r3, [pc, #152]	; (80005d0 <processing_time_remaining+0xb4>)
 8000538:	681a      	ldr	r2, [r3, #0]
 800053a:	4b26      	ldr	r3, [pc, #152]	; (80005d4 <processing_time_remaining+0xb8>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	429a      	cmp	r2, r3
 8000540:	d03a      	beq.n	80005b8 <processing_time_remaining+0x9c>
			TR_NS_GRE = TR_NS_RED - TR_NS_YEL;
 8000542:	4b23      	ldr	r3, [pc, #140]	; (80005d0 <processing_time_remaining+0xb4>)
 8000544:	681a      	ldr	r2, [r3, #0]
 8000546:	4b24      	ldr	r3, [pc, #144]	; (80005d8 <processing_time_remaining+0xbc>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	1ad3      	subs	r3, r2, r3
 800054c:	4a23      	ldr	r2, [pc, #140]	; (80005dc <processing_time_remaining+0xc0>)
 800054e:	6013      	str	r3, [r2, #0]
			TR_EW_GRE = TR_EW_RED - TR_EW_YEL;
 8000550:	4b23      	ldr	r3, [pc, #140]	; (80005e0 <processing_time_remaining+0xc4>)
 8000552:	681a      	ldr	r2, [r3, #0]
 8000554:	4b23      	ldr	r3, [pc, #140]	; (80005e4 <processing_time_remaining+0xc8>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	1ad3      	subs	r3, r2, r3
 800055a:	4a23      	ldr	r2, [pc, #140]	; (80005e8 <processing_time_remaining+0xcc>)
 800055c:	6013      	str	r3, [r2, #0]
		break;
 800055e:	e02b      	b.n	80005b8 <processing_time_remaining+0x9c>
		if (TR_NS_YEL != TR_NS_PREV)
 8000560:	4b1d      	ldr	r3, [pc, #116]	; (80005d8 <processing_time_remaining+0xbc>)
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	4b1b      	ldr	r3, [pc, #108]	; (80005d4 <processing_time_remaining+0xb8>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	429a      	cmp	r2, r3
 800056a:	d027      	beq.n	80005bc <processing_time_remaining+0xa0>
			TR_NS_RED = TR_NS_YEL + TR_NS_GRE;
 800056c:	4b1a      	ldr	r3, [pc, #104]	; (80005d8 <processing_time_remaining+0xbc>)
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	4b1a      	ldr	r3, [pc, #104]	; (80005dc <processing_time_remaining+0xc0>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4413      	add	r3, r2
 8000576:	4a16      	ldr	r2, [pc, #88]	; (80005d0 <processing_time_remaining+0xb4>)
 8000578:	6013      	str	r3, [r2, #0]
			TR_EW_RED = TR_EW_YEL + TR_EW_GRE;
 800057a:	4b1a      	ldr	r3, [pc, #104]	; (80005e4 <processing_time_remaining+0xc8>)
 800057c:	681a      	ldr	r2, [r3, #0]
 800057e:	4b1a      	ldr	r3, [pc, #104]	; (80005e8 <processing_time_remaining+0xcc>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	4413      	add	r3, r2
 8000584:	4a16      	ldr	r2, [pc, #88]	; (80005e0 <processing_time_remaining+0xc4>)
 8000586:	6013      	str	r3, [r2, #0]
		break;
 8000588:	e018      	b.n	80005bc <processing_time_remaining+0xa0>
		if (TR_NS_GRE != TR_NS_PREV)
 800058a:	4b14      	ldr	r3, [pc, #80]	; (80005dc <processing_time_remaining+0xc0>)
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	4b11      	ldr	r3, [pc, #68]	; (80005d4 <processing_time_remaining+0xb8>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	429a      	cmp	r2, r3
 8000594:	d014      	beq.n	80005c0 <processing_time_remaining+0xa4>
			TR_NS_RED = TR_NS_YEL + TR_NS_GRE;
 8000596:	4b10      	ldr	r3, [pc, #64]	; (80005d8 <processing_time_remaining+0xbc>)
 8000598:	681a      	ldr	r2, [r3, #0]
 800059a:	4b10      	ldr	r3, [pc, #64]	; (80005dc <processing_time_remaining+0xc0>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4413      	add	r3, r2
 80005a0:	4a0b      	ldr	r2, [pc, #44]	; (80005d0 <processing_time_remaining+0xb4>)
 80005a2:	6013      	str	r3, [r2, #0]
			TR_EW_RED = TR_EW_YEL + TR_EW_GRE;
 80005a4:	4b0f      	ldr	r3, [pc, #60]	; (80005e4 <processing_time_remaining+0xc8>)
 80005a6:	681a      	ldr	r2, [r3, #0]
 80005a8:	4b0f      	ldr	r3, [pc, #60]	; (80005e8 <processing_time_remaining+0xcc>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4413      	add	r3, r2
 80005ae:	4a0c      	ldr	r2, [pc, #48]	; (80005e0 <processing_time_remaining+0xc4>)
 80005b0:	6013      	str	r3, [r2, #0]
		break;
 80005b2:	e005      	b.n	80005c0 <processing_time_remaining+0xa4>
		break;
 80005b4:	bf00      	nop
 80005b6:	e004      	b.n	80005c2 <processing_time_remaining+0xa6>
		break;
 80005b8:	bf00      	nop
 80005ba:	e002      	b.n	80005c2 <processing_time_remaining+0xa6>
		break;
 80005bc:	bf00      	nop
 80005be:	e000      	b.n	80005c2 <processing_time_remaining+0xa6>
		break;
 80005c0:	bf00      	nop
	}
}
 80005c2:	bf00      	nop
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bc80      	pop	{r7}
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	200000c4 	.word	0x200000c4
 80005d0:	2000003c 	.word	0x2000003c
 80005d4:	200000dc 	.word	0x200000dc
 80005d8:	20000030 	.word	0x20000030
 80005dc:	2000002c 	.word	0x2000002c
 80005e0:	20000040 	.word	0x20000040
 80005e4:	20000038 	.word	0x20000038
 80005e8:	20000034 	.word	0x20000034

080005ec <fsm_for_input_processing>:

void fsm_for_input_processing(void) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
	updateLedBuffer(TR_NS, TR_EW, mode);
 80005f0:	4b74      	ldr	r3, [pc, #464]	; (80007c4 <fsm_for_input_processing+0x1d8>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a74      	ldr	r2, [pc, #464]	; (80007c8 <fsm_for_input_processing+0x1dc>)
 80005f6:	6811      	ldr	r1, [r2, #0]
 80005f8:	4a74      	ldr	r2, [pc, #464]	; (80007cc <fsm_for_input_processing+0x1e0>)
 80005fa:	6812      	ldr	r2, [r2, #0]
 80005fc:	4618      	mov	r0, r3
 80005fe:	f001 fb0b 	bl	8001c18 <updateLedBuffer>

	switch (state) {
 8000602:	4b73      	ldr	r3, [pc, #460]	; (80007d0 <fsm_for_input_processing+0x1e4>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	2b16      	cmp	r3, #22
 8000608:	f200 875f 	bhi.w	80014ca <fsm_for_input_processing+0xede>
 800060c:	a201      	add	r2, pc, #4	; (adr r2, 8000614 <fsm_for_input_processing+0x28>)
 800060e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000612:	bf00      	nop
 8000614:	08000671 	.word	0x08000671
 8000618:	080006f5 	.word	0x080006f5
 800061c:	0800082d 	.word	0x0800082d
 8000620:	08000903 	.word	0x08000903
 8000624:	080009d1 	.word	0x080009d1
 8000628:	080014cb 	.word	0x080014cb
 800062c:	080014cb 	.word	0x080014cb
 8000630:	080014cb 	.word	0x080014cb
 8000634:	080014cb 	.word	0x080014cb
 8000638:	080014cb 	.word	0x080014cb
 800063c:	08000af5 	.word	0x08000af5
 8000640:	08000c79 	.word	0x08000c79
 8000644:	08000e6f 	.word	0x08000e6f
 8000648:	08001069 	.word	0x08001069
 800064c:	080014cb 	.word	0x080014cb
 8000650:	080014cb 	.word	0x080014cb
 8000654:	080014cb 	.word	0x080014cb
 8000658:	080014cb 	.word	0x080014cb
 800065c:	080014cb 	.word	0x080014cb
 8000660:	080014cb 	.word	0x080014cb
 8000664:	08001223 	.word	0x08001223
 8000668:	080013ef 	.word	0x080013ef
 800066c:	08001447 	.word	0x08001447
	case INIT:
		displayTrafficLight(INIT);
 8000670:	2000      	movs	r0, #0
 8000672:	f001 f801 	bl	8001678 <displayTrafficLight>

		if (prev_state == MODE1)
 8000676:	4b57      	ldr	r3, [pc, #348]	; (80007d4 <fsm_for_input_processing+0x1e8>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	2b0a      	cmp	r3, #10
 800067c:	d117      	bne.n	80006ae <fsm_for_input_processing+0xc2>
		{
			TR_NS_RED = TR_NS_RED_DF;
 800067e:	4b56      	ldr	r3, [pc, #344]	; (80007d8 <fsm_for_input_processing+0x1ec>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4a56      	ldr	r2, [pc, #344]	; (80007dc <fsm_for_input_processing+0x1f0>)
 8000684:	6013      	str	r3, [r2, #0]
			TR_NS_YEL = TR_NS_YEL_DF;
 8000686:	4b56      	ldr	r3, [pc, #344]	; (80007e0 <fsm_for_input_processing+0x1f4>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4a56      	ldr	r2, [pc, #344]	; (80007e4 <fsm_for_input_processing+0x1f8>)
 800068c:	6013      	str	r3, [r2, #0]
			TR_NS_GRE = TR_NS_GRE_DF;
 800068e:	4b56      	ldr	r3, [pc, #344]	; (80007e8 <fsm_for_input_processing+0x1fc>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a56      	ldr	r2, [pc, #344]	; (80007ec <fsm_for_input_processing+0x200>)
 8000694:	6013      	str	r3, [r2, #0]
			TR_EW_RED = TR_EW_RED_DF;
 8000696:	4b56      	ldr	r3, [pc, #344]	; (80007f0 <fsm_for_input_processing+0x204>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a56      	ldr	r2, [pc, #344]	; (80007f4 <fsm_for_input_processing+0x208>)
 800069c:	6013      	str	r3, [r2, #0]
			TR_EW_YEL = TR_EW_YEL_DF;
 800069e:	4b56      	ldr	r3, [pc, #344]	; (80007f8 <fsm_for_input_processing+0x20c>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a56      	ldr	r2, [pc, #344]	; (80007fc <fsm_for_input_processing+0x210>)
 80006a4:	6013      	str	r3, [r2, #0]
			TR_EW_GRE = TR_EW_GRE_DF;
 80006a6:	4b56      	ldr	r3, [pc, #344]	; (8000800 <fsm_for_input_processing+0x214>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a56      	ldr	r2, [pc, #344]	; (8000804 <fsm_for_input_processing+0x218>)
 80006ac:	6013      	str	r3, [r2, #0]
		}

		prev_state = state;
 80006ae:	4b48      	ldr	r3, [pc, #288]	; (80007d0 <fsm_for_input_processing+0x1e4>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a48      	ldr	r2, [pc, #288]	; (80007d4 <fsm_for_input_processing+0x1e8>)
 80006b4:	6013      	str	r3, [r2, #0]
		state = NS_GRE_EW_RED;
 80006b6:	4b46      	ldr	r3, [pc, #280]	; (80007d0 <fsm_for_input_processing+0x1e4>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	601a      	str	r2, [r3, #0]
		TR_NS = TR_NS_GRE;
 80006bc:	4b4b      	ldr	r3, [pc, #300]	; (80007ec <fsm_for_input_processing+0x200>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a40      	ldr	r2, [pc, #256]	; (80007c4 <fsm_for_input_processing+0x1d8>)
 80006c2:	6013      	str	r3, [r2, #0]
		TR_EW = TR_EW_RED;
 80006c4:	4b4b      	ldr	r3, [pc, #300]	; (80007f4 <fsm_for_input_processing+0x208>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a3f      	ldr	r2, [pc, #252]	; (80007c8 <fsm_for_input_processing+0x1dc>)
 80006ca:	6013      	str	r3, [r2, #0]
		setTimer(0, timerFlash);
 80006cc:	4b4e      	ldr	r3, [pc, #312]	; (8000808 <fsm_for_input_processing+0x21c>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4619      	mov	r1, r3
 80006d2:	2000      	movs	r0, #0
 80006d4:	f001 fcba 	bl	800204c <setTimer>
		setTimer(1, timerScan);
 80006d8:	4b4c      	ldr	r3, [pc, #304]	; (800080c <fsm_for_input_processing+0x220>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4619      	mov	r1, r3
 80006de:	2001      	movs	r0, #1
 80006e0:	f001 fcb4 	bl	800204c <setTimer>
		setTimer(2, timer1sec);
 80006e4:	4b4a      	ldr	r3, [pc, #296]	; (8000810 <fsm_for_input_processing+0x224>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4619      	mov	r1, r3
 80006ea:	2002      	movs	r0, #2
 80006ec:	f001 fcae 	bl	800204c <setTimer>

		break;
 80006f0:	f000 beec 	b.w	80014cc <fsm_for_input_processing+0xee0>
	case NS_GRE_EW_RED:
		displayTrafficLight(NS_GRE_EW_RED);
 80006f4:	2001      	movs	r0, #1
 80006f6:	f000 ffbf 	bl	8001678 <displayTrafficLight>

		TR_NS_PREV = TR_NS_GRE;
 80006fa:	4b3c      	ldr	r3, [pc, #240]	; (80007ec <fsm_for_input_processing+0x200>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a45      	ldr	r2, [pc, #276]	; (8000814 <fsm_for_input_processing+0x228>)
 8000700:	6013      	str	r3, [r2, #0]
		TR_EW_PREV = TR_EW_RED;
 8000702:	4b3c      	ldr	r3, [pc, #240]	; (80007f4 <fsm_for_input_processing+0x208>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	4a44      	ldr	r2, [pc, #272]	; (8000818 <fsm_for_input_processing+0x22c>)
 8000708:	6013      	str	r3, [r2, #0]

		if (timer_flag[0] == 1)
 800070a:	4b44      	ldr	r3, [pc, #272]	; (800081c <fsm_for_input_processing+0x230>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	2b01      	cmp	r3, #1
 8000710:	d10f      	bne.n	8000732 <fsm_for_input_processing+0x146>
		{
			HAL_GPIO_TogglePin(NS_GRE_GPIO_Port, NS_GRE_Pin);
 8000712:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000716:	4842      	ldr	r0, [pc, #264]	; (8000820 <fsm_for_input_processing+0x234>)
 8000718:	f002 f82b 	bl	8002772 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 800071c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000720:	483f      	ldr	r0, [pc, #252]	; (8000820 <fsm_for_input_processing+0x234>)
 8000722:	f002 f826 	bl	8002772 <HAL_GPIO_TogglePin>
			setTimer(0, timerFlash);
 8000726:	4b38      	ldr	r3, [pc, #224]	; (8000808 <fsm_for_input_processing+0x21c>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4619      	mov	r1, r3
 800072c:	2000      	movs	r0, #0
 800072e:	f001 fc8d 	bl	800204c <setTimer>
		}

		if (timer_flag[1] == 1)
 8000732:	4b3a      	ldr	r3, [pc, #232]	; (800081c <fsm_for_input_processing+0x230>)
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	2b01      	cmp	r3, #1
 8000738:	d114      	bne.n	8000764 <fsm_for_input_processing+0x178>
		{
		  update7SEG(index_led++);
 800073a:	4b3a      	ldr	r3, [pc, #232]	; (8000824 <fsm_for_input_processing+0x238>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	1c5a      	adds	r2, r3, #1
 8000740:	4938      	ldr	r1, [pc, #224]	; (8000824 <fsm_for_input_processing+0x238>)
 8000742:	600a      	str	r2, [r1, #0]
 8000744:	4618      	mov	r0, r3
 8000746:	f001 f9fd 	bl	8001b44 <update7SEG>
		  if (index_led >= 6) index_led = 0;
 800074a:	4b36      	ldr	r3, [pc, #216]	; (8000824 <fsm_for_input_processing+0x238>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	2b05      	cmp	r3, #5
 8000750:	dd02      	ble.n	8000758 <fsm_for_input_processing+0x16c>
 8000752:	4b34      	ldr	r3, [pc, #208]	; (8000824 <fsm_for_input_processing+0x238>)
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
		  setTimer(1, timerScan);
 8000758:	4b2c      	ldr	r3, [pc, #176]	; (800080c <fsm_for_input_processing+0x220>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4619      	mov	r1, r3
 800075e:	2001      	movs	r0, #1
 8000760:	f001 fc74 	bl	800204c <setTimer>
		}

		if (timer_flag[2] == 1)
 8000764:	4b2d      	ldr	r3, [pc, #180]	; (800081c <fsm_for_input_processing+0x230>)
 8000766:	689b      	ldr	r3, [r3, #8]
 8000768:	2b01      	cmp	r3, #1
 800076a:	d126      	bne.n	80007ba <fsm_for_input_processing+0x1ce>
		{
			TR_NS--;
 800076c:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <fsm_for_input_processing+0x1d8>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	3b01      	subs	r3, #1
 8000772:	4a14      	ldr	r2, [pc, #80]	; (80007c4 <fsm_for_input_processing+0x1d8>)
 8000774:	6013      	str	r3, [r2, #0]
			TR_EW--;
 8000776:	4b14      	ldr	r3, [pc, #80]	; (80007c8 <fsm_for_input_processing+0x1dc>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	3b01      	subs	r3, #1
 800077c:	4a12      	ldr	r2, [pc, #72]	; (80007c8 <fsm_for_input_processing+0x1dc>)
 800077e:	6013      	str	r3, [r2, #0]
			if (TR_NS <= 0 || TR_EW <= 0)
 8000780:	4b10      	ldr	r3, [pc, #64]	; (80007c4 <fsm_for_input_processing+0x1d8>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	2b00      	cmp	r3, #0
 8000786:	dd03      	ble.n	8000790 <fsm_for_input_processing+0x1a4>
 8000788:	4b0f      	ldr	r3, [pc, #60]	; (80007c8 <fsm_for_input_processing+0x1dc>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	2b00      	cmp	r3, #0
 800078e:	dc0e      	bgt.n	80007ae <fsm_for_input_processing+0x1c2>
			{
				prev_status = state;
 8000790:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <fsm_for_input_processing+0x1e4>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a24      	ldr	r2, [pc, #144]	; (8000828 <fsm_for_input_processing+0x23c>)
 8000796:	6013      	str	r3, [r2, #0]
				prev_state = state;
 8000798:	4b0d      	ldr	r3, [pc, #52]	; (80007d0 <fsm_for_input_processing+0x1e4>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a0d      	ldr	r2, [pc, #52]	; (80007d4 <fsm_for_input_processing+0x1e8>)
 800079e:	6013      	str	r3, [r2, #0]
				state = NS_YEL_EW_RED;
 80007a0:	4b0b      	ldr	r3, [pc, #44]	; (80007d0 <fsm_for_input_processing+0x1e4>)
 80007a2:	2202      	movs	r2, #2
 80007a4:	601a      	str	r2, [r3, #0]
				TR_NS = TR_NS_YEL;
 80007a6:	4b0f      	ldr	r3, [pc, #60]	; (80007e4 <fsm_for_input_processing+0x1f8>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a06      	ldr	r2, [pc, #24]	; (80007c4 <fsm_for_input_processing+0x1d8>)
 80007ac:	6013      	str	r3, [r2, #0]
				// TR_EW = TR_EW_RED;
			}
			setTimer(2, timer1sec);
 80007ae:	4b18      	ldr	r3, [pc, #96]	; (8000810 <fsm_for_input_processing+0x224>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4619      	mov	r1, r3
 80007b4:	2002      	movs	r0, #2
 80007b6:	f001 fc49 	bl	800204c <setTimer>
		}

		// if button 1 is pressed, state will move to MODE 1
		move_to_MODE1();
 80007ba:	f7ff fcc7 	bl	800014c <move_to_MODE1>

		break;
 80007be:	f000 be85 	b.w	80014cc <fsm_for_input_processing+0xee0>
 80007c2:	bf00      	nop
 80007c4:	200000d4 	.word	0x200000d4
 80007c8:	200000d8 	.word	0x200000d8
 80007cc:	200000c4 	.word	0x200000c4
 80007d0:	200000c8 	.word	0x200000c8
 80007d4:	200000cc 	.word	0x200000cc
 80007d8:	08003784 	.word	0x08003784
 80007dc:	2000003c 	.word	0x2000003c
 80007e0:	08003788 	.word	0x08003788
 80007e4:	20000030 	.word	0x20000030
 80007e8:	0800378c 	.word	0x0800378c
 80007ec:	2000002c 	.word	0x2000002c
 80007f0:	08003790 	.word	0x08003790
 80007f4:	20000040 	.word	0x20000040
 80007f8:	08003794 	.word	0x08003794
 80007fc:	20000038 	.word	0x20000038
 8000800:	08003798 	.word	0x08003798
 8000804:	20000034 	.word	0x20000034
 8000808:	20000004 	.word	0x20000004
 800080c:	20000008 	.word	0x20000008
 8000810:	2000000c 	.word	0x2000000c
 8000814:	200000dc 	.word	0x200000dc
 8000818:	200000e0 	.word	0x200000e0
 800081c:	20000098 	.word	0x20000098
 8000820:	40010c00 	.word	0x40010c00
 8000824:	200000c0 	.word	0x200000c0
 8000828:	200000d0 	.word	0x200000d0
	case NS_YEL_EW_RED:
		displayTrafficLight(NS_YEL_EW_RED);
 800082c:	2002      	movs	r0, #2
 800082e:	f000 ff23 	bl	8001678 <displayTrafficLight>

		TR_NS_PREV = TR_NS_YEL;
 8000832:	4b9d      	ldr	r3, [pc, #628]	; (8000aa8 <fsm_for_input_processing+0x4bc>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4a9d      	ldr	r2, [pc, #628]	; (8000aac <fsm_for_input_processing+0x4c0>)
 8000838:	6013      	str	r3, [r2, #0]
		TR_EW_PREV = TR_EW_RED;
 800083a:	4b9d      	ldr	r3, [pc, #628]	; (8000ab0 <fsm_for_input_processing+0x4c4>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4a9d      	ldr	r2, [pc, #628]	; (8000ab4 <fsm_for_input_processing+0x4c8>)
 8000840:	6013      	str	r3, [r2, #0]

		if (timer_flag[0] == 1)
 8000842:	4b9d      	ldr	r3, [pc, #628]	; (8000ab8 <fsm_for_input_processing+0x4cc>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2b01      	cmp	r3, #1
 8000848:	d10f      	bne.n	800086a <fsm_for_input_processing+0x27e>
		{
			HAL_GPIO_TogglePin(NS_YEL_GPIO_Port, NS_YEL_Pin);
 800084a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800084e:	489b      	ldr	r0, [pc, #620]	; (8000abc <fsm_for_input_processing+0x4d0>)
 8000850:	f001 ff8f 	bl	8002772 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(EW_RED_GPIO_Port, EW_RED_Pin);
 8000854:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000858:	4898      	ldr	r0, [pc, #608]	; (8000abc <fsm_for_input_processing+0x4d0>)
 800085a:	f001 ff8a 	bl	8002772 <HAL_GPIO_TogglePin>
			setTimer(0, timerFlash);
 800085e:	4b98      	ldr	r3, [pc, #608]	; (8000ac0 <fsm_for_input_processing+0x4d4>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4619      	mov	r1, r3
 8000864:	2000      	movs	r0, #0
 8000866:	f001 fbf1 	bl	800204c <setTimer>
		}

		if (timer_flag[1] == 1)
 800086a:	4b93      	ldr	r3, [pc, #588]	; (8000ab8 <fsm_for_input_processing+0x4cc>)
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	2b01      	cmp	r3, #1
 8000870:	d114      	bne.n	800089c <fsm_for_input_processing+0x2b0>
		{
		  update7SEG(index_led++);
 8000872:	4b94      	ldr	r3, [pc, #592]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	1c5a      	adds	r2, r3, #1
 8000878:	4992      	ldr	r1, [pc, #584]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 800087a:	600a      	str	r2, [r1, #0]
 800087c:	4618      	mov	r0, r3
 800087e:	f001 f961 	bl	8001b44 <update7SEG>
		  if (index_led >= 6) index_led = 0;
 8000882:	4b90      	ldr	r3, [pc, #576]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	2b05      	cmp	r3, #5
 8000888:	dd02      	ble.n	8000890 <fsm_for_input_processing+0x2a4>
 800088a:	4b8e      	ldr	r3, [pc, #568]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 800088c:	2200      	movs	r2, #0
 800088e:	601a      	str	r2, [r3, #0]
		  setTimer(1, timerScan);
 8000890:	4b8d      	ldr	r3, [pc, #564]	; (8000ac8 <fsm_for_input_processing+0x4dc>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4619      	mov	r1, r3
 8000896:	2001      	movs	r0, #1
 8000898:	f001 fbd8 	bl	800204c <setTimer>
		}

		if (timer_flag[2] == 1)
 800089c:	4b86      	ldr	r3, [pc, #536]	; (8000ab8 <fsm_for_input_processing+0x4cc>)
 800089e:	689b      	ldr	r3, [r3, #8]
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d12a      	bne.n	80008fa <fsm_for_input_processing+0x30e>
		{
			TR_NS--;
 80008a4:	4b89      	ldr	r3, [pc, #548]	; (8000acc <fsm_for_input_processing+0x4e0>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	3b01      	subs	r3, #1
 80008aa:	4a88      	ldr	r2, [pc, #544]	; (8000acc <fsm_for_input_processing+0x4e0>)
 80008ac:	6013      	str	r3, [r2, #0]
			TR_EW--;
 80008ae:	4b88      	ldr	r3, [pc, #544]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	3b01      	subs	r3, #1
 80008b4:	4a86      	ldr	r2, [pc, #536]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 80008b6:	6013      	str	r3, [r2, #0]
			if (TR_NS <= 0 || TR_EW <= 0)
 80008b8:	4b84      	ldr	r3, [pc, #528]	; (8000acc <fsm_for_input_processing+0x4e0>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	dd03      	ble.n	80008c8 <fsm_for_input_processing+0x2dc>
 80008c0:	4b83      	ldr	r3, [pc, #524]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	dc12      	bgt.n	80008ee <fsm_for_input_processing+0x302>
			{
				prev_status = state;
 80008c8:	4b82      	ldr	r3, [pc, #520]	; (8000ad4 <fsm_for_input_processing+0x4e8>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a82      	ldr	r2, [pc, #520]	; (8000ad8 <fsm_for_input_processing+0x4ec>)
 80008ce:	6013      	str	r3, [r2, #0]
				prev_state = state;
 80008d0:	4b80      	ldr	r3, [pc, #512]	; (8000ad4 <fsm_for_input_processing+0x4e8>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a81      	ldr	r2, [pc, #516]	; (8000adc <fsm_for_input_processing+0x4f0>)
 80008d6:	6013      	str	r3, [r2, #0]
				state = NS_RED_EW_GRE;
 80008d8:	4b7e      	ldr	r3, [pc, #504]	; (8000ad4 <fsm_for_input_processing+0x4e8>)
 80008da:	2203      	movs	r2, #3
 80008dc:	601a      	str	r2, [r3, #0]
				TR_NS = TR_NS_RED;
 80008de:	4b80      	ldr	r3, [pc, #512]	; (8000ae0 <fsm_for_input_processing+0x4f4>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4a7a      	ldr	r2, [pc, #488]	; (8000acc <fsm_for_input_processing+0x4e0>)
 80008e4:	6013      	str	r3, [r2, #0]
				TR_EW = TR_EW_GRE;
 80008e6:	4b7f      	ldr	r3, [pc, #508]	; (8000ae4 <fsm_for_input_processing+0x4f8>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4a79      	ldr	r2, [pc, #484]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 80008ec:	6013      	str	r3, [r2, #0]
			}
			setTimer(2, timer1sec);
 80008ee:	4b7e      	ldr	r3, [pc, #504]	; (8000ae8 <fsm_for_input_processing+0x4fc>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4619      	mov	r1, r3
 80008f4:	2002      	movs	r0, #2
 80008f6:	f001 fba9 	bl	800204c <setTimer>
		}

		move_to_MODE1();
 80008fa:	f7ff fc27 	bl	800014c <move_to_MODE1>

		break;
 80008fe:	f000 bde5 	b.w	80014cc <fsm_for_input_processing+0xee0>
	case NS_RED_EW_GRE:
		displayTrafficLight(NS_RED_EW_GRE);
 8000902:	2003      	movs	r0, #3
 8000904:	f000 feb8 	bl	8001678 <displayTrafficLight>

		TR_NS_PREV = TR_NS_RED;
 8000908:	4b75      	ldr	r3, [pc, #468]	; (8000ae0 <fsm_for_input_processing+0x4f4>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a67      	ldr	r2, [pc, #412]	; (8000aac <fsm_for_input_processing+0x4c0>)
 800090e:	6013      	str	r3, [r2, #0]
		TR_EW_PREV = TR_EW_GRE;
 8000910:	4b74      	ldr	r3, [pc, #464]	; (8000ae4 <fsm_for_input_processing+0x4f8>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a67      	ldr	r2, [pc, #412]	; (8000ab4 <fsm_for_input_processing+0x4c8>)
 8000916:	6013      	str	r3, [r2, #0]

		if (timer_flag[0] == 1)
 8000918:	4b67      	ldr	r3, [pc, #412]	; (8000ab8 <fsm_for_input_processing+0x4cc>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	2b01      	cmp	r3, #1
 800091e:	d10f      	bne.n	8000940 <fsm_for_input_processing+0x354>
		{
			HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 8000920:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000924:	4865      	ldr	r0, [pc, #404]	; (8000abc <fsm_for_input_processing+0x4d0>)
 8000926:	f001 ff24 	bl	8002772 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(EW_GRE_GPIO_Port, EW_GRE_Pin);
 800092a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800092e:	4863      	ldr	r0, [pc, #396]	; (8000abc <fsm_for_input_processing+0x4d0>)
 8000930:	f001 ff1f 	bl	8002772 <HAL_GPIO_TogglePin>
			setTimer(0, timerFlash);
 8000934:	4b62      	ldr	r3, [pc, #392]	; (8000ac0 <fsm_for_input_processing+0x4d4>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4619      	mov	r1, r3
 800093a:	2000      	movs	r0, #0
 800093c:	f001 fb86 	bl	800204c <setTimer>
		}

		if (timer_flag[1] == 1)
 8000940:	4b5d      	ldr	r3, [pc, #372]	; (8000ab8 <fsm_for_input_processing+0x4cc>)
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d114      	bne.n	8000972 <fsm_for_input_processing+0x386>
		{
		  update7SEG(index_led++);
 8000948:	4b5e      	ldr	r3, [pc, #376]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	1c5a      	adds	r2, r3, #1
 800094e:	495d      	ldr	r1, [pc, #372]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 8000950:	600a      	str	r2, [r1, #0]
 8000952:	4618      	mov	r0, r3
 8000954:	f001 f8f6 	bl	8001b44 <update7SEG>
		  if (index_led >= 6) index_led = 0;
 8000958:	4b5a      	ldr	r3, [pc, #360]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	2b05      	cmp	r3, #5
 800095e:	dd02      	ble.n	8000966 <fsm_for_input_processing+0x37a>
 8000960:	4b58      	ldr	r3, [pc, #352]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
		  setTimer(1, timerScan);
 8000966:	4b58      	ldr	r3, [pc, #352]	; (8000ac8 <fsm_for_input_processing+0x4dc>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4619      	mov	r1, r3
 800096c:	2001      	movs	r0, #1
 800096e:	f001 fb6d 	bl	800204c <setTimer>
		}

		if (timer_flag[2] == 1)
 8000972:	4b51      	ldr	r3, [pc, #324]	; (8000ab8 <fsm_for_input_processing+0x4cc>)
 8000974:	689b      	ldr	r3, [r3, #8]
 8000976:	2b01      	cmp	r3, #1
 8000978:	d126      	bne.n	80009c8 <fsm_for_input_processing+0x3dc>
		{
			TR_NS--;
 800097a:	4b54      	ldr	r3, [pc, #336]	; (8000acc <fsm_for_input_processing+0x4e0>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	3b01      	subs	r3, #1
 8000980:	4a52      	ldr	r2, [pc, #328]	; (8000acc <fsm_for_input_processing+0x4e0>)
 8000982:	6013      	str	r3, [r2, #0]
			TR_EW--;
 8000984:	4b52      	ldr	r3, [pc, #328]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	3b01      	subs	r3, #1
 800098a:	4a51      	ldr	r2, [pc, #324]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 800098c:	6013      	str	r3, [r2, #0]
			if (TR_NS <= 0 || TR_EW <= 0)
 800098e:	4b4f      	ldr	r3, [pc, #316]	; (8000acc <fsm_for_input_processing+0x4e0>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	dd03      	ble.n	800099e <fsm_for_input_processing+0x3b2>
 8000996:	4b4e      	ldr	r3, [pc, #312]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	dc0e      	bgt.n	80009bc <fsm_for_input_processing+0x3d0>
			{
				prev_status = state;
 800099e:	4b4d      	ldr	r3, [pc, #308]	; (8000ad4 <fsm_for_input_processing+0x4e8>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a4d      	ldr	r2, [pc, #308]	; (8000ad8 <fsm_for_input_processing+0x4ec>)
 80009a4:	6013      	str	r3, [r2, #0]
				prev_state = state;
 80009a6:	4b4b      	ldr	r3, [pc, #300]	; (8000ad4 <fsm_for_input_processing+0x4e8>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4a4c      	ldr	r2, [pc, #304]	; (8000adc <fsm_for_input_processing+0x4f0>)
 80009ac:	6013      	str	r3, [r2, #0]
				state = NS_RED_EW_YEL;
 80009ae:	4b49      	ldr	r3, [pc, #292]	; (8000ad4 <fsm_for_input_processing+0x4e8>)
 80009b0:	2204      	movs	r2, #4
 80009b2:	601a      	str	r2, [r3, #0]
				// TR_NS = TR_NS_RED;
				TR_EW = TR_EW_YEL;
 80009b4:	4b4d      	ldr	r3, [pc, #308]	; (8000aec <fsm_for_input_processing+0x500>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a45      	ldr	r2, [pc, #276]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 80009ba:	6013      	str	r3, [r2, #0]
			}
			setTimer(2, timer1sec);
 80009bc:	4b4a      	ldr	r3, [pc, #296]	; (8000ae8 <fsm_for_input_processing+0x4fc>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4619      	mov	r1, r3
 80009c2:	2002      	movs	r0, #2
 80009c4:	f001 fb42 	bl	800204c <setTimer>
		}

		move_to_MODE1();
 80009c8:	f7ff fbc0 	bl	800014c <move_to_MODE1>

		break;
 80009cc:	f000 bd7e 	b.w	80014cc <fsm_for_input_processing+0xee0>
	case NS_RED_EW_YEL:
		displayTrafficLight(NS_RED_EW_YEL);
 80009d0:	2004      	movs	r0, #4
 80009d2:	f000 fe51 	bl	8001678 <displayTrafficLight>

		TR_NS_PREV = TR_NS_RED;
 80009d6:	4b42      	ldr	r3, [pc, #264]	; (8000ae0 <fsm_for_input_processing+0x4f4>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a34      	ldr	r2, [pc, #208]	; (8000aac <fsm_for_input_processing+0x4c0>)
 80009dc:	6013      	str	r3, [r2, #0]
		TR_EW_PREV = TR_EW_YEL;
 80009de:	4b43      	ldr	r3, [pc, #268]	; (8000aec <fsm_for_input_processing+0x500>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4a34      	ldr	r2, [pc, #208]	; (8000ab4 <fsm_for_input_processing+0x4c8>)
 80009e4:	6013      	str	r3, [r2, #0]

		if (timer_flag[0] == 1)
 80009e6:	4b34      	ldr	r3, [pc, #208]	; (8000ab8 <fsm_for_input_processing+0x4cc>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d10f      	bne.n	8000a0e <fsm_for_input_processing+0x422>
		{
			HAL_GPIO_TogglePin(NS_RED_GPIO_Port, NS_RED_Pin);
 80009ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009f2:	4832      	ldr	r0, [pc, #200]	; (8000abc <fsm_for_input_processing+0x4d0>)
 80009f4:	f001 febd 	bl	8002772 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(EW_YEL_GPIO_Port, EW_YEL_Pin);
 80009f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009fc:	482f      	ldr	r0, [pc, #188]	; (8000abc <fsm_for_input_processing+0x4d0>)
 80009fe:	f001 feb8 	bl	8002772 <HAL_GPIO_TogglePin>
			setTimer(0, timerFlash);
 8000a02:	4b2f      	ldr	r3, [pc, #188]	; (8000ac0 <fsm_for_input_processing+0x4d4>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4619      	mov	r1, r3
 8000a08:	2000      	movs	r0, #0
 8000a0a:	f001 fb1f 	bl	800204c <setTimer>
		}

		if (timer_flag[1] == 1)
 8000a0e:	4b2a      	ldr	r3, [pc, #168]	; (8000ab8 <fsm_for_input_processing+0x4cc>)
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d114      	bne.n	8000a40 <fsm_for_input_processing+0x454>
		{
		  update7SEG(index_led++);
 8000a16:	4b2b      	ldr	r3, [pc, #172]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	1c5a      	adds	r2, r3, #1
 8000a1c:	4929      	ldr	r1, [pc, #164]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 8000a1e:	600a      	str	r2, [r1, #0]
 8000a20:	4618      	mov	r0, r3
 8000a22:	f001 f88f 	bl	8001b44 <update7SEG>
		  if (index_led >= 6) index_led = 0;
 8000a26:	4b27      	ldr	r3, [pc, #156]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2b05      	cmp	r3, #5
 8000a2c:	dd02      	ble.n	8000a34 <fsm_for_input_processing+0x448>
 8000a2e:	4b25      	ldr	r3, [pc, #148]	; (8000ac4 <fsm_for_input_processing+0x4d8>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
		  setTimer(1, timerScan);
 8000a34:	4b24      	ldr	r3, [pc, #144]	; (8000ac8 <fsm_for_input_processing+0x4dc>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4619      	mov	r1, r3
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	f001 fb06 	bl	800204c <setTimer>
		}

		if (timer_flag[2] == 1)
 8000a40:	4b1d      	ldr	r3, [pc, #116]	; (8000ab8 <fsm_for_input_processing+0x4cc>)
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d12a      	bne.n	8000a9e <fsm_for_input_processing+0x4b2>
		{
			TR_NS--;
 8000a48:	4b20      	ldr	r3, [pc, #128]	; (8000acc <fsm_for_input_processing+0x4e0>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	4a1f      	ldr	r2, [pc, #124]	; (8000acc <fsm_for_input_processing+0x4e0>)
 8000a50:	6013      	str	r3, [r2, #0]
			TR_EW--;
 8000a52:	4b1f      	ldr	r3, [pc, #124]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	3b01      	subs	r3, #1
 8000a58:	4a1d      	ldr	r2, [pc, #116]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 8000a5a:	6013      	str	r3, [r2, #0]
			if (TR_NS <= 0 || TR_EW <= 0)
 8000a5c:	4b1b      	ldr	r3, [pc, #108]	; (8000acc <fsm_for_input_processing+0x4e0>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	dd03      	ble.n	8000a6c <fsm_for_input_processing+0x480>
 8000a64:	4b1a      	ldr	r3, [pc, #104]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	dc12      	bgt.n	8000a92 <fsm_for_input_processing+0x4a6>
			{
				prev_status = state;
 8000a6c:	4b19      	ldr	r3, [pc, #100]	; (8000ad4 <fsm_for_input_processing+0x4e8>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a19      	ldr	r2, [pc, #100]	; (8000ad8 <fsm_for_input_processing+0x4ec>)
 8000a72:	6013      	str	r3, [r2, #0]
				prev_state = state;
 8000a74:	4b17      	ldr	r3, [pc, #92]	; (8000ad4 <fsm_for_input_processing+0x4e8>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a18      	ldr	r2, [pc, #96]	; (8000adc <fsm_for_input_processing+0x4f0>)
 8000a7a:	6013      	str	r3, [r2, #0]
				state = NS_GRE_EW_RED;
 8000a7c:	4b15      	ldr	r3, [pc, #84]	; (8000ad4 <fsm_for_input_processing+0x4e8>)
 8000a7e:	2201      	movs	r2, #1
 8000a80:	601a      	str	r2, [r3, #0]
				TR_NS = TR_NS_GRE;
 8000a82:	4b1b      	ldr	r3, [pc, #108]	; (8000af0 <fsm_for_input_processing+0x504>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a11      	ldr	r2, [pc, #68]	; (8000acc <fsm_for_input_processing+0x4e0>)
 8000a88:	6013      	str	r3, [r2, #0]
				TR_EW = TR_EW_RED;
 8000a8a:	4b09      	ldr	r3, [pc, #36]	; (8000ab0 <fsm_for_input_processing+0x4c4>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4a10      	ldr	r2, [pc, #64]	; (8000ad0 <fsm_for_input_processing+0x4e4>)
 8000a90:	6013      	str	r3, [r2, #0]
			}
			setTimer(2, timer1sec);
 8000a92:	4b15      	ldr	r3, [pc, #84]	; (8000ae8 <fsm_for_input_processing+0x4fc>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4619      	mov	r1, r3
 8000a98:	2002      	movs	r0, #2
 8000a9a:	f001 fad7 	bl	800204c <setTimer>
		}

		move_to_MODE1();
 8000a9e:	f7ff fb55 	bl	800014c <move_to_MODE1>

		break;
 8000aa2:	f000 bd13 	b.w	80014cc <fsm_for_input_processing+0xee0>
 8000aa6:	bf00      	nop
 8000aa8:	20000030 	.word	0x20000030
 8000aac:	200000dc 	.word	0x200000dc
 8000ab0:	20000040 	.word	0x20000040
 8000ab4:	200000e0 	.word	0x200000e0
 8000ab8:	20000098 	.word	0x20000098
 8000abc:	40010c00 	.word	0x40010c00
 8000ac0:	20000004 	.word	0x20000004
 8000ac4:	200000c0 	.word	0x200000c0
 8000ac8:	20000008 	.word	0x20000008
 8000acc:	200000d4 	.word	0x200000d4
 8000ad0:	200000d8 	.word	0x200000d8
 8000ad4:	200000c8 	.word	0x200000c8
 8000ad8:	200000d0 	.word	0x200000d0
 8000adc:	200000cc 	.word	0x200000cc
 8000ae0:	2000003c 	.word	0x2000003c
 8000ae4:	20000034 	.word	0x20000034
 8000ae8:	2000000c 	.word	0x2000000c
 8000aec:	20000038 	.word	0x20000038
 8000af0:	2000002c 	.word	0x2000002c
	case MODE1:
		displayTrafficLight(prev_status);
 8000af4:	4ba2      	ldr	r3, [pc, #648]	; (8000d80 <fsm_for_input_processing+0x794>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4618      	mov	r0, r3
 8000afa:	f000 fdbd 	bl	8001678 <displayTrafficLight>

		if (timer_flag[0] == 1)
 8000afe:	4ba1      	ldr	r3, [pc, #644]	; (8000d84 <fsm_for_input_processing+0x798>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d101      	bne.n	8000b0a <fsm_for_input_processing+0x51e>
		{
			toggle_previous_status();
 8000b06:	f7ff fb7f 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 8000b0a:	4b9e      	ldr	r3, [pc, #632]	; (8000d84 <fsm_for_input_processing+0x798>)
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d114      	bne.n	8000b3c <fsm_for_input_processing+0x550>
		{
			update7SEG(index_led++);
 8000b12:	4b9d      	ldr	r3, [pc, #628]	; (8000d88 <fsm_for_input_processing+0x79c>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	1c5a      	adds	r2, r3, #1
 8000b18:	499b      	ldr	r1, [pc, #620]	; (8000d88 <fsm_for_input_processing+0x79c>)
 8000b1a:	600a      	str	r2, [r1, #0]
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f001 f811 	bl	8001b44 <update7SEG>
			if (index_led >= 6) index_led = 0;
 8000b22:	4b99      	ldr	r3, [pc, #612]	; (8000d88 <fsm_for_input_processing+0x79c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	2b05      	cmp	r3, #5
 8000b28:	dd02      	ble.n	8000b30 <fsm_for_input_processing+0x544>
 8000b2a:	4b97      	ldr	r3, [pc, #604]	; (8000d88 <fsm_for_input_processing+0x79c>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 8000b30:	4b96      	ldr	r3, [pc, #600]	; (8000d8c <fsm_for_input_processing+0x7a0>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4619      	mov	r1, r3
 8000b36:	2001      	movs	r0, #1
 8000b38:	f001 fa88 	bl	800204c <setTimer>
		}

		if (timer_flag[3] == 1)
 8000b3c:	4b91      	ldr	r3, [pc, #580]	; (8000d84 <fsm_for_input_processing+0x798>)
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	2b01      	cmp	r3, #1
 8000b42:	d106      	bne.n	8000b52 <fsm_for_input_processing+0x566>
		{
			prev_state = state;
 8000b44:	4b92      	ldr	r3, [pc, #584]	; (8000d90 <fsm_for_input_processing+0x7a4>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a92      	ldr	r2, [pc, #584]	; (8000d94 <fsm_for_input_processing+0x7a8>)
 8000b4a:	6013      	str	r3, [r2, #0]
			state = TIMEOUT;
 8000b4c:	4b90      	ldr	r3, [pc, #576]	; (8000d90 <fsm_for_input_processing+0x7a4>)
 8000b4e:	2215      	movs	r2, #21
 8000b50:	601a      	str	r2, [r3, #0]
		}

		// Processing button 1
		switch (button1State) {
 8000b52:	4b91      	ldr	r3, [pc, #580]	; (8000d98 <fsm_for_input_processing+0x7ac>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d034      	beq.n	8000bc4 <fsm_for_input_processing+0x5d8>
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	dc3c      	bgt.n	8000bd8 <fsm_for_input_processing+0x5ec>
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d002      	beq.n	8000b68 <fsm_for_input_processing+0x57c>
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d01a      	beq.n	8000b9c <fsm_for_input_processing+0x5b0>
				button1State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000b66:	e037      	b.n	8000bd8 <fsm_for_input_processing+0x5ec>
			if (is_button_pressed(0))
 8000b68:	2000      	movs	r0, #0
 8000b6a:	f000 fd51 	bl	8001610 <is_button_pressed>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d033      	beq.n	8000bdc <fsm_for_input_processing+0x5f0>
				prev_state  = state;
 8000b74:	4b86      	ldr	r3, [pc, #536]	; (8000d90 <fsm_for_input_processing+0x7a4>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a86      	ldr	r2, [pc, #536]	; (8000d94 <fsm_for_input_processing+0x7a8>)
 8000b7a:	6013      	str	r3, [r2, #0]
				state = MODE2;
 8000b7c:	4b84      	ldr	r3, [pc, #528]	; (8000d90 <fsm_for_input_processing+0x7a4>)
 8000b7e:	220b      	movs	r2, #11
 8000b80:	601a      	str	r2, [r3, #0]
				mode = 2;
 8000b82:	4b86      	ldr	r3, [pc, #536]	; (8000d9c <fsm_for_input_processing+0x7b0>)
 8000b84:	2202      	movs	r2, #2
 8000b86:	601a      	str	r2, [r3, #0]
				setTimer(3, timeOut);
 8000b88:	4b85      	ldr	r3, [pc, #532]	; (8000da0 <fsm_for_input_processing+0x7b4>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	2003      	movs	r0, #3
 8000b90:	f001 fa5c 	bl	800204c <setTimer>
				button1State = BUTTON_PRESSED;
 8000b94:	4b80      	ldr	r3, [pc, #512]	; (8000d98 <fsm_for_input_processing+0x7ac>)
 8000b96:	2201      	movs	r2, #1
 8000b98:	701a      	strb	r2, [r3, #0]
			break;
 8000b9a:	e01f      	b.n	8000bdc <fsm_for_input_processing+0x5f0>
			if (!is_button_pressed(0))
 8000b9c:	2000      	movs	r0, #0
 8000b9e:	f000 fd37 	bl	8001610 <is_button_pressed>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d103      	bne.n	8000bb0 <fsm_for_input_processing+0x5c4>
				button1State = BUTTON_RELEASED;
 8000ba8:	4b7b      	ldr	r3, [pc, #492]	; (8000d98 <fsm_for_input_processing+0x7ac>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	701a      	strb	r2, [r3, #0]
			break;
 8000bae:	e017      	b.n	8000be0 <fsm_for_input_processing+0x5f4>
				if (is_button_pressed_1s(0))
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	f000 fd47 	bl	8001644 <is_button_pressed_1s>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d011      	beq.n	8000be0 <fsm_for_input_processing+0x5f4>
					button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000bbc:	4b76      	ldr	r3, [pc, #472]	; (8000d98 <fsm_for_input_processing+0x7ac>)
 8000bbe:	2202      	movs	r2, #2
 8000bc0:	701a      	strb	r2, [r3, #0]
			break;
 8000bc2:	e00d      	b.n	8000be0 <fsm_for_input_processing+0x5f4>
			if (!is_button_pressed(0))
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f000 fd23 	bl	8001610 <is_button_pressed>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d109      	bne.n	8000be4 <fsm_for_input_processing+0x5f8>
				button1State = BUTTON_RELEASED;
 8000bd0:	4b71      	ldr	r3, [pc, #452]	; (8000d98 <fsm_for_input_processing+0x7ac>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	701a      	strb	r2, [r3, #0]
			break;
 8000bd6:	e005      	b.n	8000be4 <fsm_for_input_processing+0x5f8>
			break;
 8000bd8:	bf00      	nop
 8000bda:	e004      	b.n	8000be6 <fsm_for_input_processing+0x5fa>
			break;
 8000bdc:	bf00      	nop
 8000bde:	e002      	b.n	8000be6 <fsm_for_input_processing+0x5fa>
			break;
 8000be0:	bf00      	nop
 8000be2:	e000      	b.n	8000be6 <fsm_for_input_processing+0x5fa>
			break;
 8000be4:	bf00      	nop
		default:
			break;
		}	*/

		// Processing button 3
		switch (button3State) {
 8000be6:	4b6f      	ldr	r3, [pc, #444]	; (8000da4 <fsm_for_input_processing+0x7b8>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b02      	cmp	r3, #2
 8000bec:	d02e      	beq.n	8000c4c <fsm_for_input_processing+0x660>
 8000bee:	2b02      	cmp	r3, #2
 8000bf0:	dc36      	bgt.n	8000c60 <fsm_for_input_processing+0x674>
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d002      	beq.n	8000bfc <fsm_for_input_processing+0x610>
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d014      	beq.n	8000c24 <fsm_for_input_processing+0x638>
				button3State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000bfa:	e031      	b.n	8000c60 <fsm_for_input_processing+0x674>
			if (is_button_pressed(2))
 8000bfc:	2002      	movs	r0, #2
 8000bfe:	f000 fd07 	bl	8001610 <is_button_pressed>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d02e      	beq.n	8000c66 <fsm_for_input_processing+0x67a>
				prev_state  = state;
 8000c08:	4b61      	ldr	r3, [pc, #388]	; (8000d90 <fsm_for_input_processing+0x7a4>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a61      	ldr	r2, [pc, #388]	; (8000d94 <fsm_for_input_processing+0x7a8>)
 8000c0e:	6013      	str	r3, [r2, #0]
				state = INIT;
 8000c10:	4b5f      	ldr	r3, [pc, #380]	; (8000d90 <fsm_for_input_processing+0x7a4>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
				mode = 0;
 8000c16:	4b61      	ldr	r3, [pc, #388]	; (8000d9c <fsm_for_input_processing+0x7b0>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
				button3State = BUTTON_PRESSED;
 8000c1c:	4b61      	ldr	r3, [pc, #388]	; (8000da4 <fsm_for_input_processing+0x7b8>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	701a      	strb	r2, [r3, #0]
			break;
 8000c22:	e020      	b.n	8000c66 <fsm_for_input_processing+0x67a>
			if (!is_button_pressed(2))
 8000c24:	2002      	movs	r0, #2
 8000c26:	f000 fcf3 	bl	8001610 <is_button_pressed>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d103      	bne.n	8000c38 <fsm_for_input_processing+0x64c>
				button3State = BUTTON_RELEASED;
 8000c30:	4b5c      	ldr	r3, [pc, #368]	; (8000da4 <fsm_for_input_processing+0x7b8>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
			break;
 8000c36:	e019      	b.n	8000c6c <fsm_for_input_processing+0x680>
				if (is_button_pressed_1s(2))
 8000c38:	2002      	movs	r0, #2
 8000c3a:	f000 fd03 	bl	8001644 <is_button_pressed_1s>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d013      	beq.n	8000c6c <fsm_for_input_processing+0x680>
					button3State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000c44:	4b57      	ldr	r3, [pc, #348]	; (8000da4 <fsm_for_input_processing+0x7b8>)
 8000c46:	2202      	movs	r2, #2
 8000c48:	701a      	strb	r2, [r3, #0]
			break;
 8000c4a:	e00f      	b.n	8000c6c <fsm_for_input_processing+0x680>
			if (!is_button_pressed(2))
 8000c4c:	2002      	movs	r0, #2
 8000c4e:	f000 fcdf 	bl	8001610 <is_button_pressed>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d10c      	bne.n	8000c72 <fsm_for_input_processing+0x686>
				button3State = BUTTON_RELEASED;
 8000c58:	4b52      	ldr	r3, [pc, #328]	; (8000da4 <fsm_for_input_processing+0x7b8>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	701a      	strb	r2, [r3, #0]
			break;
 8000c5e:	e008      	b.n	8000c72 <fsm_for_input_processing+0x686>
			break;
 8000c60:	bf00      	nop
 8000c62:	f000 bc33 	b.w	80014cc <fsm_for_input_processing+0xee0>
			break;
 8000c66:	bf00      	nop
 8000c68:	f000 bc30 	b.w	80014cc <fsm_for_input_processing+0xee0>
			break;
 8000c6c:	bf00      	nop
 8000c6e:	f000 bc2d 	b.w	80014cc <fsm_for_input_processing+0xee0>
			break;
 8000c72:	bf00      	nop
		}

		break;
 8000c74:	f000 bc2a 	b.w	80014cc <fsm_for_input_processing+0xee0>
	case MODE2:
		displayTrafficLight(prev_status);
 8000c78:	4b41      	ldr	r3, [pc, #260]	; (8000d80 <fsm_for_input_processing+0x794>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f000 fcfb 	bl	8001678 <displayTrafficLight>

		if (timer_flag[0] == 1)
 8000c82:	4b40      	ldr	r3, [pc, #256]	; (8000d84 <fsm_for_input_processing+0x798>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d101      	bne.n	8000c8e <fsm_for_input_processing+0x6a2>
		{
			toggle_previous_status();
 8000c8a:	f7ff fabd 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 8000c8e:	4b3d      	ldr	r3, [pc, #244]	; (8000d84 <fsm_for_input_processing+0x798>)
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d114      	bne.n	8000cc0 <fsm_for_input_processing+0x6d4>
		{
			update7SEG(index_led++);
 8000c96:	4b3c      	ldr	r3, [pc, #240]	; (8000d88 <fsm_for_input_processing+0x79c>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	1c5a      	adds	r2, r3, #1
 8000c9c:	493a      	ldr	r1, [pc, #232]	; (8000d88 <fsm_for_input_processing+0x79c>)
 8000c9e:	600a      	str	r2, [r1, #0]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f000 ff4f 	bl	8001b44 <update7SEG>
			if (index_led >= 6) index_led = 0;
 8000ca6:	4b38      	ldr	r3, [pc, #224]	; (8000d88 <fsm_for_input_processing+0x79c>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2b05      	cmp	r3, #5
 8000cac:	dd02      	ble.n	8000cb4 <fsm_for_input_processing+0x6c8>
 8000cae:	4b36      	ldr	r3, [pc, #216]	; (8000d88 <fsm_for_input_processing+0x79c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 8000cb4:	4b35      	ldr	r3, [pc, #212]	; (8000d8c <fsm_for_input_processing+0x7a0>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	f001 f9c6 	bl	800204c <setTimer>
		}

		if (timer_flag[3] == 1)
 8000cc0:	4b30      	ldr	r3, [pc, #192]	; (8000d84 <fsm_for_input_processing+0x798>)
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d106      	bne.n	8000cd6 <fsm_for_input_processing+0x6ea>
		{
			prev_state = state;
 8000cc8:	4b31      	ldr	r3, [pc, #196]	; (8000d90 <fsm_for_input_processing+0x7a4>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a31      	ldr	r2, [pc, #196]	; (8000d94 <fsm_for_input_processing+0x7a8>)
 8000cce:	6013      	str	r3, [r2, #0]
			state = TIMEOUT;
 8000cd0:	4b2f      	ldr	r3, [pc, #188]	; (8000d90 <fsm_for_input_processing+0x7a4>)
 8000cd2:	2215      	movs	r2, #21
 8000cd4:	601a      	str	r2, [r3, #0]
		}

		// Processing button 1
		switch (button1State) {
 8000cd6:	4b30      	ldr	r3, [pc, #192]	; (8000d98 <fsm_for_input_processing+0x7ac>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	2b02      	cmp	r3, #2
 8000cdc:	d034      	beq.n	8000d48 <fsm_for_input_processing+0x75c>
 8000cde:	2b02      	cmp	r3, #2
 8000ce0:	dc3c      	bgt.n	8000d5c <fsm_for_input_processing+0x770>
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d002      	beq.n	8000cec <fsm_for_input_processing+0x700>
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	d01a      	beq.n	8000d20 <fsm_for_input_processing+0x734>
				button1State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000cea:	e037      	b.n	8000d5c <fsm_for_input_processing+0x770>
			if (is_button_pressed(0))
 8000cec:	2000      	movs	r0, #0
 8000cee:	f000 fc8f 	bl	8001610 <is_button_pressed>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d033      	beq.n	8000d60 <fsm_for_input_processing+0x774>
				prev_state  = state;
 8000cf8:	4b25      	ldr	r3, [pc, #148]	; (8000d90 <fsm_for_input_processing+0x7a4>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a25      	ldr	r2, [pc, #148]	; (8000d94 <fsm_for_input_processing+0x7a8>)
 8000cfe:	6013      	str	r3, [r2, #0]
				state = MODE3;
 8000d00:	4b23      	ldr	r3, [pc, #140]	; (8000d90 <fsm_for_input_processing+0x7a4>)
 8000d02:	220c      	movs	r2, #12
 8000d04:	601a      	str	r2, [r3, #0]
				mode = 3;
 8000d06:	4b25      	ldr	r3, [pc, #148]	; (8000d9c <fsm_for_input_processing+0x7b0>)
 8000d08:	2203      	movs	r2, #3
 8000d0a:	601a      	str	r2, [r3, #0]
				setTimer(3, timeOut);
 8000d0c:	4b24      	ldr	r3, [pc, #144]	; (8000da0 <fsm_for_input_processing+0x7b4>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	2003      	movs	r0, #3
 8000d14:	f001 f99a 	bl	800204c <setTimer>
				button1State = BUTTON_PRESSED;
 8000d18:	4b1f      	ldr	r3, [pc, #124]	; (8000d98 <fsm_for_input_processing+0x7ac>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	701a      	strb	r2, [r3, #0]
			break;
 8000d1e:	e01f      	b.n	8000d60 <fsm_for_input_processing+0x774>
			if (!is_button_pressed(0))
 8000d20:	2000      	movs	r0, #0
 8000d22:	f000 fc75 	bl	8001610 <is_button_pressed>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d103      	bne.n	8000d34 <fsm_for_input_processing+0x748>
				button1State = BUTTON_RELEASED;
 8000d2c:	4b1a      	ldr	r3, [pc, #104]	; (8000d98 <fsm_for_input_processing+0x7ac>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
			break;
 8000d32:	e017      	b.n	8000d64 <fsm_for_input_processing+0x778>
				if (is_button_pressed_1s(0))
 8000d34:	2000      	movs	r0, #0
 8000d36:	f000 fc85 	bl	8001644 <is_button_pressed_1s>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d011      	beq.n	8000d64 <fsm_for_input_processing+0x778>
					button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000d40:	4b15      	ldr	r3, [pc, #84]	; (8000d98 <fsm_for_input_processing+0x7ac>)
 8000d42:	2202      	movs	r2, #2
 8000d44:	701a      	strb	r2, [r3, #0]
			break;
 8000d46:	e00d      	b.n	8000d64 <fsm_for_input_processing+0x778>
			if (!is_button_pressed(0))
 8000d48:	2000      	movs	r0, #0
 8000d4a:	f000 fc61 	bl	8001610 <is_button_pressed>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d109      	bne.n	8000d68 <fsm_for_input_processing+0x77c>
				button1State = BUTTON_RELEASED;
 8000d54:	4b10      	ldr	r3, [pc, #64]	; (8000d98 <fsm_for_input_processing+0x7ac>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]
			break;
 8000d5a:	e005      	b.n	8000d68 <fsm_for_input_processing+0x77c>
			break;
 8000d5c:	bf00      	nop
 8000d5e:	e004      	b.n	8000d6a <fsm_for_input_processing+0x77e>
			break;
 8000d60:	bf00      	nop
 8000d62:	e002      	b.n	8000d6a <fsm_for_input_processing+0x77e>
			break;
 8000d64:	bf00      	nop
 8000d66:	e000      	b.n	8000d6a <fsm_for_input_processing+0x77e>
			break;
 8000d68:	bf00      	nop
		}

		// Processing button 2 (enable)
		switch (button2State) {
 8000d6a:	4b0f      	ldr	r3, [pc, #60]	; (8000da8 <fsm_for_input_processing+0x7bc>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2b02      	cmp	r3, #2
 8000d70:	d06b      	beq.n	8000e4a <fsm_for_input_processing+0x85e>
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	dc73      	bgt.n	8000e5e <fsm_for_input_processing+0x872>
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d018      	beq.n	8000dac <fsm_for_input_processing+0x7c0>
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d051      	beq.n	8000e22 <fsm_for_input_processing+0x836>
				button2State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000d7e:	e06e      	b.n	8000e5e <fsm_for_input_processing+0x872>
 8000d80:	200000d0 	.word	0x200000d0
 8000d84:	20000098 	.word	0x20000098
 8000d88:	200000c0 	.word	0x200000c0
 8000d8c:	20000008 	.word	0x20000008
 8000d90:	200000c8 	.word	0x200000c8
 8000d94:	200000cc 	.word	0x200000cc
 8000d98:	200000e4 	.word	0x200000e4
 8000d9c:	200000c4 	.word	0x200000c4
 8000da0:	20000010 	.word	0x20000010
 8000da4:	200000e6 	.word	0x200000e6
 8000da8:	200000e5 	.word	0x200000e5
			if (is_button_pressed(1))
 8000dac:	2001      	movs	r0, #1
 8000dae:	f000 fc2f 	bl	8001610 <is_button_pressed>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d054      	beq.n	8000e62 <fsm_for_input_processing+0x876>
				TR_NS_RED++;
 8000db8:	4b9b      	ldr	r3, [pc, #620]	; (8001028 <fsm_for_input_processing+0xa3c>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	4a9a      	ldr	r2, [pc, #616]	; (8001028 <fsm_for_input_processing+0xa3c>)
 8000dc0:	6013      	str	r3, [r2, #0]
				TR_EW_RED++;
 8000dc2:	4b9a      	ldr	r3, [pc, #616]	; (800102c <fsm_for_input_processing+0xa40>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	4a98      	ldr	r2, [pc, #608]	; (800102c <fsm_for_input_processing+0xa40>)
 8000dca:	6013      	str	r3, [r2, #0]
				if (prev_status == NS_RED_EW_GRE || prev_status == NS_RED_EW_YEL)
 8000dcc:	4b98      	ldr	r3, [pc, #608]	; (8001030 <fsm_for_input_processing+0xa44>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2b03      	cmp	r3, #3
 8000dd2:	d003      	beq.n	8000ddc <fsm_for_input_processing+0x7f0>
 8000dd4:	4b96      	ldr	r3, [pc, #600]	; (8001030 <fsm_for_input_processing+0xa44>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2b04      	cmp	r3, #4
 8000dda:	d104      	bne.n	8000de6 <fsm_for_input_processing+0x7fa>
					TR_NS++;
 8000ddc:	4b95      	ldr	r3, [pc, #596]	; (8001034 <fsm_for_input_processing+0xa48>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	3301      	adds	r3, #1
 8000de2:	4a94      	ldr	r2, [pc, #592]	; (8001034 <fsm_for_input_processing+0xa48>)
 8000de4:	6013      	str	r3, [r2, #0]
				if (prev_status == NS_GRE_EW_RED || prev_status == NS_YEL_EW_RED)
 8000de6:	4b92      	ldr	r3, [pc, #584]	; (8001030 <fsm_for_input_processing+0xa44>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d003      	beq.n	8000df6 <fsm_for_input_processing+0x80a>
 8000dee:	4b90      	ldr	r3, [pc, #576]	; (8001030 <fsm_for_input_processing+0xa44>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2b02      	cmp	r3, #2
 8000df4:	d104      	bne.n	8000e00 <fsm_for_input_processing+0x814>
					TR_EW++;
 8000df6:	4b90      	ldr	r3, [pc, #576]	; (8001038 <fsm_for_input_processing+0xa4c>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	4a8e      	ldr	r2, [pc, #568]	; (8001038 <fsm_for_input_processing+0xa4c>)
 8000dfe:	6013      	str	r3, [r2, #0]
				prev_state  = state;
 8000e00:	4b8e      	ldr	r3, [pc, #568]	; (800103c <fsm_for_input_processing+0xa50>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a8e      	ldr	r2, [pc, #568]	; (8001040 <fsm_for_input_processing+0xa54>)
 8000e06:	6013      	str	r3, [r2, #0]
				state = CONFIG;
 8000e08:	4b8c      	ldr	r3, [pc, #560]	; (800103c <fsm_for_input_processing+0xa50>)
 8000e0a:	2214      	movs	r2, #20
 8000e0c:	601a      	str	r2, [r3, #0]
				setTimer(3, timeOut);
 8000e0e:	4b8d      	ldr	r3, [pc, #564]	; (8001044 <fsm_for_input_processing+0xa58>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4619      	mov	r1, r3
 8000e14:	2003      	movs	r0, #3
 8000e16:	f001 f919 	bl	800204c <setTimer>
				button2State = BUTTON_PRESSED;
 8000e1a:	4b8b      	ldr	r3, [pc, #556]	; (8001048 <fsm_for_input_processing+0xa5c>)
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	701a      	strb	r2, [r3, #0]
			break;
 8000e20:	e01f      	b.n	8000e62 <fsm_for_input_processing+0x876>
			if (!is_button_pressed(1))
 8000e22:	2001      	movs	r0, #1
 8000e24:	f000 fbf4 	bl	8001610 <is_button_pressed>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d103      	bne.n	8000e36 <fsm_for_input_processing+0x84a>
				button2State = BUTTON_RELEASED;
 8000e2e:	4b86      	ldr	r3, [pc, #536]	; (8001048 <fsm_for_input_processing+0xa5c>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	701a      	strb	r2, [r3, #0]
			break;
 8000e34:	e017      	b.n	8000e66 <fsm_for_input_processing+0x87a>
				if (is_button_pressed_1s(1))
 8000e36:	2001      	movs	r0, #1
 8000e38:	f000 fc04 	bl	8001644 <is_button_pressed_1s>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d011      	beq.n	8000e66 <fsm_for_input_processing+0x87a>
					button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000e42:	4b81      	ldr	r3, [pc, #516]	; (8001048 <fsm_for_input_processing+0xa5c>)
 8000e44:	2202      	movs	r2, #2
 8000e46:	701a      	strb	r2, [r3, #0]
			break;
 8000e48:	e00d      	b.n	8000e66 <fsm_for_input_processing+0x87a>
			if (!is_button_pressed(1))
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	f000 fbe0 	bl	8001610 <is_button_pressed>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d109      	bne.n	8000e6a <fsm_for_input_processing+0x87e>
				button2State = BUTTON_RELEASED;
 8000e56:	4b7c      	ldr	r3, [pc, #496]	; (8001048 <fsm_for_input_processing+0xa5c>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
			break;
 8000e5c:	e005      	b.n	8000e6a <fsm_for_input_processing+0x87e>
			break;
 8000e5e:	bf00      	nop
 8000e60:	e334      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 8000e62:	bf00      	nop
 8000e64:	e332      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 8000e66:	bf00      	nop
 8000e68:	e330      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 8000e6a:	bf00      	nop
		}
		break;
 8000e6c:	e32e      	b.n	80014cc <fsm_for_input_processing+0xee0>
	case MODE3:
		displayTrafficLight(prev_status);
 8000e6e:	4b70      	ldr	r3, [pc, #448]	; (8001030 <fsm_for_input_processing+0xa44>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f000 fc00 	bl	8001678 <displayTrafficLight>

		if (timer_flag[0] == 1)
 8000e78:	4b74      	ldr	r3, [pc, #464]	; (800104c <fsm_for_input_processing+0xa60>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d101      	bne.n	8000e84 <fsm_for_input_processing+0x898>
		{
			toggle_previous_status();
 8000e80:	f7ff f9c2 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 8000e84:	4b71      	ldr	r3, [pc, #452]	; (800104c <fsm_for_input_processing+0xa60>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d114      	bne.n	8000eb6 <fsm_for_input_processing+0x8ca>
		{
			update7SEG(index_led++);
 8000e8c:	4b70      	ldr	r3, [pc, #448]	; (8001050 <fsm_for_input_processing+0xa64>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	1c5a      	adds	r2, r3, #1
 8000e92:	496f      	ldr	r1, [pc, #444]	; (8001050 <fsm_for_input_processing+0xa64>)
 8000e94:	600a      	str	r2, [r1, #0]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 fe54 	bl	8001b44 <update7SEG>
			if (index_led >= 6) index_led = 0;
 8000e9c:	4b6c      	ldr	r3, [pc, #432]	; (8001050 <fsm_for_input_processing+0xa64>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b05      	cmp	r3, #5
 8000ea2:	dd02      	ble.n	8000eaa <fsm_for_input_processing+0x8be>
 8000ea4:	4b6a      	ldr	r3, [pc, #424]	; (8001050 <fsm_for_input_processing+0xa64>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 8000eaa:	4b6a      	ldr	r3, [pc, #424]	; (8001054 <fsm_for_input_processing+0xa68>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4619      	mov	r1, r3
 8000eb0:	2001      	movs	r0, #1
 8000eb2:	f001 f8cb 	bl	800204c <setTimer>
		}

		if (timer_flag[3] == 1)
 8000eb6:	4b65      	ldr	r3, [pc, #404]	; (800104c <fsm_for_input_processing+0xa60>)
 8000eb8:	68db      	ldr	r3, [r3, #12]
 8000eba:	2b01      	cmp	r3, #1
 8000ebc:	d106      	bne.n	8000ecc <fsm_for_input_processing+0x8e0>
		{
			prev_state = state;
 8000ebe:	4b5f      	ldr	r3, [pc, #380]	; (800103c <fsm_for_input_processing+0xa50>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a5f      	ldr	r2, [pc, #380]	; (8001040 <fsm_for_input_processing+0xa54>)
 8000ec4:	6013      	str	r3, [r2, #0]
			state = TIMEOUT;
 8000ec6:	4b5d      	ldr	r3, [pc, #372]	; (800103c <fsm_for_input_processing+0xa50>)
 8000ec8:	2215      	movs	r2, #21
 8000eca:	601a      	str	r2, [r3, #0]
		}

		// Processing button 1
		switch (button1State) {
 8000ecc:	4b62      	ldr	r3, [pc, #392]	; (8001058 <fsm_for_input_processing+0xa6c>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d034      	beq.n	8000f3e <fsm_for_input_processing+0x952>
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	dc3c      	bgt.n	8000f52 <fsm_for_input_processing+0x966>
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d002      	beq.n	8000ee2 <fsm_for_input_processing+0x8f6>
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d01a      	beq.n	8000f16 <fsm_for_input_processing+0x92a>
				button1State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000ee0:	e037      	b.n	8000f52 <fsm_for_input_processing+0x966>
			if (is_button_pressed(0))
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f000 fb94 	bl	8001610 <is_button_pressed>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d033      	beq.n	8000f56 <fsm_for_input_processing+0x96a>
				prev_state  = state;
 8000eee:	4b53      	ldr	r3, [pc, #332]	; (800103c <fsm_for_input_processing+0xa50>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4a53      	ldr	r2, [pc, #332]	; (8001040 <fsm_for_input_processing+0xa54>)
 8000ef4:	6013      	str	r3, [r2, #0]
				state = MODE4;
 8000ef6:	4b51      	ldr	r3, [pc, #324]	; (800103c <fsm_for_input_processing+0xa50>)
 8000ef8:	220d      	movs	r2, #13
 8000efa:	601a      	str	r2, [r3, #0]
				mode = 4;
 8000efc:	4b57      	ldr	r3, [pc, #348]	; (800105c <fsm_for_input_processing+0xa70>)
 8000efe:	2204      	movs	r2, #4
 8000f00:	601a      	str	r2, [r3, #0]
				setTimer(3, timeOut);
 8000f02:	4b50      	ldr	r3, [pc, #320]	; (8001044 <fsm_for_input_processing+0xa58>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4619      	mov	r1, r3
 8000f08:	2003      	movs	r0, #3
 8000f0a:	f001 f89f 	bl	800204c <setTimer>
				button1State = BUTTON_PRESSED;
 8000f0e:	4b52      	ldr	r3, [pc, #328]	; (8001058 <fsm_for_input_processing+0xa6c>)
 8000f10:	2201      	movs	r2, #1
 8000f12:	701a      	strb	r2, [r3, #0]
			break;
 8000f14:	e01f      	b.n	8000f56 <fsm_for_input_processing+0x96a>
			if (!is_button_pressed(0))
 8000f16:	2000      	movs	r0, #0
 8000f18:	f000 fb7a 	bl	8001610 <is_button_pressed>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d103      	bne.n	8000f2a <fsm_for_input_processing+0x93e>
				button1State = BUTTON_RELEASED;
 8000f22:	4b4d      	ldr	r3, [pc, #308]	; (8001058 <fsm_for_input_processing+0xa6c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	701a      	strb	r2, [r3, #0]
			break;
 8000f28:	e017      	b.n	8000f5a <fsm_for_input_processing+0x96e>
				if (is_button_pressed_1s(0))
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f000 fb8a 	bl	8001644 <is_button_pressed_1s>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d011      	beq.n	8000f5a <fsm_for_input_processing+0x96e>
					button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000f36:	4b48      	ldr	r3, [pc, #288]	; (8001058 <fsm_for_input_processing+0xa6c>)
 8000f38:	2202      	movs	r2, #2
 8000f3a:	701a      	strb	r2, [r3, #0]
			break;
 8000f3c:	e00d      	b.n	8000f5a <fsm_for_input_processing+0x96e>
			if (!is_button_pressed(0))
 8000f3e:	2000      	movs	r0, #0
 8000f40:	f000 fb66 	bl	8001610 <is_button_pressed>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d109      	bne.n	8000f5e <fsm_for_input_processing+0x972>
				button1State = BUTTON_RELEASED;
 8000f4a:	4b43      	ldr	r3, [pc, #268]	; (8001058 <fsm_for_input_processing+0xa6c>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
			break;
 8000f50:	e005      	b.n	8000f5e <fsm_for_input_processing+0x972>
			break;
 8000f52:	bf00      	nop
 8000f54:	e004      	b.n	8000f60 <fsm_for_input_processing+0x974>
			break;
 8000f56:	bf00      	nop
 8000f58:	e002      	b.n	8000f60 <fsm_for_input_processing+0x974>
			break;
 8000f5a:	bf00      	nop
 8000f5c:	e000      	b.n	8000f60 <fsm_for_input_processing+0x974>
			break;
 8000f5e:	bf00      	nop
		}

		// Processing button 2 (enable)
		switch (button2State) {
 8000f60:	4b39      	ldr	r3, [pc, #228]	; (8001048 <fsm_for_input_processing+0xa5c>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d04d      	beq.n	8001004 <fsm_for_input_processing+0xa18>
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	dc55      	bgt.n	8001018 <fsm_for_input_processing+0xa2c>
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d002      	beq.n	8000f76 <fsm_for_input_processing+0x98a>
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d033      	beq.n	8000fdc <fsm_for_input_processing+0x9f0>
				button2State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8000f74:	e050      	b.n	8001018 <fsm_for_input_processing+0xa2c>
			if (is_button_pressed(1))
 8000f76:	2001      	movs	r0, #1
 8000f78:	f000 fb4a 	bl	8001610 <is_button_pressed>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d04c      	beq.n	800101c <fsm_for_input_processing+0xa30>
				TR_NS_YEL++;
 8000f82:	4b37      	ldr	r3, [pc, #220]	; (8001060 <fsm_for_input_processing+0xa74>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	3301      	adds	r3, #1
 8000f88:	4a35      	ldr	r2, [pc, #212]	; (8001060 <fsm_for_input_processing+0xa74>)
 8000f8a:	6013      	str	r3, [r2, #0]
				TR_EW_YEL++;
 8000f8c:	4b35      	ldr	r3, [pc, #212]	; (8001064 <fsm_for_input_processing+0xa78>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	3301      	adds	r3, #1
 8000f92:	4a34      	ldr	r2, [pc, #208]	; (8001064 <fsm_for_input_processing+0xa78>)
 8000f94:	6013      	str	r3, [r2, #0]
				if (prev_status == NS_YEL_EW_RED)
 8000f96:	4b26      	ldr	r3, [pc, #152]	; (8001030 <fsm_for_input_processing+0xa44>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d104      	bne.n	8000fa8 <fsm_for_input_processing+0x9bc>
					TR_NS++;
 8000f9e:	4b25      	ldr	r3, [pc, #148]	; (8001034 <fsm_for_input_processing+0xa48>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	4a23      	ldr	r2, [pc, #140]	; (8001034 <fsm_for_input_processing+0xa48>)
 8000fa6:	6013      	str	r3, [r2, #0]
				if (prev_status == NS_RED_EW_YEL)
 8000fa8:	4b21      	ldr	r3, [pc, #132]	; (8001030 <fsm_for_input_processing+0xa44>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b04      	cmp	r3, #4
 8000fae:	d104      	bne.n	8000fba <fsm_for_input_processing+0x9ce>
					TR_EW++;
 8000fb0:	4b21      	ldr	r3, [pc, #132]	; (8001038 <fsm_for_input_processing+0xa4c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	4a20      	ldr	r2, [pc, #128]	; (8001038 <fsm_for_input_processing+0xa4c>)
 8000fb8:	6013      	str	r3, [r2, #0]
				prev_state  = state;
 8000fba:	4b20      	ldr	r3, [pc, #128]	; (800103c <fsm_for_input_processing+0xa50>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a20      	ldr	r2, [pc, #128]	; (8001040 <fsm_for_input_processing+0xa54>)
 8000fc0:	6013      	str	r3, [r2, #0]
				state = CONFIG;
 8000fc2:	4b1e      	ldr	r3, [pc, #120]	; (800103c <fsm_for_input_processing+0xa50>)
 8000fc4:	2214      	movs	r2, #20
 8000fc6:	601a      	str	r2, [r3, #0]
				setTimer(3, timeOut);
 8000fc8:	4b1e      	ldr	r3, [pc, #120]	; (8001044 <fsm_for_input_processing+0xa58>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4619      	mov	r1, r3
 8000fce:	2003      	movs	r0, #3
 8000fd0:	f001 f83c 	bl	800204c <setTimer>
				button2State = BUTTON_PRESSED;
 8000fd4:	4b1c      	ldr	r3, [pc, #112]	; (8001048 <fsm_for_input_processing+0xa5c>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	701a      	strb	r2, [r3, #0]
			break;
 8000fda:	e01f      	b.n	800101c <fsm_for_input_processing+0xa30>
			if (!is_button_pressed(1))
 8000fdc:	2001      	movs	r0, #1
 8000fde:	f000 fb17 	bl	8001610 <is_button_pressed>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d103      	bne.n	8000ff0 <fsm_for_input_processing+0xa04>
				button2State = BUTTON_RELEASED;
 8000fe8:	4b17      	ldr	r3, [pc, #92]	; (8001048 <fsm_for_input_processing+0xa5c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	701a      	strb	r2, [r3, #0]
			break;
 8000fee:	e017      	b.n	8001020 <fsm_for_input_processing+0xa34>
				if (is_button_pressed_1s(1))
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	f000 fb27 	bl	8001644 <is_button_pressed_1s>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d011      	beq.n	8001020 <fsm_for_input_processing+0xa34>
					button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000ffc:	4b12      	ldr	r3, [pc, #72]	; (8001048 <fsm_for_input_processing+0xa5c>)
 8000ffe:	2202      	movs	r2, #2
 8001000:	701a      	strb	r2, [r3, #0]
			break;
 8001002:	e00d      	b.n	8001020 <fsm_for_input_processing+0xa34>
			if (!is_button_pressed(1))
 8001004:	2001      	movs	r0, #1
 8001006:	f000 fb03 	bl	8001610 <is_button_pressed>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d109      	bne.n	8001024 <fsm_for_input_processing+0xa38>
				button2State = BUTTON_RELEASED;
 8001010:	4b0d      	ldr	r3, [pc, #52]	; (8001048 <fsm_for_input_processing+0xa5c>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]
			break;
 8001016:	e005      	b.n	8001024 <fsm_for_input_processing+0xa38>
			break;
 8001018:	bf00      	nop
 800101a:	e257      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 800101c:	bf00      	nop
 800101e:	e255      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 8001020:	bf00      	nop
 8001022:	e253      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 8001024:	bf00      	nop
		}
		break;
 8001026:	e251      	b.n	80014cc <fsm_for_input_processing+0xee0>
 8001028:	2000003c 	.word	0x2000003c
 800102c:	20000040 	.word	0x20000040
 8001030:	200000d0 	.word	0x200000d0
 8001034:	200000d4 	.word	0x200000d4
 8001038:	200000d8 	.word	0x200000d8
 800103c:	200000c8 	.word	0x200000c8
 8001040:	200000cc 	.word	0x200000cc
 8001044:	20000010 	.word	0x20000010
 8001048:	200000e5 	.word	0x200000e5
 800104c:	20000098 	.word	0x20000098
 8001050:	200000c0 	.word	0x200000c0
 8001054:	20000008 	.word	0x20000008
 8001058:	200000e4 	.word	0x200000e4
 800105c:	200000c4 	.word	0x200000c4
 8001060:	20000030 	.word	0x20000030
 8001064:	20000038 	.word	0x20000038
	case MODE4:
		displayTrafficLight(prev_status);
 8001068:	4ba2      	ldr	r3, [pc, #648]	; (80012f4 <fsm_for_input_processing+0xd08>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4618      	mov	r0, r3
 800106e:	f000 fb03 	bl	8001678 <displayTrafficLight>

		if (timer_flag[0] == 1)
 8001072:	4ba1      	ldr	r3, [pc, #644]	; (80012f8 <fsm_for_input_processing+0xd0c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d101      	bne.n	800107e <fsm_for_input_processing+0xa92>
		{
			toggle_previous_status();
 800107a:	f7ff f8c5 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 800107e:	4b9e      	ldr	r3, [pc, #632]	; (80012f8 <fsm_for_input_processing+0xd0c>)
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d114      	bne.n	80010b0 <fsm_for_input_processing+0xac4>
		{
			update7SEG(index_led++);
 8001086:	4b9d      	ldr	r3, [pc, #628]	; (80012fc <fsm_for_input_processing+0xd10>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	1c5a      	adds	r2, r3, #1
 800108c:	499b      	ldr	r1, [pc, #620]	; (80012fc <fsm_for_input_processing+0xd10>)
 800108e:	600a      	str	r2, [r1, #0]
 8001090:	4618      	mov	r0, r3
 8001092:	f000 fd57 	bl	8001b44 <update7SEG>
			if (index_led >= 6) index_led = 0;
 8001096:	4b99      	ldr	r3, [pc, #612]	; (80012fc <fsm_for_input_processing+0xd10>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2b05      	cmp	r3, #5
 800109c:	dd02      	ble.n	80010a4 <fsm_for_input_processing+0xab8>
 800109e:	4b97      	ldr	r3, [pc, #604]	; (80012fc <fsm_for_input_processing+0xd10>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 80010a4:	4b96      	ldr	r3, [pc, #600]	; (8001300 <fsm_for_input_processing+0xd14>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4619      	mov	r1, r3
 80010aa:	2001      	movs	r0, #1
 80010ac:	f000 ffce 	bl	800204c <setTimer>
		}

		if (timer_flag[3] == 1)
 80010b0:	4b91      	ldr	r3, [pc, #580]	; (80012f8 <fsm_for_input_processing+0xd0c>)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d106      	bne.n	80010c6 <fsm_for_input_processing+0xada>
		{
			prev_state = state;
 80010b8:	4b92      	ldr	r3, [pc, #584]	; (8001304 <fsm_for_input_processing+0xd18>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a92      	ldr	r2, [pc, #584]	; (8001308 <fsm_for_input_processing+0xd1c>)
 80010be:	6013      	str	r3, [r2, #0]
			state = TIMEOUT;
 80010c0:	4b90      	ldr	r3, [pc, #576]	; (8001304 <fsm_for_input_processing+0xd18>)
 80010c2:	2215      	movs	r2, #21
 80010c4:	601a      	str	r2, [r3, #0]
		}

		// Processing button 1
		switch (button1State) {
 80010c6:	4b91      	ldr	r3, [pc, #580]	; (800130c <fsm_for_input_processing+0xd20>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	2b02      	cmp	r3, #2
 80010cc:	d034      	beq.n	8001138 <fsm_for_input_processing+0xb4c>
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	dc3c      	bgt.n	800114c <fsm_for_input_processing+0xb60>
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d002      	beq.n	80010dc <fsm_for_input_processing+0xaf0>
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d01a      	beq.n	8001110 <fsm_for_input_processing+0xb24>
				button1State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 80010da:	e037      	b.n	800114c <fsm_for_input_processing+0xb60>
			if (is_button_pressed(0))
 80010dc:	2000      	movs	r0, #0
 80010de:	f000 fa97 	bl	8001610 <is_button_pressed>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d033      	beq.n	8001150 <fsm_for_input_processing+0xb64>
				prev_state  = state;
 80010e8:	4b86      	ldr	r3, [pc, #536]	; (8001304 <fsm_for_input_processing+0xd18>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a86      	ldr	r2, [pc, #536]	; (8001308 <fsm_for_input_processing+0xd1c>)
 80010ee:	6013      	str	r3, [r2, #0]
				state = MODE1;
 80010f0:	4b84      	ldr	r3, [pc, #528]	; (8001304 <fsm_for_input_processing+0xd18>)
 80010f2:	220a      	movs	r2, #10
 80010f4:	601a      	str	r2, [r3, #0]
				mode = 1;
 80010f6:	4b86      	ldr	r3, [pc, #536]	; (8001310 <fsm_for_input_processing+0xd24>)
 80010f8:	2201      	movs	r2, #1
 80010fa:	601a      	str	r2, [r3, #0]
				setTimer(3, timeOut);
 80010fc:	4b85      	ldr	r3, [pc, #532]	; (8001314 <fsm_for_input_processing+0xd28>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4619      	mov	r1, r3
 8001102:	2003      	movs	r0, #3
 8001104:	f000 ffa2 	bl	800204c <setTimer>
				button1State = BUTTON_PRESSED;
 8001108:	4b80      	ldr	r3, [pc, #512]	; (800130c <fsm_for_input_processing+0xd20>)
 800110a:	2201      	movs	r2, #1
 800110c:	701a      	strb	r2, [r3, #0]
			break;
 800110e:	e01f      	b.n	8001150 <fsm_for_input_processing+0xb64>
			if (!is_button_pressed(0))
 8001110:	2000      	movs	r0, #0
 8001112:	f000 fa7d 	bl	8001610 <is_button_pressed>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d103      	bne.n	8001124 <fsm_for_input_processing+0xb38>
				button1State = BUTTON_RELEASED;
 800111c:	4b7b      	ldr	r3, [pc, #492]	; (800130c <fsm_for_input_processing+0xd20>)
 800111e:	2200      	movs	r2, #0
 8001120:	701a      	strb	r2, [r3, #0]
			break;
 8001122:	e017      	b.n	8001154 <fsm_for_input_processing+0xb68>
				if (is_button_pressed_1s(0))
 8001124:	2000      	movs	r0, #0
 8001126:	f000 fa8d 	bl	8001644 <is_button_pressed_1s>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d011      	beq.n	8001154 <fsm_for_input_processing+0xb68>
					button1State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8001130:	4b76      	ldr	r3, [pc, #472]	; (800130c <fsm_for_input_processing+0xd20>)
 8001132:	2202      	movs	r2, #2
 8001134:	701a      	strb	r2, [r3, #0]
			break;
 8001136:	e00d      	b.n	8001154 <fsm_for_input_processing+0xb68>
			if (!is_button_pressed(0))
 8001138:	2000      	movs	r0, #0
 800113a:	f000 fa69 	bl	8001610 <is_button_pressed>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d109      	bne.n	8001158 <fsm_for_input_processing+0xb6c>
				button1State = BUTTON_RELEASED;
 8001144:	4b71      	ldr	r3, [pc, #452]	; (800130c <fsm_for_input_processing+0xd20>)
 8001146:	2200      	movs	r2, #0
 8001148:	701a      	strb	r2, [r3, #0]
			break;
 800114a:	e005      	b.n	8001158 <fsm_for_input_processing+0xb6c>
			break;
 800114c:	bf00      	nop
 800114e:	e004      	b.n	800115a <fsm_for_input_processing+0xb6e>
			break;
 8001150:	bf00      	nop
 8001152:	e002      	b.n	800115a <fsm_for_input_processing+0xb6e>
			break;
 8001154:	bf00      	nop
 8001156:	e000      	b.n	800115a <fsm_for_input_processing+0xb6e>
			break;
 8001158:	bf00      	nop
		}

		// Processing button 2 (enable)
		switch (button2State) {
 800115a:	4b6f      	ldr	r3, [pc, #444]	; (8001318 <fsm_for_input_processing+0xd2c>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b02      	cmp	r3, #2
 8001160:	d04d      	beq.n	80011fe <fsm_for_input_processing+0xc12>
 8001162:	2b02      	cmp	r3, #2
 8001164:	dc55      	bgt.n	8001212 <fsm_for_input_processing+0xc26>
 8001166:	2b00      	cmp	r3, #0
 8001168:	d002      	beq.n	8001170 <fsm_for_input_processing+0xb84>
 800116a:	2b01      	cmp	r3, #1
 800116c:	d033      	beq.n	80011d6 <fsm_for_input_processing+0xbea>
				button2State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 800116e:	e050      	b.n	8001212 <fsm_for_input_processing+0xc26>
			if (is_button_pressed(1))
 8001170:	2001      	movs	r0, #1
 8001172:	f000 fa4d 	bl	8001610 <is_button_pressed>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d04c      	beq.n	8001216 <fsm_for_input_processing+0xc2a>
				TR_NS_GRE++;
 800117c:	4b67      	ldr	r3, [pc, #412]	; (800131c <fsm_for_input_processing+0xd30>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	3301      	adds	r3, #1
 8001182:	4a66      	ldr	r2, [pc, #408]	; (800131c <fsm_for_input_processing+0xd30>)
 8001184:	6013      	str	r3, [r2, #0]
				TR_EW_GRE++;
 8001186:	4b66      	ldr	r3, [pc, #408]	; (8001320 <fsm_for_input_processing+0xd34>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	3301      	adds	r3, #1
 800118c:	4a64      	ldr	r2, [pc, #400]	; (8001320 <fsm_for_input_processing+0xd34>)
 800118e:	6013      	str	r3, [r2, #0]
				if (prev_status == NS_GRE_EW_RED)
 8001190:	4b58      	ldr	r3, [pc, #352]	; (80012f4 <fsm_for_input_processing+0xd08>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d104      	bne.n	80011a2 <fsm_for_input_processing+0xbb6>
					TR_NS++;
 8001198:	4b62      	ldr	r3, [pc, #392]	; (8001324 <fsm_for_input_processing+0xd38>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	3301      	adds	r3, #1
 800119e:	4a61      	ldr	r2, [pc, #388]	; (8001324 <fsm_for_input_processing+0xd38>)
 80011a0:	6013      	str	r3, [r2, #0]
				if (prev_status == NS_RED_EW_GRE)
 80011a2:	4b54      	ldr	r3, [pc, #336]	; (80012f4 <fsm_for_input_processing+0xd08>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2b03      	cmp	r3, #3
 80011a8:	d104      	bne.n	80011b4 <fsm_for_input_processing+0xbc8>
					TR_EW++;
 80011aa:	4b5f      	ldr	r3, [pc, #380]	; (8001328 <fsm_for_input_processing+0xd3c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	3301      	adds	r3, #1
 80011b0:	4a5d      	ldr	r2, [pc, #372]	; (8001328 <fsm_for_input_processing+0xd3c>)
 80011b2:	6013      	str	r3, [r2, #0]
				prev_state  = state;
 80011b4:	4b53      	ldr	r3, [pc, #332]	; (8001304 <fsm_for_input_processing+0xd18>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a53      	ldr	r2, [pc, #332]	; (8001308 <fsm_for_input_processing+0xd1c>)
 80011ba:	6013      	str	r3, [r2, #0]
				state = CONFIG;
 80011bc:	4b51      	ldr	r3, [pc, #324]	; (8001304 <fsm_for_input_processing+0xd18>)
 80011be:	2214      	movs	r2, #20
 80011c0:	601a      	str	r2, [r3, #0]
				setTimer(3, timeOut);
 80011c2:	4b54      	ldr	r3, [pc, #336]	; (8001314 <fsm_for_input_processing+0xd28>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4619      	mov	r1, r3
 80011c8:	2003      	movs	r0, #3
 80011ca:	f000 ff3f 	bl	800204c <setTimer>
				button2State = BUTTON_PRESSED;
 80011ce:	4b52      	ldr	r3, [pc, #328]	; (8001318 <fsm_for_input_processing+0xd2c>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	701a      	strb	r2, [r3, #0]
			break;
 80011d4:	e01f      	b.n	8001216 <fsm_for_input_processing+0xc2a>
			if (!is_button_pressed(1))
 80011d6:	2001      	movs	r0, #1
 80011d8:	f000 fa1a 	bl	8001610 <is_button_pressed>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d103      	bne.n	80011ea <fsm_for_input_processing+0xbfe>
				button2State = BUTTON_RELEASED;
 80011e2:	4b4d      	ldr	r3, [pc, #308]	; (8001318 <fsm_for_input_processing+0xd2c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	701a      	strb	r2, [r3, #0]
			break;
 80011e8:	e017      	b.n	800121a <fsm_for_input_processing+0xc2e>
				if (is_button_pressed_1s(1))
 80011ea:	2001      	movs	r0, #1
 80011ec:	f000 fa2a 	bl	8001644 <is_button_pressed_1s>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d011      	beq.n	800121a <fsm_for_input_processing+0xc2e>
					button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80011f6:	4b48      	ldr	r3, [pc, #288]	; (8001318 <fsm_for_input_processing+0xd2c>)
 80011f8:	2202      	movs	r2, #2
 80011fa:	701a      	strb	r2, [r3, #0]
			break;
 80011fc:	e00d      	b.n	800121a <fsm_for_input_processing+0xc2e>
			if (!is_button_pressed(1))
 80011fe:	2001      	movs	r0, #1
 8001200:	f000 fa06 	bl	8001610 <is_button_pressed>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d109      	bne.n	800121e <fsm_for_input_processing+0xc32>
				button2State = BUTTON_RELEASED;
 800120a:	4b43      	ldr	r3, [pc, #268]	; (8001318 <fsm_for_input_processing+0xd2c>)
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]
			break;
 8001210:	e005      	b.n	800121e <fsm_for_input_processing+0xc32>
			break;
 8001212:	bf00      	nop
 8001214:	e15a      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 8001216:	bf00      	nop
 8001218:	e158      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 800121a:	bf00      	nop
 800121c:	e156      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 800121e:	bf00      	nop
		}

		break;
 8001220:	e154      	b.n	80014cc <fsm_for_input_processing+0xee0>
	case CONFIG:
		displayTrafficLight(prev_status);
 8001222:	4b34      	ldr	r3, [pc, #208]	; (80012f4 <fsm_for_input_processing+0xd08>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f000 fa26 	bl	8001678 <displayTrafficLight>

		if (timer_flag[0] == 1)
 800122c:	4b32      	ldr	r3, [pc, #200]	; (80012f8 <fsm_for_input_processing+0xd0c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d101      	bne.n	8001238 <fsm_for_input_processing+0xc4c>
		{
			toggle_previous_status();
 8001234:	f7fe ffe8 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 8001238:	4b2f      	ldr	r3, [pc, #188]	; (80012f8 <fsm_for_input_processing+0xd0c>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d114      	bne.n	800126a <fsm_for_input_processing+0xc7e>
		{
			update7SEG(index_led++);
 8001240:	4b2e      	ldr	r3, [pc, #184]	; (80012fc <fsm_for_input_processing+0xd10>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	1c5a      	adds	r2, r3, #1
 8001246:	492d      	ldr	r1, [pc, #180]	; (80012fc <fsm_for_input_processing+0xd10>)
 8001248:	600a      	str	r2, [r1, #0]
 800124a:	4618      	mov	r0, r3
 800124c:	f000 fc7a 	bl	8001b44 <update7SEG>
			if (index_led >= 6) index_led = 0;
 8001250:	4b2a      	ldr	r3, [pc, #168]	; (80012fc <fsm_for_input_processing+0xd10>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2b05      	cmp	r3, #5
 8001256:	dd02      	ble.n	800125e <fsm_for_input_processing+0xc72>
 8001258:	4b28      	ldr	r3, [pc, #160]	; (80012fc <fsm_for_input_processing+0xd10>)
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 800125e:	4b28      	ldr	r3, [pc, #160]	; (8001300 <fsm_for_input_processing+0xd14>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4619      	mov	r1, r3
 8001264:	2001      	movs	r0, #1
 8001266:	f000 fef1 	bl	800204c <setTimer>
		}

		if (timer_flag[3] == 1)
 800126a:	4b23      	ldr	r3, [pc, #140]	; (80012f8 <fsm_for_input_processing+0xd0c>)
 800126c:	68db      	ldr	r3, [r3, #12]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d108      	bne.n	8001284 <fsm_for_input_processing+0xc98>
		{
			restore_time_remaining();
 8001272:	f7ff f8c7 	bl	8000404 <restore_time_remaining>
			prev_state = state;
 8001276:	4b23      	ldr	r3, [pc, #140]	; (8001304 <fsm_for_input_processing+0xd18>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a23      	ldr	r2, [pc, #140]	; (8001308 <fsm_for_input_processing+0xd1c>)
 800127c:	6013      	str	r3, [r2, #0]
			state = TIMEOUT;
 800127e:	4b21      	ldr	r3, [pc, #132]	; (8001304 <fsm_for_input_processing+0xd18>)
 8001280:	2215      	movs	r2, #21
 8001282:	601a      	str	r2, [r3, #0]
		default:
			break;
		}*/

		// Processing button 2
		switch (button2State) {
 8001284:	4b24      	ldr	r3, [pc, #144]	; (8001318 <fsm_for_input_processing+0xd2c>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	2b02      	cmp	r3, #2
 800128a:	d051      	beq.n	8001330 <fsm_for_input_processing+0xd44>
 800128c:	2b02      	cmp	r3, #2
 800128e:	dc65      	bgt.n	800135c <fsm_for_input_processing+0xd70>
 8001290:	2b00      	cmp	r3, #0
 8001292:	d002      	beq.n	800129a <fsm_for_input_processing+0xcae>
 8001294:	2b01      	cmp	r3, #1
 8001296:	d012      	beq.n	80012be <fsm_for_input_processing+0xcd2>
				button2State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 8001298:	e060      	b.n	800135c <fsm_for_input_processing+0xd70>
			if (is_button_pressed(1))
 800129a:	2001      	movs	r0, #1
 800129c:	f000 f9b8 	bl	8001610 <is_button_pressed>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d05c      	beq.n	8001360 <fsm_for_input_processing+0xd74>
				increase_tr_with_mode();
 80012a6:	f7ff f80f 	bl	80002c8 <increase_tr_with_mode>
				setTimer(3, timeOut);
 80012aa:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <fsm_for_input_processing+0xd28>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4619      	mov	r1, r3
 80012b0:	2003      	movs	r0, #3
 80012b2:	f000 fecb 	bl	800204c <setTimer>
				button2State = BUTTON_PRESSED;
 80012b6:	4b18      	ldr	r3, [pc, #96]	; (8001318 <fsm_for_input_processing+0xd2c>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	701a      	strb	r2, [r3, #0]
			break;
 80012bc:	e050      	b.n	8001360 <fsm_for_input_processing+0xd74>
			if (!is_button_pressed(1))
 80012be:	2001      	movs	r0, #1
 80012c0:	f000 f9a6 	bl	8001610 <is_button_pressed>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d103      	bne.n	80012d2 <fsm_for_input_processing+0xce6>
				button2State = BUTTON_RELEASED;
 80012ca:	4b13      	ldr	r3, [pc, #76]	; (8001318 <fsm_for_input_processing+0xd2c>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
			break;
 80012d0:	e048      	b.n	8001364 <fsm_for_input_processing+0xd78>
				if (is_button_pressed_1s(1))
 80012d2:	2001      	movs	r0, #1
 80012d4:	f000 f9b6 	bl	8001644 <is_button_pressed_1s>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d042      	beq.n	8001364 <fsm_for_input_processing+0xd78>
					setTimer(4, timerFlash);
 80012de:	4b13      	ldr	r3, [pc, #76]	; (800132c <fsm_for_input_processing+0xd40>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4619      	mov	r1, r3
 80012e4:	2004      	movs	r0, #4
 80012e6:	f000 feb1 	bl	800204c <setTimer>
					button2State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80012ea:	4b0b      	ldr	r3, [pc, #44]	; (8001318 <fsm_for_input_processing+0xd2c>)
 80012ec:	2202      	movs	r2, #2
 80012ee:	701a      	strb	r2, [r3, #0]
			break;
 80012f0:	e038      	b.n	8001364 <fsm_for_input_processing+0xd78>
 80012f2:	bf00      	nop
 80012f4:	200000d0 	.word	0x200000d0
 80012f8:	20000098 	.word	0x20000098
 80012fc:	200000c0 	.word	0x200000c0
 8001300:	20000008 	.word	0x20000008
 8001304:	200000c8 	.word	0x200000c8
 8001308:	200000cc 	.word	0x200000cc
 800130c:	200000e4 	.word	0x200000e4
 8001310:	200000c4 	.word	0x200000c4
 8001314:	20000010 	.word	0x20000010
 8001318:	200000e5 	.word	0x200000e5
 800131c:	2000002c 	.word	0x2000002c
 8001320:	20000034 	.word	0x20000034
 8001324:	200000d4 	.word	0x200000d4
 8001328:	200000d8 	.word	0x200000d8
 800132c:	20000004 	.word	0x20000004
			if (timer_flag[4] == 1)
 8001330:	4b67      	ldr	r3, [pc, #412]	; (80014d0 <fsm_for_input_processing+0xee4>)
 8001332:	691b      	ldr	r3, [r3, #16]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d107      	bne.n	8001348 <fsm_for_input_processing+0xd5c>
				increase_tr_with_mode();
 8001338:	f7fe ffc6 	bl	80002c8 <increase_tr_with_mode>
				setTimer(4, timerFlash);
 800133c:	4b65      	ldr	r3, [pc, #404]	; (80014d4 <fsm_for_input_processing+0xee8>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4619      	mov	r1, r3
 8001342:	2004      	movs	r0, #4
 8001344:	f000 fe82 	bl	800204c <setTimer>
			if (!is_button_pressed(1))
 8001348:	2001      	movs	r0, #1
 800134a:	f000 f961 	bl	8001610 <is_button_pressed>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d109      	bne.n	8001368 <fsm_for_input_processing+0xd7c>
				button2State = BUTTON_RELEASED;
 8001354:	4b60      	ldr	r3, [pc, #384]	; (80014d8 <fsm_for_input_processing+0xeec>)
 8001356:	2200      	movs	r2, #0
 8001358:	701a      	strb	r2, [r3, #0]
			break;
 800135a:	e005      	b.n	8001368 <fsm_for_input_processing+0xd7c>
			break;
 800135c:	bf00      	nop
 800135e:	e004      	b.n	800136a <fsm_for_input_processing+0xd7e>
			break;
 8001360:	bf00      	nop
 8001362:	e002      	b.n	800136a <fsm_for_input_processing+0xd7e>
			break;
 8001364:	bf00      	nop
 8001366:	e000      	b.n	800136a <fsm_for_input_processing+0xd7e>
			break;
 8001368:	bf00      	nop
		}

		// Processing button 3
		switch (button3State) {
 800136a:	4b5c      	ldr	r3, [pc, #368]	; (80014dc <fsm_for_input_processing+0xef0>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b02      	cmp	r3, #2
 8001370:	d02b      	beq.n	80013ca <fsm_for_input_processing+0xdde>
 8001372:	2b02      	cmp	r3, #2
 8001374:	dc33      	bgt.n	80013de <fsm_for_input_processing+0xdf2>
 8001376:	2b00      	cmp	r3, #0
 8001378:	d002      	beq.n	8001380 <fsm_for_input_processing+0xd94>
 800137a:	2b01      	cmp	r3, #1
 800137c:	d011      	beq.n	80013a2 <fsm_for_input_processing+0xdb6>
				button3State = BUTTON_RELEASED;
				//TODO
			}
			break;
		default:
			break;
 800137e:	e02e      	b.n	80013de <fsm_for_input_processing+0xdf2>
			if (is_button_pressed(2))
 8001380:	2002      	movs	r0, #2
 8001382:	f000 f945 	bl	8001610 <is_button_pressed>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d02a      	beq.n	80013e2 <fsm_for_input_processing+0xdf6>
				prev_state  = state;
 800138c:	4b54      	ldr	r3, [pc, #336]	; (80014e0 <fsm_for_input_processing+0xef4>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a54      	ldr	r2, [pc, #336]	; (80014e4 <fsm_for_input_processing+0xef8>)
 8001392:	6013      	str	r3, [r2, #0]
				state = UPDATE_CONFIG;
 8001394:	4b52      	ldr	r3, [pc, #328]	; (80014e0 <fsm_for_input_processing+0xef4>)
 8001396:	2216      	movs	r2, #22
 8001398:	601a      	str	r2, [r3, #0]
				button3State = BUTTON_PRESSED;
 800139a:	4b50      	ldr	r3, [pc, #320]	; (80014dc <fsm_for_input_processing+0xef0>)
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]
			break;
 80013a0:	e01f      	b.n	80013e2 <fsm_for_input_processing+0xdf6>
			if (!is_button_pressed(2))
 80013a2:	2002      	movs	r0, #2
 80013a4:	f000 f934 	bl	8001610 <is_button_pressed>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d103      	bne.n	80013b6 <fsm_for_input_processing+0xdca>
				button3State = BUTTON_RELEASED;
 80013ae:	4b4b      	ldr	r3, [pc, #300]	; (80014dc <fsm_for_input_processing+0xef0>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
			break;
 80013b4:	e017      	b.n	80013e6 <fsm_for_input_processing+0xdfa>
				if (is_button_pressed_1s(2))
 80013b6:	2002      	movs	r0, #2
 80013b8:	f000 f944 	bl	8001644 <is_button_pressed_1s>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d011      	beq.n	80013e6 <fsm_for_input_processing+0xdfa>
					button3State = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80013c2:	4b46      	ldr	r3, [pc, #280]	; (80014dc <fsm_for_input_processing+0xef0>)
 80013c4:	2202      	movs	r2, #2
 80013c6:	701a      	strb	r2, [r3, #0]
			break;
 80013c8:	e00d      	b.n	80013e6 <fsm_for_input_processing+0xdfa>
			if (!is_button_pressed(2))
 80013ca:	2002      	movs	r0, #2
 80013cc:	f000 f920 	bl	8001610 <is_button_pressed>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d109      	bne.n	80013ea <fsm_for_input_processing+0xdfe>
				button3State = BUTTON_RELEASED;
 80013d6:	4b41      	ldr	r3, [pc, #260]	; (80014dc <fsm_for_input_processing+0xef0>)
 80013d8:	2200      	movs	r2, #0
 80013da:	701a      	strb	r2, [r3, #0]
			break;
 80013dc:	e005      	b.n	80013ea <fsm_for_input_processing+0xdfe>
			break;
 80013de:	bf00      	nop
 80013e0:	e074      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 80013e2:	bf00      	nop
 80013e4:	e072      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 80013e6:	bf00      	nop
 80013e8:	e070      	b.n	80014cc <fsm_for_input_processing+0xee0>
			break;
 80013ea:	bf00      	nop
		}

		break;
 80013ec:	e06e      	b.n	80014cc <fsm_for_input_processing+0xee0>
	case TIMEOUT:
		displayTrafficLight(prev_status);
 80013ee:	4b3e      	ldr	r3, [pc, #248]	; (80014e8 <fsm_for_input_processing+0xefc>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f000 f940 	bl	8001678 <displayTrafficLight>

		if (timer_flag[0] == 1)
 80013f8:	4b35      	ldr	r3, [pc, #212]	; (80014d0 <fsm_for_input_processing+0xee4>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d101      	bne.n	8001404 <fsm_for_input_processing+0xe18>
		{
			toggle_previous_status();
 8001400:	f7fe ff02 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 8001404:	4b32      	ldr	r3, [pc, #200]	; (80014d0 <fsm_for_input_processing+0xee4>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d114      	bne.n	8001436 <fsm_for_input_processing+0xe4a>
		{
			update7SEG(index_led++);
 800140c:	4b37      	ldr	r3, [pc, #220]	; (80014ec <fsm_for_input_processing+0xf00>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	1c5a      	adds	r2, r3, #1
 8001412:	4936      	ldr	r1, [pc, #216]	; (80014ec <fsm_for_input_processing+0xf00>)
 8001414:	600a      	str	r2, [r1, #0]
 8001416:	4618      	mov	r0, r3
 8001418:	f000 fb94 	bl	8001b44 <update7SEG>
			if (index_led >= 6) index_led = 0;
 800141c:	4b33      	ldr	r3, [pc, #204]	; (80014ec <fsm_for_input_processing+0xf00>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b05      	cmp	r3, #5
 8001422:	dd02      	ble.n	800142a <fsm_for_input_processing+0xe3e>
 8001424:	4b31      	ldr	r3, [pc, #196]	; (80014ec <fsm_for_input_processing+0xf00>)
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 800142a:	4b31      	ldr	r3, [pc, #196]	; (80014f0 <fsm_for_input_processing+0xf04>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4619      	mov	r1, r3
 8001430:	2001      	movs	r0, #1
 8001432:	f000 fe0b 	bl	800204c <setTimer>
		}

		prev_state = state;
 8001436:	4b2a      	ldr	r3, [pc, #168]	; (80014e0 <fsm_for_input_processing+0xef4>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a2a      	ldr	r2, [pc, #168]	; (80014e4 <fsm_for_input_processing+0xef8>)
 800143c:	6013      	str	r3, [r2, #0]
		state = UPDATE_CONFIG;
 800143e:	4b28      	ldr	r3, [pc, #160]	; (80014e0 <fsm_for_input_processing+0xef4>)
 8001440:	2216      	movs	r2, #22
 8001442:	601a      	str	r2, [r3, #0]

		break;
 8001444:	e042      	b.n	80014cc <fsm_for_input_processing+0xee0>
	case UPDATE_CONFIG:
		displayTrafficLight(prev_status);
 8001446:	4b28      	ldr	r3, [pc, #160]	; (80014e8 <fsm_for_input_processing+0xefc>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4618      	mov	r0, r3
 800144c:	f000 f914 	bl	8001678 <displayTrafficLight>

		if (timer_flag[0] == 1)
 8001450:	4b1f      	ldr	r3, [pc, #124]	; (80014d0 <fsm_for_input_processing+0xee4>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d101      	bne.n	800145c <fsm_for_input_processing+0xe70>
		{
			toggle_previous_status();
 8001458:	f7fe fed6 	bl	8000208 <toggle_previous_status>
		}

		if (timer_flag[1] == 1)
 800145c:	4b1c      	ldr	r3, [pc, #112]	; (80014d0 <fsm_for_input_processing+0xee4>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	2b01      	cmp	r3, #1
 8001462:	d114      	bne.n	800148e <fsm_for_input_processing+0xea2>
		{
			update7SEG(index_led++);
 8001464:	4b21      	ldr	r3, [pc, #132]	; (80014ec <fsm_for_input_processing+0xf00>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	1c5a      	adds	r2, r3, #1
 800146a:	4920      	ldr	r1, [pc, #128]	; (80014ec <fsm_for_input_processing+0xf00>)
 800146c:	600a      	str	r2, [r1, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f000 fb68 	bl	8001b44 <update7SEG>
			if (index_led >= 6) index_led = 0;
 8001474:	4b1d      	ldr	r3, [pc, #116]	; (80014ec <fsm_for_input_processing+0xf00>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b05      	cmp	r3, #5
 800147a:	dd02      	ble.n	8001482 <fsm_for_input_processing+0xe96>
 800147c:	4b1b      	ldr	r3, [pc, #108]	; (80014ec <fsm_for_input_processing+0xf00>)
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
			setTimer(1, timerScan);
 8001482:	4b1b      	ldr	r3, [pc, #108]	; (80014f0 <fsm_for_input_processing+0xf04>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4619      	mov	r1, r3
 8001488:	2001      	movs	r0, #1
 800148a:	f000 fddf 	bl	800204c <setTimer>
		}

		if (timer_flag[2] == 1)
 800148e:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <fsm_for_input_processing+0xee4>)
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d105      	bne.n	80014a2 <fsm_for_input_processing+0xeb6>
		{
			setTimer(2, timer1sec);
 8001496:	4b17      	ldr	r3, [pc, #92]	; (80014f4 <fsm_for_input_processing+0xf08>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4619      	mov	r1, r3
 800149c:	2002      	movs	r0, #2
 800149e:	f000 fdd5 	bl	800204c <setTimer>
		}

		if (prev_state == TIMEOUT)
 80014a2:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <fsm_for_input_processing+0xef8>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2b15      	cmp	r3, #21
 80014a8:	d103      	bne.n	80014b2 <fsm_for_input_processing+0xec6>
		{
			restore_time_remaining();
 80014aa:	f7fe ffab 	bl	8000404 <restore_time_remaining>
			continue_previous_status();
 80014ae:	f7fe fff7 	bl	80004a0 <continue_previous_status>
		}

		if (prev_state == CONFIG)
 80014b2:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <fsm_for_input_processing+0xef8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b14      	cmp	r3, #20
 80014b8:	d103      	bne.n	80014c2 <fsm_for_input_processing+0xed6>
		{
			processing_time_remaining();
 80014ba:	f7ff f82f 	bl	800051c <processing_time_remaining>
			continue_previous_status();
 80014be:	f7fe ffef 	bl	80004a0 <continue_previous_status>
		}

		mode = 0;
 80014c2:	4b0d      	ldr	r3, [pc, #52]	; (80014f8 <fsm_for_input_processing+0xf0c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]

		break;
 80014c8:	e000      	b.n	80014cc <fsm_for_input_processing+0xee0>
	default:
		break;
 80014ca:	bf00      	nop
	}
}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20000098 	.word	0x20000098
 80014d4:	20000004 	.word	0x20000004
 80014d8:	200000e5 	.word	0x200000e5
 80014dc:	200000e6 	.word	0x200000e6
 80014e0:	200000c8 	.word	0x200000c8
 80014e4:	200000cc 	.word	0x200000cc
 80014e8:	200000d0 	.word	0x200000d0
 80014ec:	200000c0 	.word	0x200000c0
 80014f0:	20000008 	.word	0x20000008
 80014f4:	2000000c 	.word	0x2000000c
 80014f8:	200000c4 	.word	0x200000c4

080014fc <read_button>:
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];


GPIO_PinState read_button(int index)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
    switch (index)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2b02      	cmp	r3, #2
 8001508:	d017      	beq.n	800153a <read_button+0x3e>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b02      	cmp	r3, #2
 800150e:	dc1b      	bgt.n	8001548 <read_button+0x4c>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d003      	beq.n	800151e <read_button+0x22>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2b01      	cmp	r3, #1
 800151a:	d007      	beq.n	800152c <read_button+0x30>
 800151c:	e014      	b.n	8001548 <read_button+0x4c>
    {
        case 0:
        	return HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 800151e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001522:	480c      	ldr	r0, [pc, #48]	; (8001554 <read_button+0x58>)
 8001524:	f001 f8f6 	bl	8002714 <HAL_GPIO_ReadPin>
 8001528:	4603      	mov	r3, r0
 800152a:	e00e      	b.n	800154a <read_button+0x4e>
        case 1:
        	return HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 800152c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001530:	4808      	ldr	r0, [pc, #32]	; (8001554 <read_button+0x58>)
 8001532:	f001 f8ef 	bl	8002714 <HAL_GPIO_ReadPin>
 8001536:	4603      	mov	r3, r0
 8001538:	e007      	b.n	800154a <read_button+0x4e>
        case 2:
        	return HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
 800153a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800153e:	4805      	ldr	r0, [pc, #20]	; (8001554 <read_button+0x58>)
 8001540:	f001 f8e8 	bl	8002714 <HAL_GPIO_ReadPin>
 8001544:	4603      	mov	r3, r0
 8001546:	e000      	b.n	800154a <read_button+0x4e>
        default:
        	return GPIO_PIN_SET;
 8001548:	2301      	movs	r3, #1
    }
}
 800154a:	4618      	mov	r0, r3
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40011000 	.word	0x40011000

08001558 <button_reading>:


void button_reading(void) {
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]
 8001562:	e042      	b.n	80015ea <button_reading+0x92>
	{
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8001564:	79fa      	ldrb	r2, [r7, #7]
 8001566:	79fb      	ldrb	r3, [r7, #7]
 8001568:	4924      	ldr	r1, [pc, #144]	; (80015fc <button_reading+0xa4>)
 800156a:	5c89      	ldrb	r1, [r1, r2]
 800156c:	4a24      	ldr	r2, [pc, #144]	; (8001600 <button_reading+0xa8>)
 800156e:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = read_button(i);
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	79fc      	ldrb	r4, [r7, #7]
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff ffc1 	bl	80014fc <read_button>
 800157a:	4603      	mov	r3, r0
 800157c:	461a      	mov	r2, r3
 800157e:	4b1f      	ldr	r3, [pc, #124]	; (80015fc <button_reading+0xa4>)
 8001580:	551a      	strb	r2, [r3, r4]
		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	4a1d      	ldr	r2, [pc, #116]	; (80015fc <button_reading+0xa4>)
 8001586:	5cd2      	ldrb	r2, [r2, r3]
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	491d      	ldr	r1, [pc, #116]	; (8001600 <button_reading+0xa8>)
 800158c:	5ccb      	ldrb	r3, [r1, r3]
 800158e:	429a      	cmp	r2, r3
 8001590:	d128      	bne.n	80015e4 <button_reading+0x8c>
		{
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8001592:	79fa      	ldrb	r2, [r7, #7]
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	4919      	ldr	r1, [pc, #100]	; (80015fc <button_reading+0xa4>)
 8001598:	5c89      	ldrb	r1, [r1, r2]
 800159a:	4a1a      	ldr	r2, [pc, #104]	; (8001604 <button_reading+0xac>)
 800159c:	54d1      	strb	r1, [r2, r3]
			if (buttonBuffer[i] == BUTTON_IS_PRESSED)
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	4a18      	ldr	r2, [pc, #96]	; (8001604 <button_reading+0xac>)
 80015a2:	5cd3      	ldrb	r3, [r2, r3]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d114      	bne.n	80015d2 <button_reading+0x7a>
			{
				 //if a button is pressed, we start counting
				 if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	4a17      	ldr	r2, [pc, #92]	; (8001608 <button_reading+0xb0>)
 80015ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015b0:	2b63      	cmp	r3, #99	; 0x63
 80015b2:	d809      	bhi.n	80015c8 <button_reading+0x70>
					 counterForButtonPress1s[i]++;
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	4a14      	ldr	r2, [pc, #80]	; (8001608 <button_reading+0xb0>)
 80015b8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80015bc:	3201      	adds	r2, #1
 80015be:	b291      	uxth	r1, r2
 80015c0:	4a11      	ldr	r2, [pc, #68]	; (8001608 <button_reading+0xb0>)
 80015c2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80015c6:	e00d      	b.n	80015e4 <button_reading+0x8c>
				 } else {
					 //the flag is turned on when 1 second has passed
					 //since the button is pressed.
					 flagForButtonPress1s[i] = 1;
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	4a10      	ldr	r2, [pc, #64]	; (800160c <button_reading+0xb4>)
 80015cc:	2101      	movs	r1, #1
 80015ce:	54d1      	strb	r1, [r2, r3]
 80015d0:	e008      	b.n	80015e4 <button_reading+0x8c>
					 //todo
				 }
			} else {
				 counterForButtonPress1s[i] = 0;
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	4a0c      	ldr	r2, [pc, #48]	; (8001608 <button_reading+0xb0>)
 80015d6:	2100      	movs	r1, #0
 80015d8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				 flagForButtonPress1s[i] = 0;
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	4a0b      	ldr	r2, [pc, #44]	; (800160c <button_reading+0xb4>)
 80015e0:	2100      	movs	r1, #0
 80015e2:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	3301      	adds	r3, #1
 80015e8:	71fb      	strb	r3, [r7, #7]
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d9b9      	bls.n	8001564 <button_reading+0xc>
			}
		}
	}
}
 80015f0:	bf00      	nop
 80015f2:	bf00      	nop
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd90      	pop	{r4, r7, pc}
 80015fa:	bf00      	nop
 80015fc:	200000ec 	.word	0x200000ec
 8001600:	200000f0 	.word	0x200000f0
 8001604:	200000e8 	.word	0x200000e8
 8001608:	200000f8 	.word	0x200000f8
 800160c:	200000f4 	.word	0x200000f4

08001610 <is_button_pressed>:

unsigned int is_button_pressed(unsigned int index) {
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2b02      	cmp	r3, #2
 800161c:	d901      	bls.n	8001622 <is_button_pressed+0x12>
 800161e:	2300      	movs	r3, #0
 8001620:	e008      	b.n	8001634 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8001622:	4a07      	ldr	r2, [pc, #28]	; (8001640 <is_button_pressed+0x30>)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4413      	add	r3, r2
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b00      	cmp	r3, #0
 800162c:	bf0c      	ite	eq
 800162e:	2301      	moveq	r3, #1
 8001630:	2300      	movne	r3, #0
 8001632:	b2db      	uxtb	r3, r3
}
 8001634:	4618      	mov	r0, r3
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	200000e8 	.word	0x200000e8

08001644 <is_button_pressed_1s>:


unsigned int is_button_pressed_1s(unsigned int index){
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b02      	cmp	r3, #2
 8001650:	d901      	bls.n	8001656 <is_button_pressed_1s+0x12>
 8001652:	2300      	movs	r3, #0
 8001654:	e008      	b.n	8001668 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8001656:	4a07      	ldr	r2, [pc, #28]	; (8001674 <is_button_pressed_1s+0x30>)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4413      	add	r3, r2
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b01      	cmp	r3, #1
 8001660:	bf0c      	ite	eq
 8001662:	2301      	moveq	r3, #1
 8001664:	2300      	movne	r3, #0
 8001666:	b2db      	uxtb	r3, r3
}
 8001668:	4618      	mov	r0, r3
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	bc80      	pop	{r7}
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	200000f4 	.word	0x200000f4

08001678 <displayTrafficLight>:
#include "main.h"
#include "led_display.h"

// direction = state {0,1,2,3,4}
void displayTrafficLight(int direction)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2b04      	cmp	r3, #4
 8001684:	f200 80c7 	bhi.w	8001816 <displayTrafficLight+0x19e>
 8001688:	a201      	add	r2, pc, #4	; (adr r2, 8001690 <displayTrafficLight+0x18>)
 800168a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168e:	bf00      	nop
 8001690:	080016a5 	.word	0x080016a5
 8001694:	080016ef 	.word	0x080016ef
 8001698:	08001739 	.word	0x08001739
 800169c:	08001783 	.word	0x08001783
 80016a0:	080017cd 	.word	0x080017cd
	switch (direction)
	{
		case 0:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, RESET);
 80016a4:	2200      	movs	r2, #0
 80016a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016aa:	485d      	ldr	r0, [pc, #372]	; (8001820 <displayTrafficLight+0x1a8>)
 80016ac:	f001 f849 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 80016b0:	2200      	movs	r2, #0
 80016b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016b6:	485a      	ldr	r0, [pc, #360]	; (8001820 <displayTrafficLight+0x1a8>)
 80016b8:	f001 f843 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 80016bc:	2200      	movs	r2, #0
 80016be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016c2:	4857      	ldr	r0, [pc, #348]	; (8001820 <displayTrafficLight+0x1a8>)
 80016c4:	f001 f83d 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, RESET);
 80016c8:	2200      	movs	r2, #0
 80016ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016ce:	4854      	ldr	r0, [pc, #336]	; (8001820 <displayTrafficLight+0x1a8>)
 80016d0:	f001 f837 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 80016d4:	2200      	movs	r2, #0
 80016d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016da:	4851      	ldr	r0, [pc, #324]	; (8001820 <displayTrafficLight+0x1a8>)
 80016dc:	f001 f831 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 80016e0:	2200      	movs	r2, #0
 80016e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016e6:	484e      	ldr	r0, [pc, #312]	; (8001820 <displayTrafficLight+0x1a8>)
 80016e8:	f001 f82b 	bl	8002742 <HAL_GPIO_WritePin>
			break;
 80016ec:	e094      	b.n	8001818 <displayTrafficLight+0x1a0>
		case 1:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, RESET);
 80016ee:	2200      	movs	r2, #0
 80016f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016f4:	484a      	ldr	r0, [pc, #296]	; (8001820 <displayTrafficLight+0x1a8>)
 80016f6:	f001 f824 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 80016fa:	2200      	movs	r2, #0
 80016fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001700:	4847      	ldr	r0, [pc, #284]	; (8001820 <displayTrafficLight+0x1a8>)
 8001702:	f001 f81e 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, SET);
 8001706:	2201      	movs	r2, #1
 8001708:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800170c:	4844      	ldr	r0, [pc, #272]	; (8001820 <displayTrafficLight+0x1a8>)
 800170e:	f001 f818 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, SET);
 8001712:	2201      	movs	r2, #1
 8001714:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001718:	4841      	ldr	r0, [pc, #260]	; (8001820 <displayTrafficLight+0x1a8>)
 800171a:	f001 f812 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 800171e:	2200      	movs	r2, #0
 8001720:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001724:	483e      	ldr	r0, [pc, #248]	; (8001820 <displayTrafficLight+0x1a8>)
 8001726:	f001 f80c 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 800172a:	2200      	movs	r2, #0
 800172c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001730:	483b      	ldr	r0, [pc, #236]	; (8001820 <displayTrafficLight+0x1a8>)
 8001732:	f001 f806 	bl	8002742 <HAL_GPIO_WritePin>
			break;
 8001736:	e06f      	b.n	8001818 <displayTrafficLight+0x1a0>
		case 2:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, RESET);
 8001738:	2200      	movs	r2, #0
 800173a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800173e:	4838      	ldr	r0, [pc, #224]	; (8001820 <displayTrafficLight+0x1a8>)
 8001740:	f000 ffff 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, SET);
 8001744:	2201      	movs	r2, #1
 8001746:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800174a:	4835      	ldr	r0, [pc, #212]	; (8001820 <displayTrafficLight+0x1a8>)
 800174c:	f000 fff9 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 8001750:	2200      	movs	r2, #0
 8001752:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001756:	4832      	ldr	r0, [pc, #200]	; (8001820 <displayTrafficLight+0x1a8>)
 8001758:	f000 fff3 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, SET);
 800175c:	2201      	movs	r2, #1
 800175e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001762:	482f      	ldr	r0, [pc, #188]	; (8001820 <displayTrafficLight+0x1a8>)
 8001764:	f000 ffed 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 8001768:	2200      	movs	r2, #0
 800176a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800176e:	482c      	ldr	r0, [pc, #176]	; (8001820 <displayTrafficLight+0x1a8>)
 8001770:	f000 ffe7 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 8001774:	2200      	movs	r2, #0
 8001776:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800177a:	4829      	ldr	r0, [pc, #164]	; (8001820 <displayTrafficLight+0x1a8>)
 800177c:	f000 ffe1 	bl	8002742 <HAL_GPIO_WritePin>
			break;
 8001780:	e04a      	b.n	8001818 <displayTrafficLight+0x1a0>
		case 3:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, SET);
 8001782:	2201      	movs	r2, #1
 8001784:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001788:	4825      	ldr	r0, [pc, #148]	; (8001820 <displayTrafficLight+0x1a8>)
 800178a:	f000 ffda 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 800178e:	2200      	movs	r2, #0
 8001790:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001794:	4822      	ldr	r0, [pc, #136]	; (8001820 <displayTrafficLight+0x1a8>)
 8001796:	f000 ffd4 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 800179a:	2200      	movs	r2, #0
 800179c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017a0:	481f      	ldr	r0, [pc, #124]	; (8001820 <displayTrafficLight+0x1a8>)
 80017a2:	f000 ffce 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, RESET);
 80017a6:	2200      	movs	r2, #0
 80017a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017ac:	481c      	ldr	r0, [pc, #112]	; (8001820 <displayTrafficLight+0x1a8>)
 80017ae:	f000 ffc8 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, RESET);
 80017b2:	2200      	movs	r2, #0
 80017b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017b8:	4819      	ldr	r0, [pc, #100]	; (8001820 <displayTrafficLight+0x1a8>)
 80017ba:	f000 ffc2 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, SET);
 80017be:	2201      	movs	r2, #1
 80017c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017c4:	4816      	ldr	r0, [pc, #88]	; (8001820 <displayTrafficLight+0x1a8>)
 80017c6:	f000 ffbc 	bl	8002742 <HAL_GPIO_WritePin>
			break;
 80017ca:	e025      	b.n	8001818 <displayTrafficLight+0x1a0>
		case 4:
			HAL_GPIO_WritePin(NS_RED_GPIO_Port, NS_RED_Pin, SET);
 80017cc:	2201      	movs	r2, #1
 80017ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017d2:	4813      	ldr	r0, [pc, #76]	; (8001820 <displayTrafficLight+0x1a8>)
 80017d4:	f000 ffb5 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_YEL_GPIO_Port, NS_YEL_Pin, RESET);
 80017d8:	2200      	movs	r2, #0
 80017da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017de:	4810      	ldr	r0, [pc, #64]	; (8001820 <displayTrafficLight+0x1a8>)
 80017e0:	f000 ffaf 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(NS_GRE_GPIO_Port, NS_GRE_Pin, RESET);
 80017e4:	2200      	movs	r2, #0
 80017e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017ea:	480d      	ldr	r0, [pc, #52]	; (8001820 <displayTrafficLight+0x1a8>)
 80017ec:	f000 ffa9 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_RED_GPIO_Port, EW_RED_Pin, RESET);
 80017f0:	2200      	movs	r2, #0
 80017f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017f6:	480a      	ldr	r0, [pc, #40]	; (8001820 <displayTrafficLight+0x1a8>)
 80017f8:	f000 ffa3 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_YEL_GPIO_Port, EW_YEL_Pin, SET);
 80017fc:	2201      	movs	r2, #1
 80017fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001802:	4807      	ldr	r0, [pc, #28]	; (8001820 <displayTrafficLight+0x1a8>)
 8001804:	f000 ff9d 	bl	8002742 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EW_GRE_GPIO_Port, EW_GRE_Pin, RESET);
 8001808:	2200      	movs	r2, #0
 800180a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800180e:	4804      	ldr	r0, [pc, #16]	; (8001820 <displayTrafficLight+0x1a8>)
 8001810:	f000 ff97 	bl	8002742 <HAL_GPIO_WritePin>
			break;
 8001814:	e000      	b.n	8001818 <displayTrafficLight+0x1a0>
		default:
			break;
 8001816:	bf00      	nop
	}
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40010c00 	.word	0x40010c00

08001824 <display7SEG>:

void display7SEG(int num)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2b09      	cmp	r3, #9
 8001830:	f200 8180 	bhi.w	8001b34 <display7SEG+0x310>
 8001834:	a201      	add	r2, pc, #4	; (adr r2, 800183c <display7SEG+0x18>)
 8001836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800183a:	bf00      	nop
 800183c:	08001865 	.word	0x08001865
 8001840:	080018ad 	.word	0x080018ad
 8001844:	080018f5 	.word	0x080018f5
 8001848:	0800193d 	.word	0x0800193d
 800184c:	08001985 	.word	0x08001985
 8001850:	080019cd 	.word	0x080019cd
 8001854:	08001a15 	.word	0x08001a15
 8001858:	08001a5d 	.word	0x08001a5d
 800185c:	08001aa5 	.word	0x08001aa5
 8001860:	08001aed 	.word	0x08001aed
	switch (num)
	{
		case 0:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001864:	2200      	movs	r2, #0
 8001866:	2101      	movs	r1, #1
 8001868:	48b5      	ldr	r0, [pc, #724]	; (8001b40 <display7SEG+0x31c>)
 800186a:	f000 ff6a 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800186e:	2200      	movs	r2, #0
 8001870:	2102      	movs	r1, #2
 8001872:	48b3      	ldr	r0, [pc, #716]	; (8001b40 <display7SEG+0x31c>)
 8001874:	f000 ff65 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001878:	2200      	movs	r2, #0
 800187a:	2104      	movs	r1, #4
 800187c:	48b0      	ldr	r0, [pc, #704]	; (8001b40 <display7SEG+0x31c>)
 800187e:	f000 ff60 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001882:	2200      	movs	r2, #0
 8001884:	2108      	movs	r1, #8
 8001886:	48ae      	ldr	r0, [pc, #696]	; (8001b40 <display7SEG+0x31c>)
 8001888:	f000 ff5b 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 800188c:	2200      	movs	r2, #0
 800188e:	2110      	movs	r1, #16
 8001890:	48ab      	ldr	r0, [pc, #684]	; (8001b40 <display7SEG+0x31c>)
 8001892:	f000 ff56 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001896:	2200      	movs	r2, #0
 8001898:	2120      	movs	r1, #32
 800189a:	48a9      	ldr	r0, [pc, #676]	; (8001b40 <display7SEG+0x31c>)
 800189c:	f000 ff51 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80018a0:	2201      	movs	r2, #1
 80018a2:	2140      	movs	r1, #64	; 0x40
 80018a4:	48a6      	ldr	r0, [pc, #664]	; (8001b40 <display7SEG+0x31c>)
 80018a6:	f000 ff4c 	bl	8002742 <HAL_GPIO_WritePin>
			  break;
 80018aa:	e144      	b.n	8001b36 <display7SEG+0x312>
		case 1:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 80018ac:	2201      	movs	r2, #1
 80018ae:	2101      	movs	r1, #1
 80018b0:	48a3      	ldr	r0, [pc, #652]	; (8001b40 <display7SEG+0x31c>)
 80018b2:	f000 ff46 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2102      	movs	r1, #2
 80018ba:	48a1      	ldr	r0, [pc, #644]	; (8001b40 <display7SEG+0x31c>)
 80018bc:	f000 ff41 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80018c0:	2200      	movs	r2, #0
 80018c2:	2104      	movs	r1, #4
 80018c4:	489e      	ldr	r0, [pc, #632]	; (8001b40 <display7SEG+0x31c>)
 80018c6:	f000 ff3c 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80018ca:	2201      	movs	r2, #1
 80018cc:	2108      	movs	r1, #8
 80018ce:	489c      	ldr	r0, [pc, #624]	; (8001b40 <display7SEG+0x31c>)
 80018d0:	f000 ff37 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80018d4:	2201      	movs	r2, #1
 80018d6:	2110      	movs	r1, #16
 80018d8:	4899      	ldr	r0, [pc, #612]	; (8001b40 <display7SEG+0x31c>)
 80018da:	f000 ff32 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80018de:	2201      	movs	r2, #1
 80018e0:	2120      	movs	r1, #32
 80018e2:	4897      	ldr	r0, [pc, #604]	; (8001b40 <display7SEG+0x31c>)
 80018e4:	f000 ff2d 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80018e8:	2201      	movs	r2, #1
 80018ea:	2140      	movs	r1, #64	; 0x40
 80018ec:	4894      	ldr	r0, [pc, #592]	; (8001b40 <display7SEG+0x31c>)
 80018ee:	f000 ff28 	bl	8002742 <HAL_GPIO_WritePin>
			  break;
 80018f2:	e120      	b.n	8001b36 <display7SEG+0x312>
		case 2:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80018f4:	2200      	movs	r2, #0
 80018f6:	2101      	movs	r1, #1
 80018f8:	4891      	ldr	r0, [pc, #580]	; (8001b40 <display7SEG+0x31c>)
 80018fa:	f000 ff22 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80018fe:	2200      	movs	r2, #0
 8001900:	2102      	movs	r1, #2
 8001902:	488f      	ldr	r0, [pc, #572]	; (8001b40 <display7SEG+0x31c>)
 8001904:	f000 ff1d 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8001908:	2201      	movs	r2, #1
 800190a:	2104      	movs	r1, #4
 800190c:	488c      	ldr	r0, [pc, #560]	; (8001b40 <display7SEG+0x31c>)
 800190e:	f000 ff18 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001912:	2200      	movs	r2, #0
 8001914:	2108      	movs	r1, #8
 8001916:	488a      	ldr	r0, [pc, #552]	; (8001b40 <display7SEG+0x31c>)
 8001918:	f000 ff13 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 800191c:	2200      	movs	r2, #0
 800191e:	2110      	movs	r1, #16
 8001920:	4887      	ldr	r0, [pc, #540]	; (8001b40 <display7SEG+0x31c>)
 8001922:	f000 ff0e 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8001926:	2201      	movs	r2, #1
 8001928:	2120      	movs	r1, #32
 800192a:	4885      	ldr	r0, [pc, #532]	; (8001b40 <display7SEG+0x31c>)
 800192c:	f000 ff09 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001930:	2200      	movs	r2, #0
 8001932:	2140      	movs	r1, #64	; 0x40
 8001934:	4882      	ldr	r0, [pc, #520]	; (8001b40 <display7SEG+0x31c>)
 8001936:	f000 ff04 	bl	8002742 <HAL_GPIO_WritePin>
			  break;
 800193a:	e0fc      	b.n	8001b36 <display7SEG+0x312>
		case 3:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800193c:	2200      	movs	r2, #0
 800193e:	2101      	movs	r1, #1
 8001940:	487f      	ldr	r0, [pc, #508]	; (8001b40 <display7SEG+0x31c>)
 8001942:	f000 fefe 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001946:	2200      	movs	r2, #0
 8001948:	2102      	movs	r1, #2
 800194a:	487d      	ldr	r0, [pc, #500]	; (8001b40 <display7SEG+0x31c>)
 800194c:	f000 fef9 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001950:	2200      	movs	r2, #0
 8001952:	2104      	movs	r1, #4
 8001954:	487a      	ldr	r0, [pc, #488]	; (8001b40 <display7SEG+0x31c>)
 8001956:	f000 fef4 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800195a:	2200      	movs	r2, #0
 800195c:	2108      	movs	r1, #8
 800195e:	4878      	ldr	r0, [pc, #480]	; (8001b40 <display7SEG+0x31c>)
 8001960:	f000 feef 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001964:	2201      	movs	r2, #1
 8001966:	2110      	movs	r1, #16
 8001968:	4875      	ldr	r0, [pc, #468]	; (8001b40 <display7SEG+0x31c>)
 800196a:	f000 feea 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800196e:	2201      	movs	r2, #1
 8001970:	2120      	movs	r1, #32
 8001972:	4873      	ldr	r0, [pc, #460]	; (8001b40 <display7SEG+0x31c>)
 8001974:	f000 fee5 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001978:	2200      	movs	r2, #0
 800197a:	2140      	movs	r1, #64	; 0x40
 800197c:	4870      	ldr	r0, [pc, #448]	; (8001b40 <display7SEG+0x31c>)
 800197e:	f000 fee0 	bl	8002742 <HAL_GPIO_WritePin>
			  break;
 8001982:	e0d8      	b.n	8001b36 <display7SEG+0x312>
		case 4:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8001984:	2201      	movs	r2, #1
 8001986:	2101      	movs	r1, #1
 8001988:	486d      	ldr	r0, [pc, #436]	; (8001b40 <display7SEG+0x31c>)
 800198a:	f000 feda 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800198e:	2200      	movs	r2, #0
 8001990:	2102      	movs	r1, #2
 8001992:	486b      	ldr	r0, [pc, #428]	; (8001b40 <display7SEG+0x31c>)
 8001994:	f000 fed5 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001998:	2200      	movs	r2, #0
 800199a:	2104      	movs	r1, #4
 800199c:	4868      	ldr	r0, [pc, #416]	; (8001b40 <display7SEG+0x31c>)
 800199e:	f000 fed0 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80019a2:	2201      	movs	r2, #1
 80019a4:	2108      	movs	r1, #8
 80019a6:	4866      	ldr	r0, [pc, #408]	; (8001b40 <display7SEG+0x31c>)
 80019a8:	f000 fecb 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80019ac:	2201      	movs	r2, #1
 80019ae:	2110      	movs	r1, #16
 80019b0:	4863      	ldr	r0, [pc, #396]	; (8001b40 <display7SEG+0x31c>)
 80019b2:	f000 fec6 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2120      	movs	r1, #32
 80019ba:	4861      	ldr	r0, [pc, #388]	; (8001b40 <display7SEG+0x31c>)
 80019bc:	f000 fec1 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2140      	movs	r1, #64	; 0x40
 80019c4:	485e      	ldr	r0, [pc, #376]	; (8001b40 <display7SEG+0x31c>)
 80019c6:	f000 febc 	bl	8002742 <HAL_GPIO_WritePin>
			  break;
 80019ca:	e0b4      	b.n	8001b36 <display7SEG+0x312>
		case 5:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80019cc:	2200      	movs	r2, #0
 80019ce:	2101      	movs	r1, #1
 80019d0:	485b      	ldr	r0, [pc, #364]	; (8001b40 <display7SEG+0x31c>)
 80019d2:	f000 feb6 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80019d6:	2201      	movs	r2, #1
 80019d8:	2102      	movs	r1, #2
 80019da:	4859      	ldr	r0, [pc, #356]	; (8001b40 <display7SEG+0x31c>)
 80019dc:	f000 feb1 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80019e0:	2200      	movs	r2, #0
 80019e2:	2104      	movs	r1, #4
 80019e4:	4856      	ldr	r0, [pc, #344]	; (8001b40 <display7SEG+0x31c>)
 80019e6:	f000 feac 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80019ea:	2200      	movs	r2, #0
 80019ec:	2108      	movs	r1, #8
 80019ee:	4854      	ldr	r0, [pc, #336]	; (8001b40 <display7SEG+0x31c>)
 80019f0:	f000 fea7 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80019f4:	2201      	movs	r2, #1
 80019f6:	2110      	movs	r1, #16
 80019f8:	4851      	ldr	r0, [pc, #324]	; (8001b40 <display7SEG+0x31c>)
 80019fa:	f000 fea2 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80019fe:	2200      	movs	r2, #0
 8001a00:	2120      	movs	r1, #32
 8001a02:	484f      	ldr	r0, [pc, #316]	; (8001b40 <display7SEG+0x31c>)
 8001a04:	f000 fe9d 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2140      	movs	r1, #64	; 0x40
 8001a0c:	484c      	ldr	r0, [pc, #304]	; (8001b40 <display7SEG+0x31c>)
 8001a0e:	f000 fe98 	bl	8002742 <HAL_GPIO_WritePin>
			  break;
 8001a12:	e090      	b.n	8001b36 <display7SEG+0x312>
		case 6:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001a14:	2200      	movs	r2, #0
 8001a16:	2101      	movs	r1, #1
 8001a18:	4849      	ldr	r0, [pc, #292]	; (8001b40 <display7SEG+0x31c>)
 8001a1a:	f000 fe92 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8001a1e:	2201      	movs	r2, #1
 8001a20:	2102      	movs	r1, #2
 8001a22:	4847      	ldr	r0, [pc, #284]	; (8001b40 <display7SEG+0x31c>)
 8001a24:	f000 fe8d 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2104      	movs	r1, #4
 8001a2c:	4844      	ldr	r0, [pc, #272]	; (8001b40 <display7SEG+0x31c>)
 8001a2e:	f000 fe88 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001a32:	2200      	movs	r2, #0
 8001a34:	2108      	movs	r1, #8
 8001a36:	4842      	ldr	r0, [pc, #264]	; (8001b40 <display7SEG+0x31c>)
 8001a38:	f000 fe83 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2110      	movs	r1, #16
 8001a40:	483f      	ldr	r0, [pc, #252]	; (8001b40 <display7SEG+0x31c>)
 8001a42:	f000 fe7e 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2120      	movs	r1, #32
 8001a4a:	483d      	ldr	r0, [pc, #244]	; (8001b40 <display7SEG+0x31c>)
 8001a4c:	f000 fe79 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001a50:	2200      	movs	r2, #0
 8001a52:	2140      	movs	r1, #64	; 0x40
 8001a54:	483a      	ldr	r0, [pc, #232]	; (8001b40 <display7SEG+0x31c>)
 8001a56:	f000 fe74 	bl	8002742 <HAL_GPIO_WritePin>
			  break;
 8001a5a:	e06c      	b.n	8001b36 <display7SEG+0x312>
		case 7:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	2101      	movs	r1, #1
 8001a60:	4837      	ldr	r0, [pc, #220]	; (8001b40 <display7SEG+0x31c>)
 8001a62:	f000 fe6e 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2102      	movs	r1, #2
 8001a6a:	4835      	ldr	r0, [pc, #212]	; (8001b40 <display7SEG+0x31c>)
 8001a6c:	f000 fe69 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001a70:	2200      	movs	r2, #0
 8001a72:	2104      	movs	r1, #4
 8001a74:	4832      	ldr	r0, [pc, #200]	; (8001b40 <display7SEG+0x31c>)
 8001a76:	f000 fe64 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	2108      	movs	r1, #8
 8001a7e:	4830      	ldr	r0, [pc, #192]	; (8001b40 <display7SEG+0x31c>)
 8001a80:	f000 fe5f 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001a84:	2201      	movs	r2, #1
 8001a86:	2110      	movs	r1, #16
 8001a88:	482d      	ldr	r0, [pc, #180]	; (8001b40 <display7SEG+0x31c>)
 8001a8a:	f000 fe5a 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8001a8e:	2201      	movs	r2, #1
 8001a90:	2120      	movs	r1, #32
 8001a92:	482b      	ldr	r0, [pc, #172]	; (8001b40 <display7SEG+0x31c>)
 8001a94:	f000 fe55 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	2140      	movs	r1, #64	; 0x40
 8001a9c:	4828      	ldr	r0, [pc, #160]	; (8001b40 <display7SEG+0x31c>)
 8001a9e:	f000 fe50 	bl	8002742 <HAL_GPIO_WritePin>
			  break;
 8001aa2:	e048      	b.n	8001b36 <display7SEG+0x312>
		case 8:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	4825      	ldr	r0, [pc, #148]	; (8001b40 <display7SEG+0x31c>)
 8001aaa:	f000 fe4a 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2102      	movs	r1, #2
 8001ab2:	4823      	ldr	r0, [pc, #140]	; (8001b40 <display7SEG+0x31c>)
 8001ab4:	f000 fe45 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2104      	movs	r1, #4
 8001abc:	4820      	ldr	r0, [pc, #128]	; (8001b40 <display7SEG+0x31c>)
 8001abe:	f000 fe40 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2108      	movs	r1, #8
 8001ac6:	481e      	ldr	r0, [pc, #120]	; (8001b40 <display7SEG+0x31c>)
 8001ac8:	f000 fe3b 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8001acc:	2200      	movs	r2, #0
 8001ace:	2110      	movs	r1, #16
 8001ad0:	481b      	ldr	r0, [pc, #108]	; (8001b40 <display7SEG+0x31c>)
 8001ad2:	f000 fe36 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2120      	movs	r1, #32
 8001ada:	4819      	ldr	r0, [pc, #100]	; (8001b40 <display7SEG+0x31c>)
 8001adc:	f000 fe31 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	2140      	movs	r1, #64	; 0x40
 8001ae4:	4816      	ldr	r0, [pc, #88]	; (8001b40 <display7SEG+0x31c>)
 8001ae6:	f000 fe2c 	bl	8002742 <HAL_GPIO_WritePin>
			  break;
 8001aea:	e024      	b.n	8001b36 <display7SEG+0x312>
		case 9:
			  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001aec:	2200      	movs	r2, #0
 8001aee:	2101      	movs	r1, #1
 8001af0:	4813      	ldr	r0, [pc, #76]	; (8001b40 <display7SEG+0x31c>)
 8001af2:	f000 fe26 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001af6:	2200      	movs	r2, #0
 8001af8:	2102      	movs	r1, #2
 8001afa:	4811      	ldr	r0, [pc, #68]	; (8001b40 <display7SEG+0x31c>)
 8001afc:	f000 fe21 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001b00:	2200      	movs	r2, #0
 8001b02:	2104      	movs	r1, #4
 8001b04:	480e      	ldr	r0, [pc, #56]	; (8001b40 <display7SEG+0x31c>)
 8001b06:	f000 fe1c 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2108      	movs	r1, #8
 8001b0e:	480c      	ldr	r0, [pc, #48]	; (8001b40 <display7SEG+0x31c>)
 8001b10:	f000 fe17 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001b14:	2201      	movs	r2, #1
 8001b16:	2110      	movs	r1, #16
 8001b18:	4809      	ldr	r0, [pc, #36]	; (8001b40 <display7SEG+0x31c>)
 8001b1a:	f000 fe12 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2120      	movs	r1, #32
 8001b22:	4807      	ldr	r0, [pc, #28]	; (8001b40 <display7SEG+0x31c>)
 8001b24:	f000 fe0d 	bl	8002742 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	2140      	movs	r1, #64	; 0x40
 8001b2c:	4804      	ldr	r0, [pc, #16]	; (8001b40 <display7SEG+0x31c>)
 8001b2e:	f000 fe08 	bl	8002742 <HAL_GPIO_WritePin>
			  break;
 8001b32:	e000      	b.n	8001b36 <display7SEG+0x312>
		default:
				break;
 8001b34:	bf00      	nop
	}
}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40010c00 	.word	0x40010c00

08001b44 <update7SEG>:



void update7SEG(int index)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
    // Disable all segment
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	2102      	movs	r1, #2
 8001b50:	482f      	ldr	r0, [pc, #188]	; (8001c10 <update7SEG+0xcc>)
 8001b52:	f000 fdf6 	bl	8002742 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001b56:	2201      	movs	r2, #1
 8001b58:	2104      	movs	r1, #4
 8001b5a:	482d      	ldr	r0, [pc, #180]	; (8001c10 <update7SEG+0xcc>)
 8001b5c:	f000 fdf1 	bl	8002742 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8001b60:	2201      	movs	r2, #1
 8001b62:	2108      	movs	r1, #8
 8001b64:	482a      	ldr	r0, [pc, #168]	; (8001c10 <update7SEG+0xcc>)
 8001b66:	f000 fdec 	bl	8002742 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	2110      	movs	r1, #16
 8001b6e:	4828      	ldr	r0, [pc, #160]	; (8001c10 <update7SEG+0xcc>)
 8001b70:	f000 fde7 	bl	8002742 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 8001b74:	2201      	movs	r2, #1
 8001b76:	2120      	movs	r1, #32
 8001b78:	4825      	ldr	r0, [pc, #148]	; (8001c10 <update7SEG+0xcc>)
 8001b7a:	f000 fde2 	bl	8002742 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 8001b7e:	2201      	movs	r2, #1
 8001b80:	2140      	movs	r1, #64	; 0x40
 8001b82:	4823      	ldr	r0, [pc, #140]	; (8001c10 <update7SEG+0xcc>)
 8001b84:	f000 fddd 	bl	8002742 <HAL_GPIO_WritePin>

    // Update new data for index
    display7SEG(led_buffer[index]);
 8001b88:	4a22      	ldr	r2, [pc, #136]	; (8001c14 <update7SEG+0xd0>)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff fe47 	bl	8001824 <display7SEG>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2b05      	cmp	r3, #5
 8001b9a:	d833      	bhi.n	8001c04 <update7SEG+0xc0>
 8001b9c:	a201      	add	r2, pc, #4	; (adr r2, 8001ba4 <update7SEG+0x60>)
 8001b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba2:	bf00      	nop
 8001ba4:	08001bbd 	.word	0x08001bbd
 8001ba8:	08001bc9 	.word	0x08001bc9
 8001bac:	08001bd5 	.word	0x08001bd5
 8001bb0:	08001be1 	.word	0x08001be1
 8001bb4:	08001bed 	.word	0x08001bed
 8001bb8:	08001bf9 	.word	0x08001bf9

    // Display current index
    switch (index)
    {
        case 0: HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET); break;
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	2102      	movs	r1, #2
 8001bc0:	4813      	ldr	r0, [pc, #76]	; (8001c10 <update7SEG+0xcc>)
 8001bc2:	f000 fdbe 	bl	8002742 <HAL_GPIO_WritePin>
 8001bc6:	e01e      	b.n	8001c06 <update7SEG+0xc2>
        case 1: HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET); break;
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2104      	movs	r1, #4
 8001bcc:	4810      	ldr	r0, [pc, #64]	; (8001c10 <update7SEG+0xcc>)
 8001bce:	f000 fdb8 	bl	8002742 <HAL_GPIO_WritePin>
 8001bd2:	e018      	b.n	8001c06 <update7SEG+0xc2>
        case 2: HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET); break;
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2108      	movs	r1, #8
 8001bd8:	480d      	ldr	r0, [pc, #52]	; (8001c10 <update7SEG+0xcc>)
 8001bda:	f000 fdb2 	bl	8002742 <HAL_GPIO_WritePin>
 8001bde:	e012      	b.n	8001c06 <update7SEG+0xc2>
        case 3: HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET); break;
 8001be0:	2200      	movs	r2, #0
 8001be2:	2110      	movs	r1, #16
 8001be4:	480a      	ldr	r0, [pc, #40]	; (8001c10 <update7SEG+0xcc>)
 8001be6:	f000 fdac 	bl	8002742 <HAL_GPIO_WritePin>
 8001bea:	e00c      	b.n	8001c06 <update7SEG+0xc2>
        case 4: HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, RESET); break;
 8001bec:	2200      	movs	r2, #0
 8001bee:	2120      	movs	r1, #32
 8001bf0:	4807      	ldr	r0, [pc, #28]	; (8001c10 <update7SEG+0xcc>)
 8001bf2:	f000 fda6 	bl	8002742 <HAL_GPIO_WritePin>
 8001bf6:	e006      	b.n	8001c06 <update7SEG+0xc2>
        case 5: HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, RESET); break;
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	2140      	movs	r1, #64	; 0x40
 8001bfc:	4804      	ldr	r0, [pc, #16]	; (8001c10 <update7SEG+0xcc>)
 8001bfe:	f000 fda0 	bl	8002742 <HAL_GPIO_WritePin>
 8001c02:	e000      	b.n	8001c06 <update7SEG+0xc2>
        default: break;
 8001c04:	bf00      	nop
    }
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40010800 	.word	0x40010800
 8001c14:	20000014 	.word	0x20000014

08001c18 <updateLedBuffer>:


void updateLedBuffer(int TR_NS, int TR_EW, int mode)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b085      	sub	sp, #20
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
	led_buffer[0] = TR_NS / 10;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4a24      	ldr	r2, [pc, #144]	; (8001cb8 <updateLedBuffer+0xa0>)
 8001c28:	fb82 1203 	smull	r1, r2, r2, r3
 8001c2c:	1092      	asrs	r2, r2, #2
 8001c2e:	17db      	asrs	r3, r3, #31
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	4a22      	ldr	r2, [pc, #136]	; (8001cbc <updateLedBuffer+0xa4>)
 8001c34:	6013      	str	r3, [r2, #0]
	led_buffer[1] = TR_NS % 10;
 8001c36:	68f9      	ldr	r1, [r7, #12]
 8001c38:	4b1f      	ldr	r3, [pc, #124]	; (8001cb8 <updateLedBuffer+0xa0>)
 8001c3a:	fb83 2301 	smull	r2, r3, r3, r1
 8001c3e:	109a      	asrs	r2, r3, #2
 8001c40:	17cb      	asrs	r3, r1, #31
 8001c42:	1ad2      	subs	r2, r2, r3
 8001c44:	4613      	mov	r3, r2
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	4413      	add	r3, r2
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	1aca      	subs	r2, r1, r3
 8001c4e:	4b1b      	ldr	r3, [pc, #108]	; (8001cbc <updateLedBuffer+0xa4>)
 8001c50:	605a      	str	r2, [r3, #4]
	led_buffer[2] = TR_EW / 10;
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	4a18      	ldr	r2, [pc, #96]	; (8001cb8 <updateLedBuffer+0xa0>)
 8001c56:	fb82 1203 	smull	r1, r2, r2, r3
 8001c5a:	1092      	asrs	r2, r2, #2
 8001c5c:	17db      	asrs	r3, r3, #31
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	4a16      	ldr	r2, [pc, #88]	; (8001cbc <updateLedBuffer+0xa4>)
 8001c62:	6093      	str	r3, [r2, #8]
	led_buffer[3] = TR_EW % 10;
 8001c64:	68b9      	ldr	r1, [r7, #8]
 8001c66:	4b14      	ldr	r3, [pc, #80]	; (8001cb8 <updateLedBuffer+0xa0>)
 8001c68:	fb83 2301 	smull	r2, r3, r3, r1
 8001c6c:	109a      	asrs	r2, r3, #2
 8001c6e:	17cb      	asrs	r3, r1, #31
 8001c70:	1ad2      	subs	r2, r2, r3
 8001c72:	4613      	mov	r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	4413      	add	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	1aca      	subs	r2, r1, r3
 8001c7c:	4b0f      	ldr	r3, [pc, #60]	; (8001cbc <updateLedBuffer+0xa4>)
 8001c7e:	60da      	str	r2, [r3, #12]
	led_buffer[4] = mode / 10;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a0d      	ldr	r2, [pc, #52]	; (8001cb8 <updateLedBuffer+0xa0>)
 8001c84:	fb82 1203 	smull	r1, r2, r2, r3
 8001c88:	1092      	asrs	r2, r2, #2
 8001c8a:	17db      	asrs	r3, r3, #31
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	4a0b      	ldr	r2, [pc, #44]	; (8001cbc <updateLedBuffer+0xa4>)
 8001c90:	6113      	str	r3, [r2, #16]
	led_buffer[5] = mode % 10;
 8001c92:	6879      	ldr	r1, [r7, #4]
 8001c94:	4b08      	ldr	r3, [pc, #32]	; (8001cb8 <updateLedBuffer+0xa0>)
 8001c96:	fb83 2301 	smull	r2, r3, r3, r1
 8001c9a:	109a      	asrs	r2, r3, #2
 8001c9c:	17cb      	asrs	r3, r1, #31
 8001c9e:	1ad2      	subs	r2, r2, r3
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4413      	add	r3, r2
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	1aca      	subs	r2, r1, r3
 8001caa:	4b04      	ldr	r3, [pc, #16]	; (8001cbc <updateLedBuffer+0xa4>)
 8001cac:	615a      	str	r2, [r3, #20]
}
 8001cae:	bf00      	nop
 8001cb0:	3714      	adds	r7, #20
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr
 8001cb8:	66666667 	.word	0x66666667
 8001cbc:	20000014 	.word	0x20000014

08001cc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cc4:	f000 fa3c 	bl	8002140 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cc8:	f000 f812 	bl	8001cf0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ccc:	f000 f898 	bl	8001e00 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001cd0:	f000 f84a 	bl	8001d68 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001cd4:	4804      	ldr	r0, [pc, #16]	; (8001ce8 <main+0x28>)
 8001cd6:	f001 f991 	bl	8002ffc <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  state = INIT;
 8001cda:	4b04      	ldr	r3, [pc, #16]	; (8001cec <main+0x2c>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  fsm_for_input_processing();
 8001ce0:	f7fe fc84 	bl	80005ec <fsm_for_input_processing>
 8001ce4:	e7fc      	b.n	8001ce0 <main+0x20>
 8001ce6:	bf00      	nop
 8001ce8:	20000100 	.word	0x20000100
 8001cec:	200000c8 	.word	0x200000c8

08001cf0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b090      	sub	sp, #64	; 0x40
 8001cf4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cf6:	f107 0318 	add.w	r3, r7, #24
 8001cfa:	2228      	movs	r2, #40	; 0x28
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f001 fd2c 	bl	800375c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d04:	1d3b      	adds	r3, r7, #4
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	605a      	str	r2, [r3, #4]
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	60da      	str	r2, [r3, #12]
 8001d10:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d12:	2302      	movs	r3, #2
 8001d14:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d16:	2301      	movs	r3, #1
 8001d18:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d1a:	2310      	movs	r3, #16
 8001d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d22:	f107 0318 	add.w	r3, r7, #24
 8001d26:	4618      	mov	r0, r3
 8001d28:	f000 fd3c 	bl	80027a4 <HAL_RCC_OscConfig>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001d32:	f000 f8f7 	bl	8001f24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d36:	230f      	movs	r3, #15
 8001d38:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f000 ffa8 	bl	8002ca4 <HAL_RCC_ClockConfig>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001d5a:	f000 f8e3 	bl	8001f24 <Error_Handler>
  }
}
 8001d5e:	bf00      	nop
 8001d60:	3740      	adds	r7, #64	; 0x40
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d6e:	f107 0308 	add.w	r3, r7, #8
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	605a      	str	r2, [r3, #4]
 8001d78:	609a      	str	r2, [r3, #8]
 8001d7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d7c:	463b      	mov	r3, r7
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d84:	4b1d      	ldr	r3, [pc, #116]	; (8001dfc <MX_TIM2_Init+0x94>)
 8001d86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d8a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8001d8c:	4b1b      	ldr	r3, [pc, #108]	; (8001dfc <MX_TIM2_Init+0x94>)
 8001d8e:	f240 321f 	movw	r2, #799	; 0x31f
 8001d92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d94:	4b19      	ldr	r3, [pc, #100]	; (8001dfc <MX_TIM2_Init+0x94>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001d9a:	4b18      	ldr	r3, [pc, #96]	; (8001dfc <MX_TIM2_Init+0x94>)
 8001d9c:	2209      	movs	r2, #9
 8001d9e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001da0:	4b16      	ldr	r3, [pc, #88]	; (8001dfc <MX_TIM2_Init+0x94>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001da6:	4b15      	ldr	r3, [pc, #84]	; (8001dfc <MX_TIM2_Init+0x94>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dac:	4813      	ldr	r0, [pc, #76]	; (8001dfc <MX_TIM2_Init+0x94>)
 8001dae:	f001 f8d5 	bl	8002f5c <HAL_TIM_Base_Init>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001db8:	f000 f8b4 	bl	8001f24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dc0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001dc2:	f107 0308 	add.w	r3, r7, #8
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	480c      	ldr	r0, [pc, #48]	; (8001dfc <MX_TIM2_Init+0x94>)
 8001dca:	f001 fa53 	bl	8003274 <HAL_TIM_ConfigClockSource>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001dd4:	f000 f8a6 	bl	8001f24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001de0:	463b      	mov	r3, r7
 8001de2:	4619      	mov	r1, r3
 8001de4:	4805      	ldr	r0, [pc, #20]	; (8001dfc <MX_TIM2_Init+0x94>)
 8001de6:	f001 fc2b 	bl	8003640 <HAL_TIMEx_MasterConfigSynchronization>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001df0:	f000 f898 	bl	8001f24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001df4:	bf00      	nop
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20000100 	.word	0x20000100

08001e00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b088      	sub	sp, #32
 8001e04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e06:	f107 0310 	add.w	r3, r7, #16
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	605a      	str	r2, [r3, #4]
 8001e10:	609a      	str	r2, [r3, #8]
 8001e12:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e14:	4b2f      	ldr	r3, [pc, #188]	; (8001ed4 <MX_GPIO_Init+0xd4>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	4a2e      	ldr	r2, [pc, #184]	; (8001ed4 <MX_GPIO_Init+0xd4>)
 8001e1a:	f043 0310 	orr.w	r3, r3, #16
 8001e1e:	6193      	str	r3, [r2, #24]
 8001e20:	4b2c      	ldr	r3, [pc, #176]	; (8001ed4 <MX_GPIO_Init+0xd4>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	f003 0310 	and.w	r3, r3, #16
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2c:	4b29      	ldr	r3, [pc, #164]	; (8001ed4 <MX_GPIO_Init+0xd4>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	4a28      	ldr	r2, [pc, #160]	; (8001ed4 <MX_GPIO_Init+0xd4>)
 8001e32:	f043 0304 	orr.w	r3, r3, #4
 8001e36:	6193      	str	r3, [r2, #24]
 8001e38:	4b26      	ldr	r3, [pc, #152]	; (8001ed4 <MX_GPIO_Init+0xd4>)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	f003 0304 	and.w	r3, r3, #4
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e44:	4b23      	ldr	r3, [pc, #140]	; (8001ed4 <MX_GPIO_Init+0xd4>)
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	4a22      	ldr	r2, [pc, #136]	; (8001ed4 <MX_GPIO_Init+0xd4>)
 8001e4a:	f043 0308 	orr.w	r3, r3, #8
 8001e4e:	6193      	str	r3, [r2, #24]
 8001e50:	4b20      	ldr	r3, [pc, #128]	; (8001ed4 <MX_GPIO_Init+0xd4>)
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	f003 0308 	and.w	r3, r3, #8
 8001e58:	607b      	str	r3, [r7, #4]
 8001e5a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f248 017e 	movw	r1, #32894	; 0x807e
 8001e62:	481d      	ldr	r0, [pc, #116]	; (8001ed8 <MX_GPIO_Init+0xd8>)
 8001e64:	f000 fc6d 	bl	8002742 <HAL_GPIO_WritePin>
                          |EN5_Pin|EN6_Pin|DEBUG_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|NS_RED_Pin
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 8001e6e:	481b      	ldr	r0, [pc, #108]	; (8001edc <MX_GPIO_Init+0xdc>)
 8001e70:	f000 fc67 	bl	8002742 <HAL_GPIO_WritePin>
                          |NS_YEL_Pin|NS_GRE_Pin|EW_RED_Pin|EW_YEL_Pin
                          |EW_GRE_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin|BTN3_Pin;
 8001e74:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001e78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e82:	f107 0310 	add.w	r3, r7, #16
 8001e86:	4619      	mov	r1, r3
 8001e88:	4815      	ldr	r0, [pc, #84]	; (8001ee0 <MX_GPIO_Init+0xe0>)
 8001e8a:	f000 fac9 	bl	8002420 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin EN4_Pin
                           EN5_Pin EN6_Pin DEBUG_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 8001e8e:	f248 037e 	movw	r3, #32894	; 0x807e
 8001e92:	613b      	str	r3, [r7, #16]
                          |EN5_Pin|EN6_Pin|DEBUG_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e94:	2301      	movs	r3, #1
 8001e96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea0:	f107 0310 	add.w	r3, r7, #16
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	480c      	ldr	r0, [pc, #48]	; (8001ed8 <MX_GPIO_Init+0xd8>)
 8001ea8:	f000 faba 	bl	8002420 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin NS_RED_Pin
                           NS_YEL_Pin NS_GRE_Pin EW_RED_Pin EW_YEL_Pin
                           EW_GRE_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|NS_RED_Pin
 8001eac:	f64f 437f 	movw	r3, #64639	; 0xfc7f
 8001eb0:	613b      	str	r3, [r7, #16]
                          |NS_YEL_Pin|NS_GRE_Pin|EW_RED_Pin|EW_YEL_Pin
                          |EW_GRE_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ebe:	f107 0310 	add.w	r3, r7, #16
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	4805      	ldr	r0, [pc, #20]	; (8001edc <MX_GPIO_Init+0xdc>)
 8001ec6:	f000 faab 	bl	8002420 <HAL_GPIO_Init>

}
 8001eca:	bf00      	nop
 8001ecc:	3720      	adds	r7, #32
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	40010800 	.word	0x40010800
 8001edc:	40010c00 	.word	0x40010c00
 8001ee0:	40011000 	.word	0x40011000

08001ee4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
int button_reading_counter = 10;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ef4:	d10f      	bne.n	8001f16 <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		timerRun();
 8001ef6:	f000 f8cd 	bl	8002094 <timerRun>

		button_reading_counter--;
 8001efa:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	3b01      	subs	r3, #1
 8001f00:	4a07      	ldr	r2, [pc, #28]	; (8001f20 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001f02:	6013      	str	r3, [r2, #0]
		if (button_reading_counter <= 0)
 8001f04:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	dc04      	bgt.n	8001f16 <HAL_TIM_PeriodElapsedCallback+0x32>
		{
			button_reading_counter = 10;
 8001f0c:	4b04      	ldr	r3, [pc, #16]	; (8001f20 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001f0e:	220a      	movs	r2, #10
 8001f10:	601a      	str	r2, [r3, #0]
			button_reading();
 8001f12:	f7ff fb21 	bl	8001558 <button_reading>
		}
	}
}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000044 	.word	0x20000044

08001f24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f28:	b672      	cpsid	i
}
 8001f2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f2c:	e7fe      	b.n	8001f2c <Error_Handler+0x8>
	...

08001f30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f36:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <HAL_MspInit+0x5c>)
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	4a14      	ldr	r2, [pc, #80]	; (8001f8c <HAL_MspInit+0x5c>)
 8001f3c:	f043 0301 	orr.w	r3, r3, #1
 8001f40:	6193      	str	r3, [r2, #24]
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_MspInit+0x5c>)
 8001f44:	699b      	ldr	r3, [r3, #24]
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f4e:	4b0f      	ldr	r3, [pc, #60]	; (8001f8c <HAL_MspInit+0x5c>)
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	4a0e      	ldr	r2, [pc, #56]	; (8001f8c <HAL_MspInit+0x5c>)
 8001f54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f58:	61d3      	str	r3, [r2, #28]
 8001f5a:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <HAL_MspInit+0x5c>)
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f62:	607b      	str	r3, [r7, #4]
 8001f64:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001f66:	4b0a      	ldr	r3, [pc, #40]	; (8001f90 <HAL_MspInit+0x60>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	60fb      	str	r3, [r7, #12]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	4a04      	ldr	r2, [pc, #16]	; (8001f90 <HAL_MspInit+0x60>)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f82:	bf00      	nop
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	40010000 	.word	0x40010000

08001f94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fa4:	d113      	bne.n	8001fce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fa6:	4b0c      	ldr	r3, [pc, #48]	; (8001fd8 <HAL_TIM_Base_MspInit+0x44>)
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	4a0b      	ldr	r2, [pc, #44]	; (8001fd8 <HAL_TIM_Base_MspInit+0x44>)
 8001fac:	f043 0301 	orr.w	r3, r3, #1
 8001fb0:	61d3      	str	r3, [r2, #28]
 8001fb2:	4b09      	ldr	r3, [pc, #36]	; (8001fd8 <HAL_TIM_Base_MspInit+0x44>)
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	201c      	movs	r0, #28
 8001fc4:	f000 f9f5 	bl	80023b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fc8:	201c      	movs	r0, #28
 8001fca:	f000 fa0e 	bl	80023ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fce:	bf00      	nop
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	40021000 	.word	0x40021000

08001fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fe0:	e7fe      	b.n	8001fe0 <NMI_Handler+0x4>

08001fe2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fe6:	e7fe      	b.n	8001fe6 <HardFault_Handler+0x4>

08001fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fec:	e7fe      	b.n	8001fec <MemManage_Handler+0x4>

08001fee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ff2:	e7fe      	b.n	8001ff2 <BusFault_Handler+0x4>

08001ff4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <UsageFault_Handler+0x4>

08001ffa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr

08002006 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002006:	b480      	push	{r7}
 8002008:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800200a:	bf00      	nop
 800200c:	46bd      	mov	sp, r7
 800200e:	bc80      	pop	{r7}
 8002010:	4770      	bx	lr

08002012 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002012:	b480      	push	{r7}
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	46bd      	mov	sp, r7
 800201a:	bc80      	pop	{r7}
 800201c:	4770      	bx	lr

0800201e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002022:	f000 f8d3 	bl	80021cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002030:	4802      	ldr	r0, [pc, #8]	; (800203c <TIM2_IRQHandler+0x10>)
 8002032:	f001 f82f 	bl	8003094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000100 	.word	0x20000100

08002040 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <setTimer>:
 */
#include "timer.h"


void setTimer(int task_id, int duration)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
	if (task_id >= 0 && task_id < NUM_TASKS)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	db10      	blt.n	800207e <setTimer+0x32>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b09      	cmp	r3, #9
 8002060:	dc0d      	bgt.n	800207e <setTimer+0x32>
	{
		timer_counter[task_id] = duration/TIMER_CYCLE;
 8002062:	4b09      	ldr	r3, [pc, #36]	; (8002088 <setTimer+0x3c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	fb92 f2f3 	sdiv	r2, r2, r3
 800206c:	4907      	ldr	r1, [pc, #28]	; (800208c <setTimer+0x40>)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		timer_flag[task_id] = 0;
 8002074:	4a06      	ldr	r2, [pc, #24]	; (8002090 <setTimer+0x44>)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2100      	movs	r1, #0
 800207a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr
 8002088:	20000000 	.word	0x20000000
 800208c:	20000070 	.word	0x20000070
 8002090:	20000098 	.word	0x20000098

08002094 <timerRun>:


void timerRun()
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_TASKS; i++)
 800209a:	2300      	movs	r3, #0
 800209c:	607b      	str	r3, [r7, #4]
 800209e:	e01c      	b.n	80020da <timerRun+0x46>
	{
		if (timer_counter[i] > 0)
 80020a0:	4a12      	ldr	r2, [pc, #72]	; (80020ec <timerRun+0x58>)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	dd13      	ble.n	80020d4 <timerRun+0x40>
		{
			timer_counter[i]--;
 80020ac:	4a0f      	ldr	r2, [pc, #60]	; (80020ec <timerRun+0x58>)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b4:	1e5a      	subs	r2, r3, #1
 80020b6:	490d      	ldr	r1, [pc, #52]	; (80020ec <timerRun+0x58>)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0)
 80020be:	4a0b      	ldr	r2, [pc, #44]	; (80020ec <timerRun+0x58>)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	dc04      	bgt.n	80020d4 <timerRun+0x40>
			{
				timer_flag[i] = 1;
 80020ca:	4a09      	ldr	r2, [pc, #36]	; (80020f0 <timerRun+0x5c>)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2101      	movs	r1, #1
 80020d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_TASKS; i++)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	3301      	adds	r3, #1
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b09      	cmp	r3, #9
 80020de:	dddf      	ble.n	80020a0 <timerRun+0xc>
			}
		}
	}
}
 80020e0:	bf00      	nop
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr
 80020ec:	20000070 	.word	0x20000070
 80020f0:	20000098 	.word	0x20000098

080020f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020f4:	f7ff ffa4 	bl	8002040 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020f8:	480b      	ldr	r0, [pc, #44]	; (8002128 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80020fa:	490c      	ldr	r1, [pc, #48]	; (800212c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80020fc:	4a0c      	ldr	r2, [pc, #48]	; (8002130 <LoopFillZerobss+0x16>)
  movs r3, #0
 80020fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002100:	e002      	b.n	8002108 <LoopCopyDataInit>

08002102 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002102:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002104:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002106:	3304      	adds	r3, #4

08002108 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002108:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800210a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800210c:	d3f9      	bcc.n	8002102 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800210e:	4a09      	ldr	r2, [pc, #36]	; (8002134 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002110:	4c09      	ldr	r4, [pc, #36]	; (8002138 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002112:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002114:	e001      	b.n	800211a <LoopFillZerobss>

08002116 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002116:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002118:	3204      	adds	r2, #4

0800211a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800211a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800211c:	d3fb      	bcc.n	8002116 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800211e:	f001 faf9 	bl	8003714 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002122:	f7ff fdcd 	bl	8001cc0 <main>
  bx lr
 8002126:	4770      	bx	lr
  ldr r0, =_sdata
 8002128:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800212c:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8002130:	080037c8 	.word	0x080037c8
  ldr r2, =_sbss
 8002134:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8002138:	2000014c 	.word	0x2000014c

0800213c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800213c:	e7fe      	b.n	800213c <ADC1_2_IRQHandler>
	...

08002140 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002144:	4b08      	ldr	r3, [pc, #32]	; (8002168 <HAL_Init+0x28>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a07      	ldr	r2, [pc, #28]	; (8002168 <HAL_Init+0x28>)
 800214a:	f043 0310 	orr.w	r3, r3, #16
 800214e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002150:	2003      	movs	r0, #3
 8002152:	f000 f923 	bl	800239c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002156:	200f      	movs	r0, #15
 8002158:	f000 f808 	bl	800216c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800215c:	f7ff fee8 	bl	8001f30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40022000 	.word	0x40022000

0800216c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002174:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <HAL_InitTick+0x54>)
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <HAL_InitTick+0x58>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	4619      	mov	r1, r3
 800217e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002182:	fbb3 f3f1 	udiv	r3, r3, r1
 8002186:	fbb2 f3f3 	udiv	r3, r2, r3
 800218a:	4618      	mov	r0, r3
 800218c:	f000 f93b 	bl	8002406 <HAL_SYSTICK_Config>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e00e      	b.n	80021b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b0f      	cmp	r3, #15
 800219e:	d80a      	bhi.n	80021b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021a0:	2200      	movs	r2, #0
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	f04f 30ff 	mov.w	r0, #4294967295
 80021a8:	f000 f903 	bl	80023b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021ac:	4a06      	ldr	r2, [pc, #24]	; (80021c8 <HAL_InitTick+0x5c>)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021b2:	2300      	movs	r3, #0
 80021b4:	e000      	b.n	80021b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3708      	adds	r7, #8
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	20000048 	.word	0x20000048
 80021c4:	20000050 	.word	0x20000050
 80021c8:	2000004c 	.word	0x2000004c

080021cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021d0:	4b05      	ldr	r3, [pc, #20]	; (80021e8 <HAL_IncTick+0x1c>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	461a      	mov	r2, r3
 80021d6:	4b05      	ldr	r3, [pc, #20]	; (80021ec <HAL_IncTick+0x20>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4413      	add	r3, r2
 80021dc:	4a03      	ldr	r2, [pc, #12]	; (80021ec <HAL_IncTick+0x20>)
 80021de:	6013      	str	r3, [r2, #0]
}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr
 80021e8:	20000050 	.word	0x20000050
 80021ec:	20000148 	.word	0x20000148

080021f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return uwTick;
 80021f4:	4b02      	ldr	r3, [pc, #8]	; (8002200 <HAL_GetTick+0x10>)
 80021f6:	681b      	ldr	r3, [r3, #0]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr
 8002200:	20000148 	.word	0x20000148

08002204 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002214:	4b0c      	ldr	r3, [pc, #48]	; (8002248 <__NVIC_SetPriorityGrouping+0x44>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002220:	4013      	ands	r3, r2
 8002222:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800222c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002230:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002234:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002236:	4a04      	ldr	r2, [pc, #16]	; (8002248 <__NVIC_SetPriorityGrouping+0x44>)
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	60d3      	str	r3, [r2, #12]
}
 800223c:	bf00      	nop
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002250:	4b04      	ldr	r3, [pc, #16]	; (8002264 <__NVIC_GetPriorityGrouping+0x18>)
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	0a1b      	lsrs	r3, r3, #8
 8002256:	f003 0307 	and.w	r3, r3, #7
}
 800225a:	4618      	mov	r0, r3
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	e000ed00 	.word	0xe000ed00

08002268 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002276:	2b00      	cmp	r3, #0
 8002278:	db0b      	blt.n	8002292 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800227a:	79fb      	ldrb	r3, [r7, #7]
 800227c:	f003 021f 	and.w	r2, r3, #31
 8002280:	4906      	ldr	r1, [pc, #24]	; (800229c <__NVIC_EnableIRQ+0x34>)
 8002282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002286:	095b      	lsrs	r3, r3, #5
 8002288:	2001      	movs	r0, #1
 800228a:	fa00 f202 	lsl.w	r2, r0, r2
 800228e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr
 800229c:	e000e100 	.word	0xe000e100

080022a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	6039      	str	r1, [r7, #0]
 80022aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	db0a      	blt.n	80022ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	b2da      	uxtb	r2, r3
 80022b8:	490c      	ldr	r1, [pc, #48]	; (80022ec <__NVIC_SetPriority+0x4c>)
 80022ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022be:	0112      	lsls	r2, r2, #4
 80022c0:	b2d2      	uxtb	r2, r2
 80022c2:	440b      	add	r3, r1
 80022c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022c8:	e00a      	b.n	80022e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	b2da      	uxtb	r2, r3
 80022ce:	4908      	ldr	r1, [pc, #32]	; (80022f0 <__NVIC_SetPriority+0x50>)
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	f003 030f 	and.w	r3, r3, #15
 80022d6:	3b04      	subs	r3, #4
 80022d8:	0112      	lsls	r2, r2, #4
 80022da:	b2d2      	uxtb	r2, r2
 80022dc:	440b      	add	r3, r1
 80022de:	761a      	strb	r2, [r3, #24]
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bc80      	pop	{r7}
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	e000e100 	.word	0xe000e100
 80022f0:	e000ed00 	.word	0xe000ed00

080022f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b089      	sub	sp, #36	; 0x24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	f1c3 0307 	rsb	r3, r3, #7
 800230e:	2b04      	cmp	r3, #4
 8002310:	bf28      	it	cs
 8002312:	2304      	movcs	r3, #4
 8002314:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	3304      	adds	r3, #4
 800231a:	2b06      	cmp	r3, #6
 800231c:	d902      	bls.n	8002324 <NVIC_EncodePriority+0x30>
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	3b03      	subs	r3, #3
 8002322:	e000      	b.n	8002326 <NVIC_EncodePriority+0x32>
 8002324:	2300      	movs	r3, #0
 8002326:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002328:	f04f 32ff 	mov.w	r2, #4294967295
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	43da      	mvns	r2, r3
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	401a      	ands	r2, r3
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800233c:	f04f 31ff 	mov.w	r1, #4294967295
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	fa01 f303 	lsl.w	r3, r1, r3
 8002346:	43d9      	mvns	r1, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800234c:	4313      	orrs	r3, r2
         );
}
 800234e:	4618      	mov	r0, r3
 8002350:	3724      	adds	r7, #36	; 0x24
 8002352:	46bd      	mov	sp, r7
 8002354:	bc80      	pop	{r7}
 8002356:	4770      	bx	lr

08002358 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	3b01      	subs	r3, #1
 8002364:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002368:	d301      	bcc.n	800236e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800236a:	2301      	movs	r3, #1
 800236c:	e00f      	b.n	800238e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800236e:	4a0a      	ldr	r2, [pc, #40]	; (8002398 <SysTick_Config+0x40>)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3b01      	subs	r3, #1
 8002374:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002376:	210f      	movs	r1, #15
 8002378:	f04f 30ff 	mov.w	r0, #4294967295
 800237c:	f7ff ff90 	bl	80022a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002380:	4b05      	ldr	r3, [pc, #20]	; (8002398 <SysTick_Config+0x40>)
 8002382:	2200      	movs	r2, #0
 8002384:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002386:	4b04      	ldr	r3, [pc, #16]	; (8002398 <SysTick_Config+0x40>)
 8002388:	2207      	movs	r2, #7
 800238a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	e000e010 	.word	0xe000e010

0800239c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f7ff ff2d 	bl	8002204 <__NVIC_SetPriorityGrouping>
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b086      	sub	sp, #24
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	4603      	mov	r3, r0
 80023ba:	60b9      	str	r1, [r7, #8]
 80023bc:	607a      	str	r2, [r7, #4]
 80023be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023c4:	f7ff ff42 	bl	800224c <__NVIC_GetPriorityGrouping>
 80023c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	68b9      	ldr	r1, [r7, #8]
 80023ce:	6978      	ldr	r0, [r7, #20]
 80023d0:	f7ff ff90 	bl	80022f4 <NVIC_EncodePriority>
 80023d4:	4602      	mov	r2, r0
 80023d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023da:	4611      	mov	r1, r2
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff ff5f 	bl	80022a0 <__NVIC_SetPriority>
}
 80023e2:	bf00      	nop
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	4603      	mov	r3, r0
 80023f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7ff ff35 	bl	8002268 <__NVIC_EnableIRQ>
}
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b082      	sub	sp, #8
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f7ff ffa2 	bl	8002358 <SysTick_Config>
 8002414:	4603      	mov	r3, r0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
	...

08002420 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002420:	b480      	push	{r7}
 8002422:	b08b      	sub	sp, #44	; 0x2c
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800242a:	2300      	movs	r3, #0
 800242c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800242e:	2300      	movs	r3, #0
 8002430:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002432:	e148      	b.n	80026c6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002434:	2201      	movs	r2, #1
 8002436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	69fa      	ldr	r2, [r7, #28]
 8002444:	4013      	ands	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	429a      	cmp	r2, r3
 800244e:	f040 8137 	bne.w	80026c0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	4aa3      	ldr	r2, [pc, #652]	; (80026e4 <HAL_GPIO_Init+0x2c4>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d05e      	beq.n	800251a <HAL_GPIO_Init+0xfa>
 800245c:	4aa1      	ldr	r2, [pc, #644]	; (80026e4 <HAL_GPIO_Init+0x2c4>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d875      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 8002462:	4aa1      	ldr	r2, [pc, #644]	; (80026e8 <HAL_GPIO_Init+0x2c8>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d058      	beq.n	800251a <HAL_GPIO_Init+0xfa>
 8002468:	4a9f      	ldr	r2, [pc, #636]	; (80026e8 <HAL_GPIO_Init+0x2c8>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d86f      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 800246e:	4a9f      	ldr	r2, [pc, #636]	; (80026ec <HAL_GPIO_Init+0x2cc>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d052      	beq.n	800251a <HAL_GPIO_Init+0xfa>
 8002474:	4a9d      	ldr	r2, [pc, #628]	; (80026ec <HAL_GPIO_Init+0x2cc>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d869      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 800247a:	4a9d      	ldr	r2, [pc, #628]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d04c      	beq.n	800251a <HAL_GPIO_Init+0xfa>
 8002480:	4a9b      	ldr	r2, [pc, #620]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d863      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 8002486:	4a9b      	ldr	r2, [pc, #620]	; (80026f4 <HAL_GPIO_Init+0x2d4>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d046      	beq.n	800251a <HAL_GPIO_Init+0xfa>
 800248c:	4a99      	ldr	r2, [pc, #612]	; (80026f4 <HAL_GPIO_Init+0x2d4>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d85d      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 8002492:	2b12      	cmp	r3, #18
 8002494:	d82a      	bhi.n	80024ec <HAL_GPIO_Init+0xcc>
 8002496:	2b12      	cmp	r3, #18
 8002498:	d859      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 800249a:	a201      	add	r2, pc, #4	; (adr r2, 80024a0 <HAL_GPIO_Init+0x80>)
 800249c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024a0:	0800251b 	.word	0x0800251b
 80024a4:	080024f5 	.word	0x080024f5
 80024a8:	08002507 	.word	0x08002507
 80024ac:	08002549 	.word	0x08002549
 80024b0:	0800254f 	.word	0x0800254f
 80024b4:	0800254f 	.word	0x0800254f
 80024b8:	0800254f 	.word	0x0800254f
 80024bc:	0800254f 	.word	0x0800254f
 80024c0:	0800254f 	.word	0x0800254f
 80024c4:	0800254f 	.word	0x0800254f
 80024c8:	0800254f 	.word	0x0800254f
 80024cc:	0800254f 	.word	0x0800254f
 80024d0:	0800254f 	.word	0x0800254f
 80024d4:	0800254f 	.word	0x0800254f
 80024d8:	0800254f 	.word	0x0800254f
 80024dc:	0800254f 	.word	0x0800254f
 80024e0:	0800254f 	.word	0x0800254f
 80024e4:	080024fd 	.word	0x080024fd
 80024e8:	08002511 	.word	0x08002511
 80024ec:	4a82      	ldr	r2, [pc, #520]	; (80026f8 <HAL_GPIO_Init+0x2d8>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d013      	beq.n	800251a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024f2:	e02c      	b.n	800254e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	623b      	str	r3, [r7, #32]
          break;
 80024fa:	e029      	b.n	8002550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	3304      	adds	r3, #4
 8002502:	623b      	str	r3, [r7, #32]
          break;
 8002504:	e024      	b.n	8002550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	3308      	adds	r3, #8
 800250c:	623b      	str	r3, [r7, #32]
          break;
 800250e:	e01f      	b.n	8002550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	330c      	adds	r3, #12
 8002516:	623b      	str	r3, [r7, #32]
          break;
 8002518:	e01a      	b.n	8002550 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d102      	bne.n	8002528 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002522:	2304      	movs	r3, #4
 8002524:	623b      	str	r3, [r7, #32]
          break;
 8002526:	e013      	b.n	8002550 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d105      	bne.n	800253c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002530:	2308      	movs	r3, #8
 8002532:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	69fa      	ldr	r2, [r7, #28]
 8002538:	611a      	str	r2, [r3, #16]
          break;
 800253a:	e009      	b.n	8002550 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800253c:	2308      	movs	r3, #8
 800253e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	69fa      	ldr	r2, [r7, #28]
 8002544:	615a      	str	r2, [r3, #20]
          break;
 8002546:	e003      	b.n	8002550 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002548:	2300      	movs	r3, #0
 800254a:	623b      	str	r3, [r7, #32]
          break;
 800254c:	e000      	b.n	8002550 <HAL_GPIO_Init+0x130>
          break;
 800254e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	2bff      	cmp	r3, #255	; 0xff
 8002554:	d801      	bhi.n	800255a <HAL_GPIO_Init+0x13a>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	e001      	b.n	800255e <HAL_GPIO_Init+0x13e>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3304      	adds	r3, #4
 800255e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	2bff      	cmp	r3, #255	; 0xff
 8002564:	d802      	bhi.n	800256c <HAL_GPIO_Init+0x14c>
 8002566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	e002      	b.n	8002572 <HAL_GPIO_Init+0x152>
 800256c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256e:	3b08      	subs	r3, #8
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	210f      	movs	r1, #15
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	fa01 f303 	lsl.w	r3, r1, r3
 8002580:	43db      	mvns	r3, r3
 8002582:	401a      	ands	r2, r3
 8002584:	6a39      	ldr	r1, [r7, #32]
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	fa01 f303 	lsl.w	r3, r1, r3
 800258c:	431a      	orrs	r2, r3
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 8090 	beq.w	80026c0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025a0:	4b56      	ldr	r3, [pc, #344]	; (80026fc <HAL_GPIO_Init+0x2dc>)
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	4a55      	ldr	r2, [pc, #340]	; (80026fc <HAL_GPIO_Init+0x2dc>)
 80025a6:	f043 0301 	orr.w	r3, r3, #1
 80025aa:	6193      	str	r3, [r2, #24]
 80025ac:	4b53      	ldr	r3, [pc, #332]	; (80026fc <HAL_GPIO_Init+0x2dc>)
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	60bb      	str	r3, [r7, #8]
 80025b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025b8:	4a51      	ldr	r2, [pc, #324]	; (8002700 <HAL_GPIO_Init+0x2e0>)
 80025ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025bc:	089b      	lsrs	r3, r3, #2
 80025be:	3302      	adds	r3, #2
 80025c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c8:	f003 0303 	and.w	r3, r3, #3
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	220f      	movs	r2, #15
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	4013      	ands	r3, r2
 80025da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a49      	ldr	r2, [pc, #292]	; (8002704 <HAL_GPIO_Init+0x2e4>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d00d      	beq.n	8002600 <HAL_GPIO_Init+0x1e0>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a48      	ldr	r2, [pc, #288]	; (8002708 <HAL_GPIO_Init+0x2e8>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d007      	beq.n	80025fc <HAL_GPIO_Init+0x1dc>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a47      	ldr	r2, [pc, #284]	; (800270c <HAL_GPIO_Init+0x2ec>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d101      	bne.n	80025f8 <HAL_GPIO_Init+0x1d8>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e004      	b.n	8002602 <HAL_GPIO_Init+0x1e2>
 80025f8:	2303      	movs	r3, #3
 80025fa:	e002      	b.n	8002602 <HAL_GPIO_Init+0x1e2>
 80025fc:	2301      	movs	r3, #1
 80025fe:	e000      	b.n	8002602 <HAL_GPIO_Init+0x1e2>
 8002600:	2300      	movs	r3, #0
 8002602:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002604:	f002 0203 	and.w	r2, r2, #3
 8002608:	0092      	lsls	r2, r2, #2
 800260a:	4093      	lsls	r3, r2
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	4313      	orrs	r3, r2
 8002610:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002612:	493b      	ldr	r1, [pc, #236]	; (8002700 <HAL_GPIO_Init+0x2e0>)
 8002614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002616:	089b      	lsrs	r3, r3, #2
 8002618:	3302      	adds	r3, #2
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d006      	beq.n	800263a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800262c:	4b38      	ldr	r3, [pc, #224]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	4937      	ldr	r1, [pc, #220]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	4313      	orrs	r3, r2
 8002636:	608b      	str	r3, [r1, #8]
 8002638:	e006      	b.n	8002648 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800263a:	4b35      	ldr	r3, [pc, #212]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 800263c:	689a      	ldr	r2, [r3, #8]
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	43db      	mvns	r3, r3
 8002642:	4933      	ldr	r1, [pc, #204]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 8002644:	4013      	ands	r3, r2
 8002646:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d006      	beq.n	8002662 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002654:	4b2e      	ldr	r3, [pc, #184]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 8002656:	68da      	ldr	r2, [r3, #12]
 8002658:	492d      	ldr	r1, [pc, #180]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	4313      	orrs	r3, r2
 800265e:	60cb      	str	r3, [r1, #12]
 8002660:	e006      	b.n	8002670 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002662:	4b2b      	ldr	r3, [pc, #172]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 8002664:	68da      	ldr	r2, [r3, #12]
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	43db      	mvns	r3, r3
 800266a:	4929      	ldr	r1, [pc, #164]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 800266c:	4013      	ands	r3, r2
 800266e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d006      	beq.n	800268a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800267c:	4b24      	ldr	r3, [pc, #144]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	4923      	ldr	r1, [pc, #140]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	4313      	orrs	r3, r2
 8002686:	604b      	str	r3, [r1, #4]
 8002688:	e006      	b.n	8002698 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800268a:	4b21      	ldr	r3, [pc, #132]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 800268c:	685a      	ldr	r2, [r3, #4]
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	43db      	mvns	r3, r3
 8002692:	491f      	ldr	r1, [pc, #124]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 8002694:	4013      	ands	r3, r2
 8002696:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d006      	beq.n	80026b2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026a4:	4b1a      	ldr	r3, [pc, #104]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	4919      	ldr	r1, [pc, #100]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	600b      	str	r3, [r1, #0]
 80026b0:	e006      	b.n	80026c0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026b2:	4b17      	ldr	r3, [pc, #92]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	43db      	mvns	r3, r3
 80026ba:	4915      	ldr	r1, [pc, #84]	; (8002710 <HAL_GPIO_Init+0x2f0>)
 80026bc:	4013      	ands	r3, r2
 80026be:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80026c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c2:	3301      	adds	r3, #1
 80026c4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	fa22 f303 	lsr.w	r3, r2, r3
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f47f aeaf 	bne.w	8002434 <HAL_GPIO_Init+0x14>
  }
}
 80026d6:	bf00      	nop
 80026d8:	bf00      	nop
 80026da:	372c      	adds	r7, #44	; 0x2c
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	10320000 	.word	0x10320000
 80026e8:	10310000 	.word	0x10310000
 80026ec:	10220000 	.word	0x10220000
 80026f0:	10210000 	.word	0x10210000
 80026f4:	10120000 	.word	0x10120000
 80026f8:	10110000 	.word	0x10110000
 80026fc:	40021000 	.word	0x40021000
 8002700:	40010000 	.word	0x40010000
 8002704:	40010800 	.word	0x40010800
 8002708:	40010c00 	.word	0x40010c00
 800270c:	40011000 	.word	0x40011000
 8002710:	40010400 	.word	0x40010400

08002714 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	460b      	mov	r3, r1
 800271e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	887b      	ldrh	r3, [r7, #2]
 8002726:	4013      	ands	r3, r2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d002      	beq.n	8002732 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800272c:	2301      	movs	r3, #1
 800272e:	73fb      	strb	r3, [r7, #15]
 8002730:	e001      	b.n	8002736 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002732:	2300      	movs	r3, #0
 8002734:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002736:	7bfb      	ldrb	r3, [r7, #15]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	bc80      	pop	{r7}
 8002740:	4770      	bx	lr

08002742 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002742:	b480      	push	{r7}
 8002744:	b083      	sub	sp, #12
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
 800274a:	460b      	mov	r3, r1
 800274c:	807b      	strh	r3, [r7, #2]
 800274e:	4613      	mov	r3, r2
 8002750:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002752:	787b      	ldrb	r3, [r7, #1]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002758:	887a      	ldrh	r2, [r7, #2]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800275e:	e003      	b.n	8002768 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002760:	887b      	ldrh	r3, [r7, #2]
 8002762:	041a      	lsls	r2, r3, #16
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	611a      	str	r2, [r3, #16]
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr

08002772 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002772:	b480      	push	{r7}
 8002774:	b085      	sub	sp, #20
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
 800277a:	460b      	mov	r3, r1
 800277c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002784:	887a      	ldrh	r2, [r7, #2]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	4013      	ands	r3, r2
 800278a:	041a      	lsls	r2, r3, #16
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	43d9      	mvns	r1, r3
 8002790:	887b      	ldrh	r3, [r7, #2]
 8002792:	400b      	ands	r3, r1
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	611a      	str	r2, [r3, #16]
}
 800279a:	bf00      	nop
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr

080027a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b086      	sub	sp, #24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e26c      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 8087 	beq.w	80028d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027c4:	4b92      	ldr	r3, [pc, #584]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f003 030c 	and.w	r3, r3, #12
 80027cc:	2b04      	cmp	r3, #4
 80027ce:	d00c      	beq.n	80027ea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027d0:	4b8f      	ldr	r3, [pc, #572]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f003 030c 	and.w	r3, r3, #12
 80027d8:	2b08      	cmp	r3, #8
 80027da:	d112      	bne.n	8002802 <HAL_RCC_OscConfig+0x5e>
 80027dc:	4b8c      	ldr	r3, [pc, #560]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027e8:	d10b      	bne.n	8002802 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ea:	4b89      	ldr	r3, [pc, #548]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d06c      	beq.n	80028d0 <HAL_RCC_OscConfig+0x12c>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d168      	bne.n	80028d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e246      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800280a:	d106      	bne.n	800281a <HAL_RCC_OscConfig+0x76>
 800280c:	4b80      	ldr	r3, [pc, #512]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a7f      	ldr	r2, [pc, #508]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002812:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002816:	6013      	str	r3, [r2, #0]
 8002818:	e02e      	b.n	8002878 <HAL_RCC_OscConfig+0xd4>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d10c      	bne.n	800283c <HAL_RCC_OscConfig+0x98>
 8002822:	4b7b      	ldr	r3, [pc, #492]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a7a      	ldr	r2, [pc, #488]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002828:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	4b78      	ldr	r3, [pc, #480]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a77      	ldr	r2, [pc, #476]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002834:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	e01d      	b.n	8002878 <HAL_RCC_OscConfig+0xd4>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002844:	d10c      	bne.n	8002860 <HAL_RCC_OscConfig+0xbc>
 8002846:	4b72      	ldr	r3, [pc, #456]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a71      	ldr	r2, [pc, #452]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800284c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	4b6f      	ldr	r3, [pc, #444]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a6e      	ldr	r2, [pc, #440]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	e00b      	b.n	8002878 <HAL_RCC_OscConfig+0xd4>
 8002860:	4b6b      	ldr	r3, [pc, #428]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a6a      	ldr	r2, [pc, #424]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002866:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800286a:	6013      	str	r3, [r2, #0]
 800286c:	4b68      	ldr	r3, [pc, #416]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a67      	ldr	r2, [pc, #412]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002872:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002876:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d013      	beq.n	80028a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002880:	f7ff fcb6 	bl	80021f0 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002888:	f7ff fcb2 	bl	80021f0 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b64      	cmp	r3, #100	; 0x64
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e1fa      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800289a:	4b5d      	ldr	r3, [pc, #372]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f0      	beq.n	8002888 <HAL_RCC_OscConfig+0xe4>
 80028a6:	e014      	b.n	80028d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a8:	f7ff fca2 	bl	80021f0 <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028b0:	f7ff fc9e 	bl	80021f0 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b64      	cmp	r3, #100	; 0x64
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e1e6      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028c2:	4b53      	ldr	r3, [pc, #332]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1f0      	bne.n	80028b0 <HAL_RCC_OscConfig+0x10c>
 80028ce:	e000      	b.n	80028d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d063      	beq.n	80029a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028de:	4b4c      	ldr	r3, [pc, #304]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f003 030c 	and.w	r3, r3, #12
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00b      	beq.n	8002902 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028ea:	4b49      	ldr	r3, [pc, #292]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	2b08      	cmp	r3, #8
 80028f4:	d11c      	bne.n	8002930 <HAL_RCC_OscConfig+0x18c>
 80028f6:	4b46      	ldr	r3, [pc, #280]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d116      	bne.n	8002930 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002902:	4b43      	ldr	r3, [pc, #268]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d005      	beq.n	800291a <HAL_RCC_OscConfig+0x176>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d001      	beq.n	800291a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e1ba      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800291a:	4b3d      	ldr	r3, [pc, #244]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	00db      	lsls	r3, r3, #3
 8002928:	4939      	ldr	r1, [pc, #228]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800292a:	4313      	orrs	r3, r2
 800292c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800292e:	e03a      	b.n	80029a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d020      	beq.n	800297a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002938:	4b36      	ldr	r3, [pc, #216]	; (8002a14 <HAL_RCC_OscConfig+0x270>)
 800293a:	2201      	movs	r2, #1
 800293c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293e:	f7ff fc57 	bl	80021f0 <HAL_GetTick>
 8002942:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002944:	e008      	b.n	8002958 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002946:	f7ff fc53 	bl	80021f0 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	2b02      	cmp	r3, #2
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e19b      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002958:	4b2d      	ldr	r3, [pc, #180]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d0f0      	beq.n	8002946 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002964:	4b2a      	ldr	r3, [pc, #168]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	00db      	lsls	r3, r3, #3
 8002972:	4927      	ldr	r1, [pc, #156]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002974:	4313      	orrs	r3, r2
 8002976:	600b      	str	r3, [r1, #0]
 8002978:	e015      	b.n	80029a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800297a:	4b26      	ldr	r3, [pc, #152]	; (8002a14 <HAL_RCC_OscConfig+0x270>)
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002980:	f7ff fc36 	bl	80021f0 <HAL_GetTick>
 8002984:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002986:	e008      	b.n	800299a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002988:	f7ff fc32 	bl	80021f0 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e17a      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800299a:	4b1d      	ldr	r3, [pc, #116]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1f0      	bne.n	8002988 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0308 	and.w	r3, r3, #8
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d03a      	beq.n	8002a28 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d019      	beq.n	80029ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ba:	4b17      	ldr	r3, [pc, #92]	; (8002a18 <HAL_RCC_OscConfig+0x274>)
 80029bc:	2201      	movs	r2, #1
 80029be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029c0:	f7ff fc16 	bl	80021f0 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c8:	f7ff fc12 	bl	80021f0 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e15a      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029da:	4b0d      	ldr	r3, [pc, #52]	; (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80029dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d0f0      	beq.n	80029c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029e6:	2001      	movs	r0, #1
 80029e8:	f000 fa9a 	bl	8002f20 <RCC_Delay>
 80029ec:	e01c      	b.n	8002a28 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ee:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <HAL_RCC_OscConfig+0x274>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029f4:	f7ff fbfc 	bl	80021f0 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029fa:	e00f      	b.n	8002a1c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029fc:	f7ff fbf8 	bl	80021f0 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d908      	bls.n	8002a1c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e140      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
 8002a0e:	bf00      	nop
 8002a10:	40021000 	.word	0x40021000
 8002a14:	42420000 	.word	0x42420000
 8002a18:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a1c:	4b9e      	ldr	r3, [pc, #632]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d1e9      	bne.n	80029fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0304 	and.w	r3, r3, #4
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f000 80a6 	beq.w	8002b82 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a36:	2300      	movs	r3, #0
 8002a38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a3a:	4b97      	ldr	r3, [pc, #604]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002a3c:	69db      	ldr	r3, [r3, #28]
 8002a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d10d      	bne.n	8002a62 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a46:	4b94      	ldr	r3, [pc, #592]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	4a93      	ldr	r2, [pc, #588]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a50:	61d3      	str	r3, [r2, #28]
 8002a52:	4b91      	ldr	r3, [pc, #580]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a5a:	60bb      	str	r3, [r7, #8]
 8002a5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a62:	4b8e      	ldr	r3, [pc, #568]	; (8002c9c <HAL_RCC_OscConfig+0x4f8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d118      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a6e:	4b8b      	ldr	r3, [pc, #556]	; (8002c9c <HAL_RCC_OscConfig+0x4f8>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a8a      	ldr	r2, [pc, #552]	; (8002c9c <HAL_RCC_OscConfig+0x4f8>)
 8002a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a7a:	f7ff fbb9 	bl	80021f0 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a82:	f7ff fbb5 	bl	80021f0 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b64      	cmp	r3, #100	; 0x64
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e0fd      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a94:	4b81      	ldr	r3, [pc, #516]	; (8002c9c <HAL_RCC_OscConfig+0x4f8>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d0f0      	beq.n	8002a82 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d106      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x312>
 8002aa8:	4b7b      	ldr	r3, [pc, #492]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002aaa:	6a1b      	ldr	r3, [r3, #32]
 8002aac:	4a7a      	ldr	r2, [pc, #488]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	6213      	str	r3, [r2, #32]
 8002ab4:	e02d      	b.n	8002b12 <HAL_RCC_OscConfig+0x36e>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10c      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x334>
 8002abe:	4b76      	ldr	r3, [pc, #472]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	4a75      	ldr	r2, [pc, #468]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002ac4:	f023 0301 	bic.w	r3, r3, #1
 8002ac8:	6213      	str	r3, [r2, #32]
 8002aca:	4b73      	ldr	r3, [pc, #460]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002acc:	6a1b      	ldr	r3, [r3, #32]
 8002ace:	4a72      	ldr	r2, [pc, #456]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002ad0:	f023 0304 	bic.w	r3, r3, #4
 8002ad4:	6213      	str	r3, [r2, #32]
 8002ad6:	e01c      	b.n	8002b12 <HAL_RCC_OscConfig+0x36e>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	2b05      	cmp	r3, #5
 8002ade:	d10c      	bne.n	8002afa <HAL_RCC_OscConfig+0x356>
 8002ae0:	4b6d      	ldr	r3, [pc, #436]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	4a6c      	ldr	r2, [pc, #432]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002ae6:	f043 0304 	orr.w	r3, r3, #4
 8002aea:	6213      	str	r3, [r2, #32]
 8002aec:	4b6a      	ldr	r3, [pc, #424]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	4a69      	ldr	r2, [pc, #420]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002af2:	f043 0301 	orr.w	r3, r3, #1
 8002af6:	6213      	str	r3, [r2, #32]
 8002af8:	e00b      	b.n	8002b12 <HAL_RCC_OscConfig+0x36e>
 8002afa:	4b67      	ldr	r3, [pc, #412]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	4a66      	ldr	r2, [pc, #408]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002b00:	f023 0301 	bic.w	r3, r3, #1
 8002b04:	6213      	str	r3, [r2, #32]
 8002b06:	4b64      	ldr	r3, [pc, #400]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002b08:	6a1b      	ldr	r3, [r3, #32]
 8002b0a:	4a63      	ldr	r2, [pc, #396]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002b0c:	f023 0304 	bic.w	r3, r3, #4
 8002b10:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d015      	beq.n	8002b46 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b1a:	f7ff fb69 	bl	80021f0 <HAL_GetTick>
 8002b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b20:	e00a      	b.n	8002b38 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b22:	f7ff fb65 	bl	80021f0 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e0ab      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b38:	4b57      	ldr	r3, [pc, #348]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d0ee      	beq.n	8002b22 <HAL_RCC_OscConfig+0x37e>
 8002b44:	e014      	b.n	8002b70 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b46:	f7ff fb53 	bl	80021f0 <HAL_GetTick>
 8002b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b4c:	e00a      	b.n	8002b64 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b4e:	f7ff fb4f 	bl	80021f0 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e095      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b64:	4b4c      	ldr	r3, [pc, #304]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1ee      	bne.n	8002b4e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b70:	7dfb      	ldrb	r3, [r7, #23]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d105      	bne.n	8002b82 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b76:	4b48      	ldr	r3, [pc, #288]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002b78:	69db      	ldr	r3, [r3, #28]
 8002b7a:	4a47      	ldr	r2, [pc, #284]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002b7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b80:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 8081 	beq.w	8002c8e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b8c:	4b42      	ldr	r3, [pc, #264]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f003 030c 	and.w	r3, r3, #12
 8002b94:	2b08      	cmp	r3, #8
 8002b96:	d061      	beq.n	8002c5c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	69db      	ldr	r3, [r3, #28]
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d146      	bne.n	8002c2e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ba0:	4b3f      	ldr	r3, [pc, #252]	; (8002ca0 <HAL_RCC_OscConfig+0x4fc>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba6:	f7ff fb23 	bl	80021f0 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bac:	e008      	b.n	8002bc0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bae:	f7ff fb1f 	bl	80021f0 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e067      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bc0:	4b35      	ldr	r3, [pc, #212]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1f0      	bne.n	8002bae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bd4:	d108      	bne.n	8002be8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bd6:	4b30      	ldr	r3, [pc, #192]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	492d      	ldr	r1, [pc, #180]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002be8:	4b2b      	ldr	r3, [pc, #172]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a19      	ldr	r1, [r3, #32]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf8:	430b      	orrs	r3, r1
 8002bfa:	4927      	ldr	r1, [pc, #156]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c00:	4b27      	ldr	r3, [pc, #156]	; (8002ca0 <HAL_RCC_OscConfig+0x4fc>)
 8002c02:	2201      	movs	r2, #1
 8002c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c06:	f7ff faf3 	bl	80021f0 <HAL_GetTick>
 8002c0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c0c:	e008      	b.n	8002c20 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c0e:	f7ff faef 	bl	80021f0 <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d901      	bls.n	8002c20 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e037      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c20:	4b1d      	ldr	r3, [pc, #116]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d0f0      	beq.n	8002c0e <HAL_RCC_OscConfig+0x46a>
 8002c2c:	e02f      	b.n	8002c8e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c2e:	4b1c      	ldr	r3, [pc, #112]	; (8002ca0 <HAL_RCC_OscConfig+0x4fc>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c34:	f7ff fadc 	bl	80021f0 <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c3c:	f7ff fad8 	bl	80021f0 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e020      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c4e:	4b12      	ldr	r3, [pc, #72]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1f0      	bne.n	8002c3c <HAL_RCC_OscConfig+0x498>
 8002c5a:	e018      	b.n	8002c8e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69db      	ldr	r3, [r3, #28]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d101      	bne.n	8002c68 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e013      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c68:	4b0b      	ldr	r3, [pc, #44]	; (8002c98 <HAL_RCC_OscConfig+0x4f4>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d106      	bne.n	8002c8a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d001      	beq.n	8002c8e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e000      	b.n	8002c90 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3718      	adds	r7, #24
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	40007000 	.word	0x40007000
 8002ca0:	42420060 	.word	0x42420060

08002ca4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d101      	bne.n	8002cb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e0d0      	b.n	8002e5a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cb8:	4b6a      	ldr	r3, [pc, #424]	; (8002e64 <HAL_RCC_ClockConfig+0x1c0>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0307 	and.w	r3, r3, #7
 8002cc0:	683a      	ldr	r2, [r7, #0]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d910      	bls.n	8002ce8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc6:	4b67      	ldr	r3, [pc, #412]	; (8002e64 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f023 0207 	bic.w	r2, r3, #7
 8002cce:	4965      	ldr	r1, [pc, #404]	; (8002e64 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cd6:	4b63      	ldr	r3, [pc, #396]	; (8002e64 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0307 	and.w	r3, r3, #7
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d001      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e0b8      	b.n	8002e5a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d020      	beq.n	8002d36 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0304 	and.w	r3, r3, #4
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d005      	beq.n	8002d0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d00:	4b59      	ldr	r3, [pc, #356]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	4a58      	ldr	r2, [pc, #352]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d06:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d0a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0308 	and.w	r3, r3, #8
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d005      	beq.n	8002d24 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d18:	4b53      	ldr	r3, [pc, #332]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	4a52      	ldr	r2, [pc, #328]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d22:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d24:	4b50      	ldr	r3, [pc, #320]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	494d      	ldr	r1, [pc, #308]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d040      	beq.n	8002dc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d107      	bne.n	8002d5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d4a:	4b47      	ldr	r3, [pc, #284]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d115      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e07f      	b.n	8002e5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d107      	bne.n	8002d72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d62:	4b41      	ldr	r3, [pc, #260]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d109      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e073      	b.n	8002e5a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d72:	4b3d      	ldr	r3, [pc, #244]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e06b      	b.n	8002e5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d82:	4b39      	ldr	r3, [pc, #228]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f023 0203 	bic.w	r2, r3, #3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	4936      	ldr	r1, [pc, #216]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d94:	f7ff fa2c 	bl	80021f0 <HAL_GetTick>
 8002d98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d9a:	e00a      	b.n	8002db2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d9c:	f7ff fa28 	bl	80021f0 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e053      	b.n	8002e5a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002db2:	4b2d      	ldr	r3, [pc, #180]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f003 020c 	and.w	r2, r3, #12
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d1eb      	bne.n	8002d9c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dc4:	4b27      	ldr	r3, [pc, #156]	; (8002e64 <HAL_RCC_ClockConfig+0x1c0>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0307 	and.w	r3, r3, #7
 8002dcc:	683a      	ldr	r2, [r7, #0]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d210      	bcs.n	8002df4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dd2:	4b24      	ldr	r3, [pc, #144]	; (8002e64 <HAL_RCC_ClockConfig+0x1c0>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f023 0207 	bic.w	r2, r3, #7
 8002dda:	4922      	ldr	r1, [pc, #136]	; (8002e64 <HAL_RCC_ClockConfig+0x1c0>)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002de2:	4b20      	ldr	r3, [pc, #128]	; (8002e64 <HAL_RCC_ClockConfig+0x1c0>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0307 	and.w	r3, r3, #7
 8002dea:	683a      	ldr	r2, [r7, #0]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d001      	beq.n	8002df4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e032      	b.n	8002e5a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d008      	beq.n	8002e12 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e00:	4b19      	ldr	r3, [pc, #100]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	4916      	ldr	r1, [pc, #88]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0308 	and.w	r3, r3, #8
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d009      	beq.n	8002e32 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e1e:	4b12      	ldr	r3, [pc, #72]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	00db      	lsls	r3, r3, #3
 8002e2c:	490e      	ldr	r1, [pc, #56]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e32:	f000 f821 	bl	8002e78 <HAL_RCC_GetSysClockFreq>
 8002e36:	4602      	mov	r2, r0
 8002e38:	4b0b      	ldr	r3, [pc, #44]	; (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	091b      	lsrs	r3, r3, #4
 8002e3e:	f003 030f 	and.w	r3, r3, #15
 8002e42:	490a      	ldr	r1, [pc, #40]	; (8002e6c <HAL_RCC_ClockConfig+0x1c8>)
 8002e44:	5ccb      	ldrb	r3, [r1, r3]
 8002e46:	fa22 f303 	lsr.w	r3, r2, r3
 8002e4a:	4a09      	ldr	r2, [pc, #36]	; (8002e70 <HAL_RCC_ClockConfig+0x1cc>)
 8002e4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e4e:	4b09      	ldr	r3, [pc, #36]	; (8002e74 <HAL_RCC_ClockConfig+0x1d0>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff f98a 	bl	800216c <HAL_InitTick>

  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	40022000 	.word	0x40022000
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	0800379c 	.word	0x0800379c
 8002e70:	20000048 	.word	0x20000048
 8002e74:	2000004c 	.word	0x2000004c

08002e78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b087      	sub	sp, #28
 8002e7c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]
 8002e82:	2300      	movs	r3, #0
 8002e84:	60bb      	str	r3, [r7, #8]
 8002e86:	2300      	movs	r3, #0
 8002e88:	617b      	str	r3, [r7, #20]
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e92:	4b1e      	ldr	r3, [pc, #120]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x94>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f003 030c 	and.w	r3, r3, #12
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	d002      	beq.n	8002ea8 <HAL_RCC_GetSysClockFreq+0x30>
 8002ea2:	2b08      	cmp	r3, #8
 8002ea4:	d003      	beq.n	8002eae <HAL_RCC_GetSysClockFreq+0x36>
 8002ea6:	e027      	b.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ea8:	4b19      	ldr	r3, [pc, #100]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eaa:	613b      	str	r3, [r7, #16]
      break;
 8002eac:	e027      	b.n	8002efe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	0c9b      	lsrs	r3, r3, #18
 8002eb2:	f003 030f 	and.w	r3, r3, #15
 8002eb6:	4a17      	ldr	r2, [pc, #92]	; (8002f14 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002eb8:	5cd3      	ldrb	r3, [r2, r3]
 8002eba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d010      	beq.n	8002ee8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ec6:	4b11      	ldr	r3, [pc, #68]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	0c5b      	lsrs	r3, r3, #17
 8002ecc:	f003 0301 	and.w	r3, r3, #1
 8002ed0:	4a11      	ldr	r2, [pc, #68]	; (8002f18 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ed2:	5cd3      	ldrb	r3, [r2, r3]
 8002ed4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a0d      	ldr	r2, [pc, #52]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eda:	fb02 f203 	mul.w	r2, r2, r3
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ee4:	617b      	str	r3, [r7, #20]
 8002ee6:	e004      	b.n	8002ef2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a0c      	ldr	r2, [pc, #48]	; (8002f1c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002eec:	fb02 f303 	mul.w	r3, r2, r3
 8002ef0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	613b      	str	r3, [r7, #16]
      break;
 8002ef6:	e002      	b.n	8002efe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ef8:	4b05      	ldr	r3, [pc, #20]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x98>)
 8002efa:	613b      	str	r3, [r7, #16]
      break;
 8002efc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002efe:	693b      	ldr	r3, [r7, #16]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	371c      	adds	r7, #28
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bc80      	pop	{r7}
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	007a1200 	.word	0x007a1200
 8002f14:	080037ac 	.word	0x080037ac
 8002f18:	080037bc 	.word	0x080037bc
 8002f1c:	003d0900 	.word	0x003d0900

08002f20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f28:	4b0a      	ldr	r3, [pc, #40]	; (8002f54 <RCC_Delay+0x34>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a0a      	ldr	r2, [pc, #40]	; (8002f58 <RCC_Delay+0x38>)
 8002f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f32:	0a5b      	lsrs	r3, r3, #9
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	fb02 f303 	mul.w	r3, r2, r3
 8002f3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f3c:	bf00      	nop
  }
  while (Delay --);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	1e5a      	subs	r2, r3, #1
 8002f42:	60fa      	str	r2, [r7, #12]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d1f9      	bne.n	8002f3c <RCC_Delay+0x1c>
}
 8002f48:	bf00      	nop
 8002f4a:	bf00      	nop
 8002f4c:	3714      	adds	r7, #20
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bc80      	pop	{r7}
 8002f52:	4770      	bx	lr
 8002f54:	20000048 	.word	0x20000048
 8002f58:	10624dd3 	.word	0x10624dd3

08002f5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e041      	b.n	8002ff2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d106      	bne.n	8002f88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f7ff f806 	bl	8001f94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	3304      	adds	r3, #4
 8002f98:	4619      	mov	r1, r3
 8002f9a:	4610      	mov	r0, r2
 8002f9c:	f000 fa56 	bl	800344c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
	...

08002ffc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b01      	cmp	r3, #1
 800300e:	d001      	beq.n	8003014 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e035      	b.n	8003080 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2202      	movs	r2, #2
 8003018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68da      	ldr	r2, [r3, #12]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f042 0201 	orr.w	r2, r2, #1
 800302a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a16      	ldr	r2, [pc, #88]	; (800308c <HAL_TIM_Base_Start_IT+0x90>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d009      	beq.n	800304a <HAL_TIM_Base_Start_IT+0x4e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800303e:	d004      	beq.n	800304a <HAL_TIM_Base_Start_IT+0x4e>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a12      	ldr	r2, [pc, #72]	; (8003090 <HAL_TIM_Base_Start_IT+0x94>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d111      	bne.n	800306e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f003 0307 	and.w	r3, r3, #7
 8003054:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2b06      	cmp	r3, #6
 800305a:	d010      	beq.n	800307e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f042 0201 	orr.w	r2, r2, #1
 800306a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800306c:	e007      	b.n	800307e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f042 0201 	orr.w	r2, r2, #1
 800307c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3714      	adds	r7, #20
 8003084:	46bd      	mov	sp, r7
 8003086:	bc80      	pop	{r7}
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	40012c00 	.word	0x40012c00
 8003090:	40000400 	.word	0x40000400

08003094 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d020      	beq.n	80030f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d01b      	beq.n	80030f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f06f 0202 	mvn.w	r2, #2
 80030c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2201      	movs	r2, #1
 80030ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f998 	bl	8003414 <HAL_TIM_IC_CaptureCallback>
 80030e4:	e005      	b.n	80030f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 f98b 	bl	8003402 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 f99a 	bl	8003426 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	f003 0304 	and.w	r3, r3, #4
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d020      	beq.n	8003144 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	2b00      	cmp	r3, #0
 800310a:	d01b      	beq.n	8003144 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f06f 0204 	mvn.w	r2, #4
 8003114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2202      	movs	r2, #2
 800311a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	699b      	ldr	r3, [r3, #24]
 8003122:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003126:	2b00      	cmp	r3, #0
 8003128:	d003      	beq.n	8003132 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f000 f972 	bl	8003414 <HAL_TIM_IC_CaptureCallback>
 8003130:	e005      	b.n	800313e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f965 	bl	8003402 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f000 f974 	bl	8003426 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f003 0308 	and.w	r3, r3, #8
 800314a:	2b00      	cmp	r3, #0
 800314c:	d020      	beq.n	8003190 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f003 0308 	and.w	r3, r3, #8
 8003154:	2b00      	cmp	r3, #0
 8003156:	d01b      	beq.n	8003190 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f06f 0208 	mvn.w	r2, #8
 8003160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2204      	movs	r2, #4
 8003166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	f003 0303 	and.w	r3, r3, #3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 f94c 	bl	8003414 <HAL_TIM_IC_CaptureCallback>
 800317c:	e005      	b.n	800318a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f000 f93f 	bl	8003402 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f000 f94e 	bl	8003426 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	f003 0310 	and.w	r3, r3, #16
 8003196:	2b00      	cmp	r3, #0
 8003198:	d020      	beq.n	80031dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f003 0310 	and.w	r3, r3, #16
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d01b      	beq.n	80031dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f06f 0210 	mvn.w	r2, #16
 80031ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2208      	movs	r2, #8
 80031b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	69db      	ldr	r3, [r3, #28]
 80031ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d003      	beq.n	80031ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 f926 	bl	8003414 <HAL_TIM_IC_CaptureCallback>
 80031c8:	e005      	b.n	80031d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f000 f919 	bl	8003402 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f928 	bl	8003426 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00c      	beq.n	8003200 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d007      	beq.n	8003200 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f06f 0201 	mvn.w	r2, #1
 80031f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f7fe fe72 	bl	8001ee4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00c      	beq.n	8003224 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003210:	2b00      	cmp	r3, #0
 8003212:	d007      	beq.n	8003224 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800321c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f000 fa6f 	bl	8003702 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00c      	beq.n	8003248 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003234:	2b00      	cmp	r3, #0
 8003236:	d007      	beq.n	8003248 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 f8f8 	bl	8003438 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	f003 0320 	and.w	r3, r3, #32
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00c      	beq.n	800326c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f003 0320 	and.w	r3, r3, #32
 8003258:	2b00      	cmp	r3, #0
 800325a:	d007      	beq.n	800326c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f06f 0220 	mvn.w	r2, #32
 8003264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 fa42 	bl	80036f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800326c:	bf00      	nop
 800326e:	3710      	adds	r7, #16
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800327e:	2300      	movs	r3, #0
 8003280:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003288:	2b01      	cmp	r3, #1
 800328a:	d101      	bne.n	8003290 <HAL_TIM_ConfigClockSource+0x1c>
 800328c:	2302      	movs	r3, #2
 800328e:	e0b4      	b.n	80033fa <HAL_TIM_ConfigClockSource+0x186>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2202      	movs	r2, #2
 800329c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80032ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68ba      	ldr	r2, [r7, #8]
 80032be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032c8:	d03e      	beq.n	8003348 <HAL_TIM_ConfigClockSource+0xd4>
 80032ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032ce:	f200 8087 	bhi.w	80033e0 <HAL_TIM_ConfigClockSource+0x16c>
 80032d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032d6:	f000 8086 	beq.w	80033e6 <HAL_TIM_ConfigClockSource+0x172>
 80032da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032de:	d87f      	bhi.n	80033e0 <HAL_TIM_ConfigClockSource+0x16c>
 80032e0:	2b70      	cmp	r3, #112	; 0x70
 80032e2:	d01a      	beq.n	800331a <HAL_TIM_ConfigClockSource+0xa6>
 80032e4:	2b70      	cmp	r3, #112	; 0x70
 80032e6:	d87b      	bhi.n	80033e0 <HAL_TIM_ConfigClockSource+0x16c>
 80032e8:	2b60      	cmp	r3, #96	; 0x60
 80032ea:	d050      	beq.n	800338e <HAL_TIM_ConfigClockSource+0x11a>
 80032ec:	2b60      	cmp	r3, #96	; 0x60
 80032ee:	d877      	bhi.n	80033e0 <HAL_TIM_ConfigClockSource+0x16c>
 80032f0:	2b50      	cmp	r3, #80	; 0x50
 80032f2:	d03c      	beq.n	800336e <HAL_TIM_ConfigClockSource+0xfa>
 80032f4:	2b50      	cmp	r3, #80	; 0x50
 80032f6:	d873      	bhi.n	80033e0 <HAL_TIM_ConfigClockSource+0x16c>
 80032f8:	2b40      	cmp	r3, #64	; 0x40
 80032fa:	d058      	beq.n	80033ae <HAL_TIM_ConfigClockSource+0x13a>
 80032fc:	2b40      	cmp	r3, #64	; 0x40
 80032fe:	d86f      	bhi.n	80033e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003300:	2b30      	cmp	r3, #48	; 0x30
 8003302:	d064      	beq.n	80033ce <HAL_TIM_ConfigClockSource+0x15a>
 8003304:	2b30      	cmp	r3, #48	; 0x30
 8003306:	d86b      	bhi.n	80033e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003308:	2b20      	cmp	r3, #32
 800330a:	d060      	beq.n	80033ce <HAL_TIM_ConfigClockSource+0x15a>
 800330c:	2b20      	cmp	r3, #32
 800330e:	d867      	bhi.n	80033e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003310:	2b00      	cmp	r3, #0
 8003312:	d05c      	beq.n	80033ce <HAL_TIM_ConfigClockSource+0x15a>
 8003314:	2b10      	cmp	r3, #16
 8003316:	d05a      	beq.n	80033ce <HAL_TIM_ConfigClockSource+0x15a>
 8003318:	e062      	b.n	80033e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6818      	ldr	r0, [r3, #0]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	6899      	ldr	r1, [r3, #8]
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	f000 f96a 	bl	8003602 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800333c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68ba      	ldr	r2, [r7, #8]
 8003344:	609a      	str	r2, [r3, #8]
      break;
 8003346:	e04f      	b.n	80033e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6818      	ldr	r0, [r3, #0]
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	6899      	ldr	r1, [r3, #8]
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	f000 f953 	bl	8003602 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	689a      	ldr	r2, [r3, #8]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800336a:	609a      	str	r2, [r3, #8]
      break;
 800336c:	e03c      	b.n	80033e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6818      	ldr	r0, [r3, #0]
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	6859      	ldr	r1, [r3, #4]
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	461a      	mov	r2, r3
 800337c:	f000 f8ca 	bl	8003514 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2150      	movs	r1, #80	; 0x50
 8003386:	4618      	mov	r0, r3
 8003388:	f000 f921 	bl	80035ce <TIM_ITRx_SetConfig>
      break;
 800338c:	e02c      	b.n	80033e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6818      	ldr	r0, [r3, #0]
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	6859      	ldr	r1, [r3, #4]
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	461a      	mov	r2, r3
 800339c:	f000 f8e8 	bl	8003570 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2160      	movs	r1, #96	; 0x60
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 f911 	bl	80035ce <TIM_ITRx_SetConfig>
      break;
 80033ac:	e01c      	b.n	80033e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6818      	ldr	r0, [r3, #0]
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	6859      	ldr	r1, [r3, #4]
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	461a      	mov	r2, r3
 80033bc:	f000 f8aa 	bl	8003514 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2140      	movs	r1, #64	; 0x40
 80033c6:	4618      	mov	r0, r3
 80033c8:	f000 f901 	bl	80035ce <TIM_ITRx_SetConfig>
      break;
 80033cc:	e00c      	b.n	80033e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4619      	mov	r1, r3
 80033d8:	4610      	mov	r0, r2
 80033da:	f000 f8f8 	bl	80035ce <TIM_ITRx_SetConfig>
      break;
 80033de:	e003      	b.n	80033e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	73fb      	strb	r3, [r7, #15]
      break;
 80033e4:	e000      	b.n	80033e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80033e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80033f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	bc80      	pop	{r7}
 8003412:	4770      	bx	lr

08003414 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800341c:	bf00      	nop
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	bc80      	pop	{r7}
 8003424:	4770      	bx	lr

08003426 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003426:	b480      	push	{r7}
 8003428:	b083      	sub	sp, #12
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	bc80      	pop	{r7}
 8003436:	4770      	bx	lr

08003438 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	bc80      	pop	{r7}
 8003448:	4770      	bx	lr
	...

0800344c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a2b      	ldr	r2, [pc, #172]	; (800350c <TIM_Base_SetConfig+0xc0>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d007      	beq.n	8003474 <TIM_Base_SetConfig+0x28>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800346a:	d003      	beq.n	8003474 <TIM_Base_SetConfig+0x28>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a28      	ldr	r2, [pc, #160]	; (8003510 <TIM_Base_SetConfig+0xc4>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d108      	bne.n	8003486 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800347a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	68fa      	ldr	r2, [r7, #12]
 8003482:	4313      	orrs	r3, r2
 8003484:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a20      	ldr	r2, [pc, #128]	; (800350c <TIM_Base_SetConfig+0xc0>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d007      	beq.n	800349e <TIM_Base_SetConfig+0x52>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003494:	d003      	beq.n	800349e <TIM_Base_SetConfig+0x52>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a1d      	ldr	r2, [pc, #116]	; (8003510 <TIM_Base_SetConfig+0xc4>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d108      	bne.n	80034b0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a0d      	ldr	r2, [pc, #52]	; (800350c <TIM_Base_SetConfig+0xc0>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d103      	bne.n	80034e4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	691a      	ldr	r2, [r3, #16]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d005      	beq.n	8003502 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	691b      	ldr	r3, [r3, #16]
 80034fa:	f023 0201 	bic.w	r2, r3, #1
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	611a      	str	r2, [r3, #16]
  }
}
 8003502:	bf00      	nop
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr
 800350c:	40012c00 	.word	0x40012c00
 8003510:	40000400 	.word	0x40000400

08003514 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003514:	b480      	push	{r7}
 8003516:	b087      	sub	sp, #28
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6a1b      	ldr	r3, [r3, #32]
 800352a:	f023 0201 	bic.w	r2, r3, #1
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800353e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	011b      	lsls	r3, r3, #4
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	4313      	orrs	r3, r2
 8003548:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	f023 030a 	bic.w	r3, r3, #10
 8003550:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	4313      	orrs	r3, r2
 8003558:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	693a      	ldr	r2, [r7, #16]
 800355e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	697a      	ldr	r2, [r7, #20]
 8003564:	621a      	str	r2, [r3, #32]
}
 8003566:	bf00      	nop
 8003568:	371c      	adds	r7, #28
 800356a:	46bd      	mov	sp, r7
 800356c:	bc80      	pop	{r7}
 800356e:	4770      	bx	lr

08003570 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6a1b      	ldr	r3, [r3, #32]
 8003580:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6a1b      	ldr	r3, [r3, #32]
 8003586:	f023 0210 	bic.w	r2, r3, #16
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800359a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	031b      	lsls	r3, r3, #12
 80035a0:	693a      	ldr	r2, [r7, #16]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80035ac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	011b      	lsls	r3, r3, #4
 80035b2:	697a      	ldr	r2, [r7, #20]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	621a      	str	r2, [r3, #32]
}
 80035c4:	bf00      	nop
 80035c6:	371c      	adds	r7, #28
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bc80      	pop	{r7}
 80035cc:	4770      	bx	lr

080035ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80035ce:	b480      	push	{r7}
 80035d0:	b085      	sub	sp, #20
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
 80035d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035e6:	683a      	ldr	r2, [r7, #0]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	f043 0307 	orr.w	r3, r3, #7
 80035f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	609a      	str	r2, [r3, #8]
}
 80035f8:	bf00      	nop
 80035fa:	3714      	adds	r7, #20
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bc80      	pop	{r7}
 8003600:	4770      	bx	lr

08003602 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003602:	b480      	push	{r7}
 8003604:	b087      	sub	sp, #28
 8003606:	af00      	add	r7, sp, #0
 8003608:	60f8      	str	r0, [r7, #12]
 800360a:	60b9      	str	r1, [r7, #8]
 800360c:	607a      	str	r2, [r7, #4]
 800360e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800361c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	021a      	lsls	r2, r3, #8
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	431a      	orrs	r2, r3
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	4313      	orrs	r3, r2
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	4313      	orrs	r3, r2
 800362e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	609a      	str	r2, [r3, #8]
}
 8003636:	bf00      	nop
 8003638:	371c      	adds	r7, #28
 800363a:	46bd      	mov	sp, r7
 800363c:	bc80      	pop	{r7}
 800363e:	4770      	bx	lr

08003640 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003650:	2b01      	cmp	r3, #1
 8003652:	d101      	bne.n	8003658 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003654:	2302      	movs	r3, #2
 8003656:	e041      	b.n	80036dc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2202      	movs	r2, #2
 8003664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800367e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	4313      	orrs	r3, r2
 8003688:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68fa      	ldr	r2, [r7, #12]
 8003690:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a14      	ldr	r2, [pc, #80]	; (80036e8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d009      	beq.n	80036b0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036a4:	d004      	beq.n	80036b0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a10      	ldr	r2, [pc, #64]	; (80036ec <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d10c      	bne.n	80036ca <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	4313      	orrs	r3, r2
 80036c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3714      	adds	r7, #20
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bc80      	pop	{r7}
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	40012c00 	.word	0x40012c00
 80036ec:	40000400 	.word	0x40000400

080036f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bc80      	pop	{r7}
 8003700:	4770      	bx	lr

08003702 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800370a:	bf00      	nop
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	bc80      	pop	{r7}
 8003712:	4770      	bx	lr

08003714 <__libc_init_array>:
 8003714:	b570      	push	{r4, r5, r6, lr}
 8003716:	2600      	movs	r6, #0
 8003718:	4d0c      	ldr	r5, [pc, #48]	; (800374c <__libc_init_array+0x38>)
 800371a:	4c0d      	ldr	r4, [pc, #52]	; (8003750 <__libc_init_array+0x3c>)
 800371c:	1b64      	subs	r4, r4, r5
 800371e:	10a4      	asrs	r4, r4, #2
 8003720:	42a6      	cmp	r6, r4
 8003722:	d109      	bne.n	8003738 <__libc_init_array+0x24>
 8003724:	f000 f822 	bl	800376c <_init>
 8003728:	2600      	movs	r6, #0
 800372a:	4d0a      	ldr	r5, [pc, #40]	; (8003754 <__libc_init_array+0x40>)
 800372c:	4c0a      	ldr	r4, [pc, #40]	; (8003758 <__libc_init_array+0x44>)
 800372e:	1b64      	subs	r4, r4, r5
 8003730:	10a4      	asrs	r4, r4, #2
 8003732:	42a6      	cmp	r6, r4
 8003734:	d105      	bne.n	8003742 <__libc_init_array+0x2e>
 8003736:	bd70      	pop	{r4, r5, r6, pc}
 8003738:	f855 3b04 	ldr.w	r3, [r5], #4
 800373c:	4798      	blx	r3
 800373e:	3601      	adds	r6, #1
 8003740:	e7ee      	b.n	8003720 <__libc_init_array+0xc>
 8003742:	f855 3b04 	ldr.w	r3, [r5], #4
 8003746:	4798      	blx	r3
 8003748:	3601      	adds	r6, #1
 800374a:	e7f2      	b.n	8003732 <__libc_init_array+0x1e>
 800374c:	080037c0 	.word	0x080037c0
 8003750:	080037c0 	.word	0x080037c0
 8003754:	080037c0 	.word	0x080037c0
 8003758:	080037c4 	.word	0x080037c4

0800375c <memset>:
 800375c:	4603      	mov	r3, r0
 800375e:	4402      	add	r2, r0
 8003760:	4293      	cmp	r3, r2
 8003762:	d100      	bne.n	8003766 <memset+0xa>
 8003764:	4770      	bx	lr
 8003766:	f803 1b01 	strb.w	r1, [r3], #1
 800376a:	e7f9      	b.n	8003760 <memset+0x4>

0800376c <_init>:
 800376c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800376e:	bf00      	nop
 8003770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003772:	bc08      	pop	{r3}
 8003774:	469e      	mov	lr, r3
 8003776:	4770      	bx	lr

08003778 <_fini>:
 8003778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800377a:	bf00      	nop
 800377c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800377e:	bc08      	pop	{r3}
 8003780:	469e      	mov	lr, r3
 8003782:	4770      	bx	lr
