cocci_test_suite() {
	struct crypto_skcipher *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 989 */;
	struct caam_skcipher_alg cocci_id/* drivers/crypto/caam/caamalg_qi2.c 952 */;
	const u32 cocci_id/* drivers/crypto/caam/caamalg_qi2.c 947 */;
	phys_addr_t cocci_id/* drivers/crypto/caam/caamalg_qi2.c 88 */;
	struct caam_ctx {
		struct caam_flc flc[NUM_OP];
		u8 key[CAAM_MAX_KEY_SIZE];
		dma_addr_t flc_dma[NUM_OP];
		dma_addr_t key_dma;
		enum dma_data_direction dir;
		struct device *dev;
		struct alginfo adata;
		struct alginfo cdata;
		unsigned int authsize;
	} cocci_id/* drivers/crypto/caam/caamalg_qi2.c 73 */;
	struct caam_skcipher_alg {
		struct skcipher_alg skcipher;
		struct caam_alg_entry caam;
		bool registered;
	} cocci_id/* drivers/crypto/caam/caamalg_qi2.c 55 */;
	struct fsl_mc_driver cocci_id/* drivers/crypto/caam/caamalg_qi2.c 5456 */;
	const struct fsl_mc_device_id cocci_id/* drivers/crypto/caam/caamalg_qi2.c 5448 */[];
	struct dpaa2_caam_priv_per_cpu *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 5393 */;
	struct dpaa2_fd cocci_id/* drivers/crypto/caam/caamalg_qi2.c 5391 */;
	int __cold cocci_id/* drivers/crypto/caam/caamalg_qi2.c 5344 */;
	struct fsl_mc_device *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 5097 */;
	struct list_head cocci_id/* drivers/crypto/caam/caamalg_qi2.c 5095 */;
	u8 cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4942 */;
	uintptr_t cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4913 */;
	struct caam_aead_alg {
		struct aead_alg aead;
		struct caam_alg_entry caam;
		bool registered;
	} cocci_id/* drivers/crypto/caam/caamalg_qi2.c 49 */;
	struct dpseci_congestion_notification_cfg cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4884 */;
	u16 cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4882 */;
	struct napi_struct *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4844 */;
	struct dpaa2_dq *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4816 */;
	u8 *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 481 */;
	const struct dpaa2_fd *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4774 */;
	struct dpseci_rx_queue_cfg cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4716 */;
	struct aead_edesc cocci_id/* drivers/crypto/caam/caamalg_qi2.c 470 */;
	void __cold cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4698 */;
	struct dpaa2_caam_priv_per_cpu cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4630 */;
	struct dpaa2_io_notification_ctx *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4626 */;
	struct caam_hash_ctx cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4614 */;
	struct crypto_alg *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4589 */;
	struct ahash_alg *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4588 */;
	struct caam_hash_template *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4585 */;
	struct caam_hash_alg *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4584 */;
	struct crypto_tfm *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4572 */;
	struct caam_hash_state cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4567 */;
	const u8 cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4521 */[];
	struct caam_hash_alg cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4518 */;
	struct ahash_alg cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4516 */;
	struct hash_alg_common cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4514 */;
	struct hash_alg_common *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4513 */;
	struct caam_hash_alg {
		struct list_head entry;
		struct device *dev;
		int alg_type;
		struct ahash_alg ahash_alg;
	} cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4502 */;
	struct caam_export_state cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4390 */;
	struct caam_hash_template cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4372 */[];
	struct caam_hash_template {
		char name[CRYPTO_MAX_ALG_NAME];
		char driver_name[CRYPTO_MAX_ALG_NAME];
		char hmac_name[CRYPTO_MAX_ALG_NAME];
		char hmac_driver_name[CRYPTO_MAX_ALG_NAME];
		unsigned int blocksize;
		struct ahash_alg template_ahash;
		u32 alg_type;
	} cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4361 */;
	const struct caam_export_state *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4348 */;
	const void *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4345 */;
	struct caam_export_state *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 4323 */;
	struct caam_alg_entry {
		struct device *dev;
		int class1_alg_type;
		int class2_alg_type;
		bool rfc3686;
		bool geniv;
		bool nodkp;
	} cocci_id/* drivers/crypto/caam/caamalg_qi2.c 40 */;
	struct kmem_cache *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 38 */;
	struct ahash_edesc *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 3762 */;
	struct caam_hash_state *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 3754 */;
	struct caam_hash_ctx *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 3753 */;
	struct crypto_ahash *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 3752 */;
	struct ahash_request *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 3750 */;
	struct dpaa2_sg_entry *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 368 */;
	unsigned int cocci_id/* drivers/crypto/caam/caamalg_qi2.c 365 */;
	dma_addr_t cocci_id/* drivers/crypto/caam/caamalg_qi2.c 363 */;
	gfp_t cocci_id/* drivers/crypto/caam/caamalg_qi2.c 358 */;
	struct device *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 357 */;
	typeof(*alg) cocci_id/* drivers/crypto/caam/caamalg_qi2.c 356 */;
	struct caam_aead_alg *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 355 */;
	struct dpaa2_fl_entry *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 352 */;
	bool cocci_id/* drivers/crypto/caam/caamalg_qi2.c 348 */;
	int *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 3468 */;
	struct split_key_sh_result cocci_id/* drivers/crypto/caam/caamalg_qi2.c 3168 */;
	struct split_key_sh_result *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 3154 */;
	struct split_key_sh_result {
		struct completion completion;
		int err;
		struct device *dev;
	} cocci_id/* drivers/crypto/caam/caamalg_qi2.c 3146 */;
	struct caam_export_state {
		u8 buf[CAAM_MAX_HASH_BLOCK_SIZE];
		u8 caam_ctx[MAX_CTX_LEN];
		int buflen;
		int (*update)(struct ahash_request *req);
		int (*final)(struct ahash_request *req);
		int (*finup)(struct ahash_request *req);
	} cocci_id/* drivers/crypto/caam/caamalg_qi2.c 3012 */;
	struct caam_hash_state {
		struct caam_request caam_req;
		dma_addr_t buf_dma;
		dma_addr_t ctx_dma;
		int ctx_dma_len;
		u8 buf_0[CAAM_MAX_HASH_BLOCK_SIZE]____cacheline_aligned;
		int buflen_0;
		u8 buf_1[CAAM_MAX_HASH_BLOCK_SIZE]____cacheline_aligned;
		int buflen_1;
		u8 caam_ctx[MAX_CTX_LEN]____cacheline_aligned;
		int (*update)(struct ahash_request *req);
		int (*final)(struct ahash_request *req);
		int (*finup)(struct ahash_request *req);
		int current_buf;
	} cocci_id/* drivers/crypto/caam/caamalg_qi2.c 2996 */;
	struct caam_hash_ctx {
		struct caam_flc flc[HASH_NUM_OP];
		u8 key[CAAM_MAX_HASH_BLOCK_SIZE]____cacheline_aligned;
		dma_addr_t flc_dma[HASH_NUM_OP];
		struct device *dev;
		int ctx_len;
		struct alginfo adata;
	} cocci_id/* drivers/crypto/caam/caamalg_qi2.c 2986 */;
	enum hash_optype{UPDATE=0, UPDATE_FIRST, FINALIZE, DIGEST, HASH_NUM_OP,} cocci_id/* drivers/crypto/caam/caamalg_qi2.c 2969 */;
	struct caam_ctx cocci_id/* drivers/crypto/caam/caamalg_qi2.c 2953 */;
	struct aead_alg *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 2949 */;
	struct crypto_authenc_keys cocci_id/* drivers/crypto/caam/caamalg_qi2.c 285 */;
	const u8 *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 280 */;
	const bool cocci_id/* drivers/crypto/caam/caamalg_qi2.c 177 */;
	unsigned int cocci_id/* drivers/crypto/caam/caamalg_qi2.c 175 */[2];
	struct caam_aead_alg cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1723 */[];
	u32 *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 172 */;
	struct caam_flc *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 171 */;
	struct dpaa2_caam_priv *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 170 */;
	struct caam_skcipher_alg cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1599 */[];
	struct caam_request cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1577 */;
	typeof(*caam_alg) cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1574 */;
	struct caam_skcipher_alg *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1564 */;
	struct skcipher_alg *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1563 */;
	struct caam_alg_entry *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1533 */;
	struct skcipher_edesc *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1505 */;
	struct skcipher_request *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1503 */;
	enum dma_data_direction cocci_id/* drivers/crypto/caam/caamalg_qi2.c 144 */;
	struct scatterlist *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 141 */;
	struct caam_request *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1363 */;
	struct caam_ctx *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1362 */;
	struct crypto_aead *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1361 */;
	struct aead_edesc *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1360 */;
	struct aead_request *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1358 */;
	int cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1358 */;
	struct aead_request cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1312 */;
	struct crypto_async_request *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1311 */;
	u32 cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1309 */;
	void *cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1309 */;
	void cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1309 */;
	struct skcipher_edesc cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1189 */;
	struct dpaa2_sg_entry cocci_id/* drivers/crypto/caam/caamalg_qi2.c 1188 */;
}
