#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Sep 14 23:35:28 2020
# Process ID: 12500
# Current directory: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/synth_1
# Command line: vivado.exe -log Ships.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ships.tcl
# Log file: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/synth_1/Ships.vds
# Journal file: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Ships.tcl -notrace
Command: synth_design -top Ships -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 344.801 ; gain = 96.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Ships' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Statki.v:9]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:207]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (8#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (9#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:207]
INFO: [Synth 8-638] synthesizing module 'uart_communication' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_communication.v:1]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart.v:1]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter DVSR bound to: 326 - type: integer 
	Parameter DVSR_BIT bound to: 9 - type: integer 
	Parameter FIFO_W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/mod_m_counter.v:2]
	Parameter N bound to: 9 - type: integer 
	Parameter M bound to: 326 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (10#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/mod_m_counter.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_rx.v:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (11#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/fifo.v:2]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'fifo' (12#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_tx.v:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (13#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_tx.v:2]
INFO: [Synth 8-256] done synthesizing module 'uart' (14#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart.v:1]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/debounce.v:2]
	Parameter zero bound to: 2'b00 
	Parameter wait0 bound to: 2'b01 
	Parameter one bound to: 2'b10 
	Parameter wait1 bound to: 2'b11 
	Parameter N bound to: 21 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/debounce.v:43]
INFO: [Synth 8-256] done synthesizing module 'debounce' (15#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/debounce.v:2]
WARNING: [Synth 8-3848] Net btn in module/entity uart_communication does not have driver. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_communication.v:12]
INFO: [Synth 8-256] done synthesizing module 'uart_communication' (16#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_communication.v:1]
INFO: [Synth 8-638] synthesizing module 'uart_buffer' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'uart_buffer' (17#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_buffer.v:9]
INFO: [Synth 8-638] synthesizing module 'ProgramData' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/ProgramData.v:11]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter ACTIVE bound to: 2'b00 
	Parameter CHECKING bound to: 2'b01 
	Parameter WAITING bound to: 2'b10 
	Parameter CHOOSING_SIZE_BUTTONS_WIDTH bound to: 200 - type: integer 
	Parameter CHOOSING_SIZE_BUTTONS_LENGTH bound to: 100 - type: integer 
	Parameter CHOOSING_SIZE_BUTTONS_YPOS bound to: 250 - type: integer 
	Parameter CHOOSING_SIZE_BUTTON1_XPOS bound to: 50 - type: integer 
	Parameter CHOOSING_SIZE_BUTTON2_XPOS bound to: 300 - type: integer 
	Parameter CHOOSING_SIZE_BUTTON3_XPOS bound to: 550 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/ProgramData.v:147]
INFO: [Synth 8-256] done synthesizing module 'ProgramData' (18#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/ProgramData.v:11]
INFO: [Synth 8-638] synthesizing module 'place_ships' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:10]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter BOARD_XPOS bound to: 40 - type: integer 
	Parameter BOARD_YPOS bound to: 40 - type: integer 
	Parameter SQUARE_SIZE bound to: 40 - type: integer 
	Parameter SHIPS_INTERSPACE bound to: 10 - type: integer 
	Parameter SHIP_5X_XPOS bound to: 10 - type: integer 
	Parameter SHIP_4X_XPOS bound to: 60 - type: integer 
	Parameter SHIP_3X_XPOS bound to: 110 - type: integer 
	Parameter SHIP_2X_XPOS bound to: 160 - type: integer 
	Parameter SHIP_1X_XPOS bound to: 210 - type: integer 
	Parameter SHIPS_YPOS bound to: 580 - type: integer 
	Parameter NO_ACTION bound to: 2'b00 
	Parameter VERTICAL bound to: 2'b10 
	Parameter HORIZONTAL bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:283]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:426]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:506]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:606]
WARNING: [Synth 8-6014] Unused sequential element last_left_tick_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:71]
INFO: [Synth 8-256] done synthesizing module 'place_ships' (19#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:10]
INFO: [Synth 8-638] synthesizing module 'find_ships' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/find_ships.v:10]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter BOARD_XPOS bound to: 40 - type: integer 
	Parameter BOARD_YPOS bound to: 40 - type: integer 
	Parameter SQUARE_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'find_ships' (20#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/find_ships.v:10]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/vga_timing.v:11]
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (21#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/vga_timing.v:11]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_background.v:10]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter BOARD_XPOS bound to: 40 - type: integer 
	Parameter BOARD_YPOS bound to: 40 - type: integer 
	Parameter SQUARE_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_background' (22#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_background.v:10]
INFO: [Synth 8-638] synthesizing module 'draw_game' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_rect.v:9]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter BUTTONS_WIDTH bound to: 200 - type: integer 
	Parameter BUTTONS_LENGTH bound to: 100 - type: integer 
	Parameter BUTTONS_YPOS bound to: 250 - type: integer 
	Parameter BUTTON1_XPOS bound to: 50 - type: integer 
	Parameter BUTTON2_XPOS bound to: 300 - type: integer 
	Parameter BUTTON3_XPOS bound to: 550 - type: integer 
	Parameter BOARD_XPOS bound to: 40 - type: integer 
	Parameter BOARD_YPOS bound to: 40 - type: integer 
	Parameter SQUARE_SIZE bound to: 40 - type: integer 
	Parameter SHIPS_INTERSPACE bound to: 10 - type: integer 
	Parameter SHIP_5X_XPOS bound to: 10 - type: integer 
	Parameter SHIP_4X_XPOS bound to: 60 - type: integer 
	Parameter SHIP_3X_XPOS bound to: 110 - type: integer 
	Parameter SHIP_2X_XPOS bound to: 160 - type: integer 
	Parameter SHIP_1X_XPOS bound to: 210 - type: integer 
	Parameter SHIPS_YPOS bound to: 580 - type: integer 
	Parameter NO_ACTION bound to: 2'b00 
	Parameter VERTICAL bound to: 2'b10 
	Parameter HORIZONTAL bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'draw_game' (23#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_rect.v:9]
INFO: [Synth 8-638] synthesizing module 'draw_char' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_char.v:9]
	Parameter H_MIN bound to: 0 - type: integer 
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter Y_MIN bound to: 0 - type: integer 
	Parameter Y_MAX bound to: 600 - type: integer 
	Parameter X_POSITION bound to: 300 - type: integer 
	Parameter Y_POSITION bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_char' (24#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_char.v:9]
INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/char_rom_16x16.v:9]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter ZERO bound to: 48 - type: integer 
	Parameter A bound to: 65 - type: integer 
	Parameter B bound to: 66 - type: integer 
	Parameter C bound to: 67 - type: integer 
	Parameter D bound to: 68 - type: integer 
	Parameter E bound to: 69 - type: integer 
	Parameter F bound to: 70 - type: integer 
	Parameter G bound to: 71 - type: integer 
	Parameter H bound to: 72 - type: integer 
	Parameter I bound to: 73 - type: integer 
	Parameter J bound to: 74 - type: integer 
	Parameter K bound to: 75 - type: integer 
	Parameter L bound to: 76 - type: integer 
	Parameter M bound to: 77 - type: integer 
	Parameter N bound to: 78 - type: integer 
	Parameter O bound to: 79 - type: integer 
	Parameter P bound to: 80 - type: integer 
	Parameter Q bound to: 81 - type: integer 
	Parameter R bound to: 82 - type: integer 
	Parameter S bound to: 83 - type: integer 
	Parameter T bound to: 84 - type: integer 
	Parameter U bound to: 85 - type: integer 
	Parameter V bound to: 86 - type: integer 
	Parameter W bound to: 87 - type: integer 
	Parameter X bound to: 88 - type: integer 
	Parameter Y bound to: 89 - type: integer 
	Parameter Z bound to: 90 - type: integer 
	Parameter a bound to: 97 - type: integer 
	Parameter b bound to: 98 - type: integer 
	Parameter c bound to: 99 - type: integer 
	Parameter d bound to: 100 - type: integer 
	Parameter e bound to: 101 - type: integer 
	Parameter f bound to: 102 - type: integer 
	Parameter g bound to: 103 - type: integer 
	Parameter h bound to: 104 - type: integer 
	Parameter i bound to: 105 - type: integer 
	Parameter j bound to: 106 - type: integer 
	Parameter k bound to: 107 - type: integer 
	Parameter l bound to: 108 - type: integer 
	Parameter m bound to: 109 - type: integer 
	Parameter n bound to: 110 - type: integer 
	Parameter o bound to: 111 - type: integer 
	Parameter p bound to: 112 - type: integer 
	Parameter q bound to: 113 - type: integer 
	Parameter r bound to: 114 - type: integer 
	Parameter s bound to: 115 - type: integer 
	Parameter t bound to: 116 - type: integer 
	Parameter u bound to: 117 - type: integer 
	Parameter v bound to: 118 - type: integer 
	Parameter w bound to: 119 - type: integer 
	Parameter x bound to: 120 - type: integer 
	Parameter y bound to: 121 - type: integer 
	Parameter z bound to: 122 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (25#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/char_rom_16x16.v:9]
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/font_rom.v:9]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (26#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/font_rom.v:9]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:129]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (27#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:129]
WARNING: [Synth 8-350] instance 'my_Display' of module 'MouseDisplay' requires 13 connections, but only 12 given [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Statki.v:310]
INFO: [Synth 8-256] done synthesizing module 'Ships' (28#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Statki.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 436.980 ; gain = 188.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin btn_db_unit:sw to constant 0 [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_communication.v:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 436.980 ; gain = 188.773
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ships.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ships.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ships.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Ships_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Ships_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 745.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 745.965 ; gain = 497.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 745.965 ; gain = 497.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 745.965 ; gain = 497.758
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element data_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element delay_100us_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:697]
WARNING: [Synth 8-6014] Unused sequential element delay_20us_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element delay_63clk_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:745]
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:484]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_enable_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "db_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "input_enable1_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_enable2_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_enable3_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "program_state_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "warning_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "from_blank_to_place_ships_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "active_player_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "board_size_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_data_enable_out_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart_data_counter_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_backspace_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "program_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "warning_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "from_blank_to_place_ships_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "active_player_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_size_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_data_enable_out_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_data_counter_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_backspace_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "program_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_mouse_value_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "program_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "program_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "program_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "program_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "program_state_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ships_to_hit_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "finding_ships_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:442]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:456]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:471]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:487]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:219]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:233]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:248]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:264]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:442]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:456]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:471]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:487]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:219]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:233]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:248]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:264]
INFO: [Synth 8-5544] ROM "players_ships1x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "players_ships1x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "players_ships2x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "players_ships3x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "players_ships4x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "players_ships5x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "place_ship_state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clicked_ship_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finished_move_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "players_ships1x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "players_ships1x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "players_ships2x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "players_ships3x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "players_ships4x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "players_ships5x_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "place_ship_state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clicked_ship_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finished_move_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "warning_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element vcount_reg_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/vga_timing.v:27]
WARNING: [Synth 8-6014] Unused sequential element hcount_reg_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/vga_timing.v:28]
INFO: [Synth 8-5546] ROM "counter_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/char_rom_16x16.v:693]
INFO: [Synth 8-5587] ROM size for "char_code_nxt" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element char_line_pixels_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/font_rom.v:24]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:213]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:214]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:213]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:214]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:213]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:214]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
            rx_down_edge |                            00001 |                            00011
                rx_clk_l |                            00010 |                            00010
                rx_clk_h |                            00011 |                            00001
         rx_error_parity |                            00100 |                            00100
           rx_data_ready |                            00101 |                            00101
          tx_force_clk_l |                            00110 |                            00110
      tx_bring_data_down |                            00111 |                            00111
          tx_release_clk |                            01000 |                            01000
 tx_first_wait_down_edge |                            01001 |                            01001
                tx_clk_l |                            01010 |                            01010
         tx_wait_up_edge |                            01011 |                            01011
tx_wait_up_edge_before_ack |                            01100 |                            01101
             tx_wait_ack |                            01101 |                            01110
         tx_received_ack |                            01110 |                            01111
         tx_error_no_ack |                            01111 |                            10000
                tx_clk_h |                            10000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                           000000 |                           000000
          reset_wait_ack |                           000001 |                           000001
reset_wait_bat_completion |                           000010 |                           000010
           reset_wait_id |                           000011 |                           000011
reset_set_sample_rate_200 |                           000100 |                           000100
reset_set_sample_rate_200_wait_ack |                           000101 |                           000101
reset_send_sample_rate_200 |                           000110 |                           000110
reset_send_sample_rate_200_wait_ack |                           000111 |                           000111
reset_set_sample_rate_100 |                           001000 |                           001000
reset_set_sample_rate_100_wait_ack |                           001001 |                           001001
reset_send_sample_rate_100 |                           001010 |                           001010
reset_send_sample_rate_100_wait_ack |                           001011 |                           001011
reset_set_sample_rate_80 |                           001100 |                           001100
reset_set_sample_rate_80_wait_ack |                           001101 |                           001101
reset_send_sample_rate_80 |                           001110 |                           001110
reset_send_sample_rate_80_wait_ack |                           001111 |                           001111
           reset_read_id |                           010000 |                           010000
  reset_read_id_wait_ack |                           010001 |                           010001
   reset_read_id_wait_id |                           010010 |                           010010
    reset_set_resolution |                           010011 |                           010011
reset_set_resolution_wait_ack |                           010100 |                           010100
   reset_send_resolution |                           010101 |                           010101
reset_send_resolution_wait_ack |                           010110 |                           010110
reset_set_sample_rate_40 |                           010111 |                           010111
reset_set_sample_rate_40_wait_ack |                           011000 |                           011000
reset_send_sample_rate_40 |                           011001 |                           011001
reset_send_sample_rate_40_wait_ack |                           011010 |                           011010
  reset_enable_reporting |                           011011 |                           011011
reset_enable_reporting_wait_ack |                           011100 |                           011100
             read_byte_1 |                           011101 |                           011101
             read_byte_2 |                           011110 |                           011110
             read_byte_3 |                           011111 |                           011111
             read_byte_4 |                           100000 |                           100000
          mark_new_event |                           100001 |                           100100
           check_read_id |                           100010 |                           100001
  check_read_id_wait_ack |                           100011 |                           100010
   check_read_id_wait_id |                           100100 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 745.965 ; gain = 497.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 9     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   6 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   5 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 44    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 72    
+---RAMs : 
	               32 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 57    
	   4 Input     64 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     21 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 857   
	   3 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  37 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   7 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	  28 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 47    
	 143 Input      7 Bit        Muxes := 1     
	  71 Input      7 Bit        Muxes := 1     
	  61 Input      7 Bit        Muxes := 1     
	 107 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	  36 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 24    
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 242   
	  17 Input      1 Bit        Muxes := 6     
	  37 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 57    
	   3 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Ships 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module clk_wiz_0_clk_wiz 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  36 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 6     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	 107 Input      6 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 22    
Module mod_m_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module uart_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module ProgramData 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 1     
Module place_ships 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 43    
	   4 Input     64 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 14    
	   4 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module find_ships 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   4 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 6     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module draw_background 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module draw_game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 842   
	   2 Input      8 Bit        Muxes := 5     
Module draw_char 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module char_rom_16x16 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   5 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 2     
	  28 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 47    
	 143 Input      7 Bit        Muxes := 1     
	  71 Input      7 Bit        Muxes := 1     
	  61 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 128   
	   8 Input      1 Bit        Muxes := 32    
Module font_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MouseDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Inst_Ps2Interface/data_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element Inst_Ps2Interface/clk_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element Inst_Ps2Interface/bit_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:484]
WARNING: [Synth 8-6014] Unused sequential element Inst_Ps2Interface/delay_100us_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:697]
WARNING: [Synth 8-6014] Unused sequential element Inst_Ps2Interface/delay_20us_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Inst_Ps2Interface/delay_63clk_count_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:745]
INFO: [Synth 8-5546] ROM "uart_unit/baud_gen_unit/max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_db_unit/db_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element hcount_reg_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/vga_timing.v:28]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/vga_timing.v:27]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "char_code_nxt" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element my_font_rom/char_line_pixels_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/font_rom.v:24]
WARNING: [Synth 8-3331] design ProgramData has unconnected port finding_columns_counter[3]
WARNING: [Synth 8-6014] Unused sequential element uart_unit/fifo_rx_unit/array_reg_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_uart_buffer/\input_clk_counter_reg[2] )
INFO: [Synth 8-3886] merging instance 'my_ProgramData/board_size_reg[2]' (FDRE) to 'my_ProgramData/board_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_ProgramData/max_mouse_value_reg[4]' (FD) to 'my_ProgramData/max_mouse_value_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_ProgramData/max_mouse_value_reg[5]' (FD) to 'my_ProgramData/max_mouse_value_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_ProgramData/max_mouse_value_reg[6]' (FD) to 'my_ProgramData/max_mouse_value_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_ProgramData/\max_mouse_value_reg[7] )
INFO: [Synth 8-3886] merging instance 'my_ProgramData/max_mouse_value_reg[8]' (FD) to 'my_ProgramData/max_mouse_value_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_ProgramData/max_mouse_value_reg[9]' (FD) to 'my_ProgramData/max_mouse_value_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_Mouse/y_max_reg[10]' (FDRE) to 'my_Mouse/y_max_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_Mouse/\y_max_reg[11] )
INFO: [Synth 8-3886] merging instance 'my_ProgramData/max_mouse_value_reg[2]' (FD) to 'my_ProgramData/max_mouse_value_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_Mouse/\x_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_ProgramData/\program_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'my_Mouse/y_max_reg[0]' (FDSE) to 'my_Mouse/y_max_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_Mouse/y_max_reg[1]' (FDSE) to 'my_Mouse/y_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_Mouse/y_max_reg[2]' (FDSE) to 'my_Mouse/y_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_Mouse/y_max_reg[3]' (FDSE) to 'my_Mouse/y_max_reg[8]'
INFO: [Synth 8-3886] merging instance 'my_Mouse/y_max_reg[4]' (FDSE) to 'my_Mouse/y_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'my_Mouse/y_max_reg[5]' (FDSE) to 'my_Mouse/y_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_Mouse/x_max_reg[0]' (FDSE) to 'my_Mouse/x_max_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_Mouse/x_max_reg[1]' (FDSE) to 'my_Mouse/x_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_Mouse/x_max_reg[2]' (FDSE) to 'my_Mouse/x_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_Mouse/x_max_reg[5]' (FDSE) to 'my_Mouse/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_Mouse/x_max_reg[7]' (FDSE) to 'my_Mouse/x_max_reg[10]'
WARNING: [Synth 8-3332] Sequential element (x_max_reg[11]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[11]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[3]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[2]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[1]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[0]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (middle_down_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (middle_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (new_event_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_rx_unit/r_ptr_reg_reg[1]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_rx_unit/r_ptr_reg_reg[0]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_rx_unit/w_ptr_reg_reg[1]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_tx_unit/r_ptr_reg_reg[1]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_tx_unit/r_ptr_reg_reg[0]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_tx_unit/w_ptr_reg_reg[1]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_rx_unit/empty_reg_reg) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_rx_unit/full_reg_reg) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_tx_unit/empty_reg_reg) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/fifo_tx_unit/full_reg_reg) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/s_reg_reg[3]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/s_reg_reg[2]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/s_reg_reg[1]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/s_reg_reg[0]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/n_reg_reg[2]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/n_reg_reg[1]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/n_reg_reg[0]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/state_reg_reg[1]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/state_reg_reg[0]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/b_reg_reg[7]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/b_reg_reg[6]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/b_reg_reg[5]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/b_reg_reg[4]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/b_reg_reg[3]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/b_reg_reg[2]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/b_reg_reg[1]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/b_reg_reg[0]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (uart_unit/uart_tx_unit/tx_reg_reg) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/state_reg_reg[1]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/state_reg_reg[0]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[20]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[19]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[18]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[17]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[16]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[15]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[14]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[13]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[12]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[11]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[10]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[9]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[8]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[7]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[6]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[5]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[4]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[3]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[2]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[1]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[0]) is unused and will be removed from module uart_communication.
WARNING: [Synth 8-3332] Sequential element (input_clk_counter_reg[2]) is unused and will be removed from module uart_buffer.
WARNING: [Synth 8-3332] Sequential element (program_state_reg[3]) is unused and will be removed from module ProgramData.
WARNING: [Synth 8-3332] Sequential element (uart_data_out_reg[7]) is unused and will be removed from module ProgramData.
WARNING: [Synth 8-3332] Sequential element (max_mouse_value_reg[7]) is unused and will be removed from module ProgramData.
WARNING: [Synth 8-3332] Sequential element (columns_counter_reg[3]) is unused and will be removed from module find_ships.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[14][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[13][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[12][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[11][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[10][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[9][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[8][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[7][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[6][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[5][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[4][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[3][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[2][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[1][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[0][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player1_name_reg[15][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[14][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[13][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[12][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[11][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[10][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[9][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[8][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[7][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[6][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[5][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[4][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[3][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[2][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[1][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[0][7]) is unused and will be removed from module char_rom_16x16.
WARNING: [Synth 8-3332] Sequential element (player2_name_reg[15][7]) is unused and will be removed from module char_rom_16x16.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:03:11 . Memory (MB): peak = 1066.371 ; gain = 818.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+----------------------------------+---------------+----------------+
|Module Name    | RTL Object                       | Depth x Width | Implemented As | 
+---------------+----------------------------------+---------------+----------------+
|char_rom_16x16 | char_code_nxt                    | 256x7         | LUT            | 
|char_rom_16x16 | char_code_nxt                    | 256x7         | LUT            | 
|font_rom       | char_line_pixels_reg             | 2048x8        | Block RAM      | 
|MouseDisplay   | mouserom[0]                      | 256x2         | LUT            | 
|char_rom_16x16 | char_code_nxt                    | 256x7         | LUT            | 
|char_rom_16x16 | char_code_nxt                    | 256x7         | LUT            | 
|MouseDisplay   | mouserom[0]                      | 256x2         | LUT            | 
|Ships          | my_font_rom/char_line_pixels_reg | 2048x8        | Block RAM      | 
+---------------+----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:11 ; elapsed = 00:03:24 . Memory (MB): peak = 1066.371 ; gain = 818.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:03:27 . Memory (MB): peak = 1066.371 ; gain = 818.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'my_ProgramData/max_mouse_value_reg[0]' (FDR) to 'my_ProgramData/mouse_ctrl_reg'
WARNING: [Synth 8-3332] Sequential element (my_Mouse/y_max_reg[6]) is unused and will be removed from module Ships.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance my_font_rom/char_line_pixels_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:26 ; elapsed = 00:03:39 . Memory (MB): peak = 1102.250 ; gain = 854.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop my_Mouse/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to my_Mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:28 ; elapsed = 00:03:42 . Memory (MB): peak = 1102.250 ; gain = 854.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:29 ; elapsed = 00:03:42 . Memory (MB): peak = 1102.250 ; gain = 854.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:29 ; elapsed = 00:03:43 . Memory (MB): peak = 1102.250 ; gain = 854.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:30 ; elapsed = 00:03:44 . Memory (MB): peak = 1102.250 ; gain = 854.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:31 ; elapsed = 00:03:45 . Memory (MB): peak = 1102.250 ; gain = 854.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:31 ; elapsed = 00:03:45 . Memory (MB): peak = 1102.250 ; gain = 854.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCE     |     2|
|3     |BUFH       |     2|
|4     |CARRY4     |   599|
|5     |LUT1       |   174|
|6     |LUT2       |  1038|
|7     |LUT3       |  1675|
|8     |LUT4       |  2115|
|9     |LUT5       |  3420|
|10    |LUT6       |  5468|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |   759|
|13    |MUXF8      |    93|
|14    |RAMB18E1   |     1|
|15    |FDCE       |    79|
|16    |FDPE       |     2|
|17    |FDRE       |  1001|
|18    |FDSE       |    35|
|19    |IBUF       |     4|
|20    |IOBUF      |     2|
|21    |OBUF       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------+-------------------+------+
|      |Instance              |Module             |Cells |
+------+----------------------+-------------------+------+
|1     |top                   |                   | 16485|
|2     |  my_Display          |MouseDisplay       |    23|
|3     |  clk_generator       |clk_wiz_0          |    23|
|4     |    inst              |clk_wiz_0_clk_wiz  |    23|
|5     |  my_Mouse            |MouseCtl           |  2173|
|6     |    Inst_Ps2Interface |Ps2Interface       |   287|
|7     |  my_ProgramData      |ProgramData        |   584|
|8     |  my_background       |draw_background    |  8472|
|9     |  my_char             |draw_char          |   496|
|10    |  my_char_rom         |char_rom_16x16     |   469|
|11    |  my_findings         |find_ships         |   442|
|12    |  my_font_rom         |font_rom           |     4|
|13    |  my_game             |draw_game          |    82|
|14    |  my_ships            |place_ships        |  1943|
|15    |  my_timing           |vga_timing         |   714|
|16    |  my_uart             |uart_communication |    59|
|17    |    uart_unit         |uart               |    59|
|18    |      baud_gen_unit   |mod_m_counter      |    23|
|19    |      uart_rx_unit    |uart_rx            |    36|
|20    |  my_uart_buffer      |uart_buffer        |    27|
+------+----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:31 ; elapsed = 00:03:45 . Memory (MB): peak = 1102.250 ; gain = 854.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 120 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:07 ; elapsed = 00:03:35 . Memory (MB): peak = 1102.250 ; gain = 545.059
Synthesis Optimization Complete : Time (s): cpu = 00:03:31 ; elapsed = 00:03:45 . Memory (MB): peak = 1102.250 ; gain = 854.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1461 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
270 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:37 ; elapsed = 00:03:51 . Memory (MB): peak = 1102.250 ; gain = 865.563
INFO: [Common 17-1381] The checkpoint 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/synth_1/Ships.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Ships_utilization_synth.rpt -pb Ships_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 1102.250 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 14 23:39:31 2020...
