###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:58:41 2025
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg_reg/D       (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][3] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.062
- Setup                         0.329
+ Phase Shift                   5.000
= Required Time                 5.733
- Arrival Time                  5.412
= Slack Time                    0.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    0.321 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.344 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.468 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.245 |    0.567 | 
     | scan_clk__L4_I0                | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    0.672 | 
     | scan_clk__L5_I0                | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    0.848 | 
     | scan_clk__L6_I0                | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.005 | 
     | scan_clk__L7_I0                | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.185 | 
     | scan_clk__L8_I0                | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.352 | 
     | scan_clk__L9_I0                | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.438 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    1.698 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    1.901 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.113 | 
     | U0_RegFile/\Reg_File_reg[3][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.670 | 0.802 |   2.594 |    2.915 | 
     | U0_ClkDiv/FE_RC_379_0          | A ^ -> Y v  | INVX8M     | 0.136 | 0.103 |   2.697 |    3.018 | 
     | U0_ClkDiv/FE_RC_175_0          | B v -> Y v  | AND2X4M    | 0.054 | 0.174 |   2.870 |    3.192 | 
     | U0_ClkDiv/FE_RC_172_0          | B0 v -> Y ^ | OAI2B2X4M  | 0.282 | 0.180 |   3.050 |    3.372 | 
     | U0_ClkDiv/FE_RC_171_0          | B0 ^ -> Y v | OAI2BB1X4M | 0.082 | 0.092 |   3.142 |    3.463 | 
     | U0_ClkDiv/U70                  | B v -> Y v  | OR2X2M     | 0.098 | 0.222 |   3.363 |    3.685 | 
     | U0_ClkDiv/U72                  | A v -> Y v  | OR2X6M     | 0.067 | 0.171 |   3.535 |    3.856 | 
     | U0_ClkDiv/U74                  | A v -> Y v  | OR2X12M    | 0.049 | 0.141 |   3.676 |    3.997 | 
     | U0_ClkDiv/U76                  | A v -> Y v  | OR2X6M     | 0.061 | 0.153 |   3.829 |    4.150 | 
     | U0_ClkDiv/U16                  | A v -> Y v  | OR2X8M     | 0.067 | 0.177 |   4.006 |    4.327 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^ | AOI21X4M   | 0.207 | 0.147 |   4.153 |    4.475 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^ | AO21X4M    | 0.072 | 0.145 |   4.298 |    4.619 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^  | XOR2X2M    | 0.274 | 0.106 |   4.404 |    4.725 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v  | NOR4X1M    | 0.124 | 0.139 |   4.543 |    4.865 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v | AO22X4M    | 0.079 | 0.281 |   4.825 |    5.146 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^ | AOI221X4M  | 0.412 | 0.299 |   5.124 |    5.445 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v  | INVX3M     | 0.154 | 0.152 |   5.275 |    5.597 | 
     | U0_ClkDiv/U20                  | B0 v -> Y ^ | OAI32X1M   | 0.419 | 0.136 |   5.412 |    5.733 | 
     | U0_ClkDiv/div_clk_reg_reg      | D ^         | SDFFRQX2M  | 0.419 | 0.000 |   5.412 |    5.733 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.321 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.298 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.047 |   0.070 |   -0.251 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.382 | 0.337 |   0.406 |    0.085 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX24M | 0.091 | 0.095 |   0.501 |    0.180 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v | CLKBUFX40M | 0.040 | 0.119 |   0.620 |    0.299 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.104 |   0.724 |    0.403 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.105 |   0.829 |    0.508 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.946 |    0.625 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^ | CLKINVX40M | 0.039 | 0.045 |   0.992 |    0.670 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v | CLKINVX32M | 0.029 | 0.038 |   1.030 |    0.708 | 
     | DFT_UART_CLK__L8_I1       | A v -> Y ^ | INVX4M     | 0.032 | 0.032 |   1.062 |    0.741 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.032 | 0.000 |   1.062 |    0.741 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U1_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U1_ClkDiv/div_clk_reg_reg/D       (v) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.063
- Setup                         0.415
+ Phase Shift                   5.000
= Required Time                 5.648
- Arrival Time                  5.323
= Slack Time                    0.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.325 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.348 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.471 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.245 |    0.570 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    0.676 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    0.851 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.009 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.189 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.355 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.441 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    1.702 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    1.905 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.117 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.105 | 0.376 |   2.168 |    2.493 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.155 | 0.153 |   2.321 |    2.646 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.052 | 0.063 |   2.384 |    2.709 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.218 | 0.146 |   2.530 |    2.855 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.090 | 0.097 |   2.628 |    2.953 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.087 | 0.197 |   2.825 |    3.150 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.084 | 0.192 |   3.017 |    3.342 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.083 | 0.191 |   3.208 |    3.532 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.115 | 0.218 |   3.426 |    3.751 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.557 | 0.397 |   3.822 |    4.147 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.085 | 0.182 |   4.004 |    4.329 | 
     | U1_ClkDiv/U95                     | A ^ -> Y v  | XOR2X2M    | 0.147 | 0.083 |   4.087 |    4.412 | 
     | U1_ClkDiv/U96                     | D v -> Y ^  | NOR4X2M    | 0.240 | 0.253 |   4.340 |    4.665 | 
     | U1_ClkDiv/U97                     | D ^ -> Y ^  | AND4X2M    | 0.147 | 0.268 |   4.608 |    4.933 | 
     | U1_ClkDiv/FE_RC_368_0             | B ^ -> Y v  | NAND2X2M   | 0.096 | 0.098 |   4.706 |    5.031 | 
     | U1_ClkDiv/FE_RC_372_0             | A v -> Y ^  | INVX2M     | 0.088 | 0.082 |   4.788 |    5.113 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 ^ -> Y v | OAI21X3M   | 0.082 | 0.088 |   4.877 |    5.201 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 v -> Y ^ | AOI2B1X4M  | 0.176 | 0.133 |   5.009 |    5.334 | 
     | U1_ClkDiv/FE_RC_710_0             | A ^ -> Y v  | NOR2X4M    | 0.068 | 0.074 |   5.083 |    5.408 | 
     | U1_ClkDiv/U5                      | A v -> Y ^  | INVX4M     | 0.171 | 0.121 |   5.204 |    5.528 | 
     | U1_ClkDiv/U59                     | B0 ^ -> Y v | OAI32X1M   | 0.133 | 0.120 |   5.323 |    5.648 | 
     | U1_ClkDiv/div_clk_reg_reg         | D v         | SDFFRQX2M  | 0.133 | 0.000 |   5.323 |    5.648 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.325 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.302 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.047 |   0.070 |   -0.255 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.382 | 0.337 |   0.406 |    0.082 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX24M | 0.091 | 0.095 |   0.501 |    0.177 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v | CLKBUFX40M | 0.040 | 0.119 |   0.620 |    0.295 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.104 |   0.724 |    0.400 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.105 |   0.829 |    0.505 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.946 |    0.622 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^ | CLKINVX40M | 0.039 | 0.045 |   0.992 |    0.667 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v | CLKINVX32M | 0.029 | 0.038 |   1.030 |    0.705 | 
     | DFT_UART_CLK__L8_I0       | A v -> Y ^ | INVX4M     | 0.034 | 0.033 |   1.063 |    0.738 | 
     | U1_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.034 | 0.000 |   1.063 |    0.738 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] /D (v) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.812
- Setup                         0.400
+ Phase Shift                   5.000
= Required Time                 6.411
- Arrival Time                  5.924
= Slack Time                    0.487
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.487 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.510 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.633 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.245 |    0.732 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    0.838 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.013 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.171 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.351 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.517 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.603 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    1.863 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.067 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.279 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.638 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    2.786 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.000 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.186 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.371 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.562 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.697 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    3.850 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    3.953 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.166 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.676 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    4.908 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.080 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.296 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.097 | 0.103 |   4.913 |    5.399 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.278 | 0.197 |   5.109 |    5.596 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.168 | 0.168 |   5.278 |    5.764 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.338 |    5.825 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.093 | 0.178 |   5.516 |    6.003 | 
     | U0_UART/u_rx/u_edge_bit_counter/U19             | B0 v -> Y ^ | AOI21X2M   | 0.212 | 0.154 |   5.669 |    6.156 | 
     | U0_UART/u_rx/u_edge_bit_counter/U27             | B0 ^ -> Y ^ | OA21X2M    | 0.076 | 0.169 |   5.839 |    6.326 | 
     | U0_UART/u_rx/u_edge_bit_counter/U26             | B0 ^ -> Y v | OAI32X1M   | 0.117 | 0.086 |   5.924 |    6.411 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | D v         | SDFFRQX2M  | 0.117 | 0.000 |   5.924 |    6.411 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.487 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.464 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.341 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.241 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.136 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |    0.039 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |    0.197 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.377 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.544 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.779 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.886 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    1.139 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.323 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.099 | 0.002 |   1.812 |    1.325 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] /D (^) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.812
- Setup                         0.294
+ Phase Shift                   5.000
= Required Time                 6.517
- Arrival Time                  5.944
= Slack Time                    0.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.573 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.596 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.720 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.245 |    0.819 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    0.924 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.100 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.257 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.437 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.604 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.690 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    1.950 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.153 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.365 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.724 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    2.872 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.086 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.273 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.458 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.649 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.783 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    3.936 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.039 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.252 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.762 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    4.994 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.166 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.383 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.097 | 0.103 |   4.913 |    5.486 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.278 | 0.197 |   5.109 |    5.683 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.168 | 0.168 |   5.278 |    5.851 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.338 |    5.911 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.093 | 0.178 |   5.516 |    6.089 | 
     | U0_UART/u_rx/u_edge_bit_counter/U16             | A v -> Y ^  | INVX2M     | 0.117 | 0.098 |   5.614 |    6.187 | 
     | U0_UART/u_rx/u_edge_bit_counter/U33             | B ^ -> Y v  | NAND3X2M   | 0.194 | 0.113 |   5.727 |    6.301 | 
     | U0_UART/u_rx/u_edge_bit_counter/U32             | B1 v -> Y ^ | OAI22X1M   | 0.265 | 0.217 |   5.944 |    6.517 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] | D ^         | SDFFRQX2M  | 0.265 | 0.000 |   5.944 |    6.517 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.573 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.550 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.427 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.328 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.222 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.047 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |    0.111 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.291 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.457 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.692 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.800 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    1.053 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.237 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] | CK ^       | SDFFRQX2M  | 0.099 | 0.002 |   1.812 |    1.238 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/par_err_reg/CK 
Endpoint:   U0_UART/u_rx/u_parity_check/par_err_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q         (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.810
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 6.420
- Arrival Time                  5.804
= Slack Time                    0.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |    0.616 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.639 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.762 | 
     | scan_clk__L3_I0                         | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.861 | 
     | scan_clk__L4_I0                         | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    0.967 | 
     | scan_clk__L5_I0                         | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.142 | 
     | scan_clk__L6_I0                         | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.300 | 
     | scan_clk__L7_I0                         | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.480 | 
     | scan_clk__L8_I0                         | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.646 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.732 | 
     | u_ref_clk_mux/U1                        | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    1.993 | 
     | DFT_REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.196 | 
     | DFT_REF_CLK__L2_I1                      | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.408 | 
     | U0_RegFile/\Reg_File_reg[2][2]          | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.767 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_       | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    2.915 | 
     | U0_UART/u_rx/u_RX_FSM/U8                | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.129 | 
     | U0_UART/u_rx/u_RX_FSM/U68               | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.315 | 
     | U0_UART/u_rx/u_RX_FSM/U69               | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.500 | 
     | U0_UART/u_rx/u_RX_FSM/U70               | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.692 | 
     | U0_UART/u_rx/u_RX_FSM/U72               | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.826 | 
     | U0_UART/u_rx/u_RX_FSM/U73               | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    3.979 | 
     | U0_UART/u_rx/u_RX_FSM/U76               | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.082 | 
     | U0_UART/u_rx/u_RX_FSM/U61               | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.295 | 
     | U0_UART/u_rx/u_RX_FSM/U29               | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.805 | 
     | U0_UART/u_rx/u_RX_FSM/U18               | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.037 | 
     | U0_UART/u_rx/u_RX_FSM/U19               | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.209 | 
     | U0_UART/u_rx/u_RX_FSM/U39               | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.425 | 
     | U0_UART/u_rx/u_data_sampling/U66        | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    5.611 | 
     | U0_UART/u_rx/u_data_sampling/U5         | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    5.867 | 
     | U0_UART/u_rx/u_parity_check/U11         | A v -> Y v  | XNOR2X2M   | 0.234 | 0.213 |   5.465 |    6.081 | 
     | U0_UART/u_rx/u_parity_check/U6          | C v -> Y ^  | XOR3X1M    | 0.105 | 0.276 |   5.741 |    6.357 | 
     | U0_UART/u_rx/u_parity_check/U5          | B ^ -> Y v  | NOR2BX2M   | 0.068 | 0.063 |   5.804 |    6.420 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | D v         | SDFFRQX2M  | 0.068 | 0.000 |   5.804 |    6.420 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.616 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.593 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.470 | 
     | scan_clk__L3_I0                         | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.370 | 
     | scan_clk__L4_I0                         | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.265 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.090 | 
     | scan_clk__L6_I0                         | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |    0.068 | 
     | scan_clk__L7_I0                         | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.248 | 
     | scan_clk__L8_I0                         | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.415 | 
     | scan_clk__L9_I1                         | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.650 | 
     | scan_clk__L10_I0                        | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.757 | 
     | u_uart_RX_clk_mux/U1                    | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    1.010 | 
     | DFT_UART_RX_CLK__L1_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.194 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | CK ^       | SDFFRQX2M  | 0.099 | 0.000 |   1.810 |    1.194 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/parity_error_reg/
CK 
Endpoint:   U0_UART/u_rx/u_parity_check/parity_error_reg/D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.811
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 6.420
- Arrival Time                  5.804
= Slack Time                    0.617
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |    0.617 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.640 | 
     | scan_clk__L2_I1                              | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.763 | 
     | scan_clk__L3_I0                              | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.245 |    0.862 | 
     | scan_clk__L4_I0                              | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    0.967 | 
     | scan_clk__L5_I0                              | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.143 | 
     | scan_clk__L6_I0                              | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.301 | 
     | scan_clk__L7_I0                              | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.481 | 
     | scan_clk__L8_I0                              | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.647 | 
     | scan_clk__L9_I0                              | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.733 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    1.993 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.196 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.408 | 
     | U0_RegFile/\Reg_File_reg[2][2]               | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.767 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_            | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    2.915 | 
     | U0_UART/u_rx/u_RX_FSM/U8                     | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.129 | 
     | U0_UART/u_rx/u_RX_FSM/U68                    | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.316 | 
     | U0_UART/u_rx/u_RX_FSM/U69                    | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.501 | 
     | U0_UART/u_rx/u_RX_FSM/U70                    | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.692 | 
     | U0_UART/u_rx/u_RX_FSM/U72                    | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.826 | 
     | U0_UART/u_rx/u_RX_FSM/U73                    | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    3.979 | 
     | U0_UART/u_rx/u_RX_FSM/U76                    | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.083 | 
     | U0_UART/u_rx/u_RX_FSM/U61                    | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.295 | 
     | U0_UART/u_rx/u_RX_FSM/U29                    | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.806 | 
     | U0_UART/u_rx/u_RX_FSM/U18                    | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.037 | 
     | U0_UART/u_rx/u_RX_FSM/U19                    | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.210 | 
     | U0_UART/u_rx/u_RX_FSM/U39                    | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.426 | 
     | U0_UART/u_rx/u_data_sampling/U66             | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    5.612 | 
     | U0_UART/u_rx/u_data_sampling/U5              | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    5.868 | 
     | U0_UART/u_rx/u_parity_check/U11              | A v -> Y v  | XNOR2X2M   | 0.234 | 0.213 |   5.465 |    6.081 | 
     | U0_UART/u_rx/u_parity_check/U6               | C v -> Y ^  | XOR3X1M    | 0.105 | 0.276 |   5.741 |    6.357 | 
     | U0_UART/u_rx/u_parity_check/U5               | B ^ -> Y v  | NOR2BX2M   | 0.068 | 0.063 |   5.804 |    6.420 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | D v         | SDFFRQX2M  | 0.068 | 0.000 |   5.804 |    6.420 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.617 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.594 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.470 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.371 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.266 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.090 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |    0.067 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.247 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.414 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.649 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.757 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    1.010 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.193 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | CK ^       | SDFFRQX2M  | 0.099 | 0.001 |   1.811 |    1.194 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.827
- Setup                         0.366
+ Phase Shift                   5.000
= Required Time                 6.460
- Arrival Time                  5.828
= Slack Time                    0.633
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.633 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.656 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.779 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.878 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    0.983 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.159 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.317 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.497 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.663 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.749 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.009 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.212 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.424 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    2.980 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.132 | 0.142 |   2.489 |    3.122 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.629 | 0.438 |   2.928 |    3.560 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.107 |    3.739 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.006 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.170 | 0.180 |   3.554 |    4.186 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.719 | 0.479 |   4.033 |    4.665 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.891 | 0.644 |   4.677 |    5.310 | 
     | U0_RegFile/U189                   | S0 ^ -> Y v | MX4X1M     | 0.215 | 0.560 |   5.237 |    5.870 | 
     | U0_RegFile/U188                   | B v -> Y v  | MX2X2M     | 0.085 | 0.271 |   5.508 |    6.141 | 
     | U0_RegFile/U187                   | A0 v -> Y v | AO22X1M    | 0.106 | 0.320 |   5.828 |    6.460 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.828 |    6.460 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.633 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.609 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.486 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.387 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.282 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.106 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |    0.051 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.232 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.398 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |    0.484 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.744 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.947 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    1.159 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.285 | 0.035 |   1.827 |    1.194 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.831
- Setup                         0.367
+ Phase Shift                   5.000
= Required Time                 6.464
- Arrival Time                  5.821
= Slack Time                    0.642
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.642 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.665 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.789 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.888 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    0.993 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.168 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.326 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.506 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.673 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.759 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.019 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.222 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.434 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    2.989 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.132 | 0.142 |   2.489 |    3.131 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.629 | 0.438 |   2.928 |    3.570 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.107 |    3.749 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.016 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.170 | 0.180 |   3.554 |    4.196 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.719 | 0.479 |   4.033 |    4.675 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.891 | 0.644 |   4.677 |    5.319 | 
     | U0_RegFile/U192                   | S0 ^ -> Y v | MX4X1M     | 0.201 | 0.548 |   5.225 |    5.867 | 
     | U0_RegFile/U191                   | B v -> Y v  | MX2X2M     | 0.088 | 0.270 |   5.495 |    6.137 | 
     | U0_RegFile/U190                   | A0 v -> Y v | AO22X1M    | 0.112 | 0.326 |   5.821 |    6.464 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.112 | 0.000 |   5.821 |    6.464 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.642 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.619 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.496 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.397 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.291 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.116 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |    0.042 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.222 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.388 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |    0.474 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.734 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.938 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    1.150 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.285 | 0.039 |   1.831 |    1.189 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.833
- Setup                         0.368
+ Phase Shift                   5.000
= Required Time                 6.465
- Arrival Time                  5.816
= Slack Time                    0.649
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.649 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.672 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.795 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.895 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.000 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.175 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.333 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.513 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.680 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.766 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.026 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.229 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.441 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    2.996 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.132 | 0.142 |   2.489 |    3.138 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.629 | 0.438 |   2.928 |    3.577 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.107 |    3.756 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.023 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.170 | 0.180 |   3.554 |    4.203 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.719 | 0.479 |   4.033 |    4.682 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.891 | 0.644 |   4.677 |    5.326 | 
     | U0_RegFile/U195                   | S0 ^ -> Y v | MX4X1M     | 0.191 | 0.538 |   5.215 |    5.865 | 
     | U0_RegFile/U194                   | B v -> Y v  | MX2X2M     | 0.091 | 0.271 |   5.486 |    6.135 | 
     | U0_RegFile/U193                   | A0 v -> Y v | AO22X1M    | 0.114 | 0.330 |   5.816 |    6.465 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.114 | 0.000 |   5.816 |    6.465 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.649 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.626 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.503 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.404 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.298 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.123 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |    0.035 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.215 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.381 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |    0.467 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.728 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.931 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    1.143 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.285 | 0.041 |   1.833 |    1.184 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.833
- Setup                         0.368
+ Phase Shift                   5.000
= Required Time                 6.464
- Arrival Time                  5.786
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.678 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.701 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.825 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.924 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.029 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.204 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.362 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.542 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.709 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.795 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.055 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.258 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.470 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.025 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.132 | 0.142 |   2.489 |    3.167 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.629 | 0.438 |   2.928 |    3.606 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.107 |    3.785 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.052 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.170 | 0.180 |   3.554 |    4.232 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.719 | 0.479 |   4.033 |    4.711 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.891 | 0.644 |   4.677 |    5.355 | 
     | U0_RegFile/U198                   | S0 ^ -> Y v | MX4X1M     | 0.161 | 0.506 |   5.184 |    5.862 | 
     | U0_RegFile/U197                   | B v -> Y v  | MX2X2M     | 0.098 | 0.268 |   5.452 |    6.130 | 
     | U0_RegFile/U196                   | A0 v -> Y v | AO22X1M    | 0.117 | 0.334 |   5.786 |    6.464 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.117 | 0.000 |   5.786 |    6.464 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.678 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.655 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.532 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.433 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.327 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.152 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |    0.006 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.186 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.352 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |    0.438 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.699 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.902 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    1.114 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.286 | 0.041 |   1.833 |    1.155 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] /D (^) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.811
- Setup                         0.317
+ Phase Shift                   5.000
= Required Time                 6.494
- Arrival Time                  5.816
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.678 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.701 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.825 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.924 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.029 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.204 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.362 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.542 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.709 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.795 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.055 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.258 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.470 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.829 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    2.977 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.191 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.378 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.562 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.754 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.888 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.041 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.144 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.357 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.867 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.099 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.271 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.488 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.097 | 0.103 |   4.913 |    5.591 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.278 | 0.197 |   5.109 |    5.788 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.168 | 0.168 |   5.278 |    5.956 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.338 |    6.016 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.093 | 0.178 |   5.516 |    6.194 | 
     | U0_UART/u_rx/u_edge_bit_counter/U25             | A2 v -> Y ^ | OAI32X1M   | 0.409 | 0.300 |   5.816 |    6.494 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] | D ^         | SDFFRQX2M  | 0.409 | 0.000 |   5.816 |    6.494 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.678 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.655 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.532 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.433 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.327 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.152 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |    0.006 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.186 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.352 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.588 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.695 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.948 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.132 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] | CK ^       | SDFFRQX2M  | 0.099 | 0.001 |   1.811 |    1.132 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.829
- Setup                         0.369
+ Phase Shift                   5.000
= Required Time                 6.460
- Arrival Time                  5.780
= Slack Time                    0.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.680 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.703 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.827 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.926 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.031 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.206 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.364 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.544 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.711 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.797 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.057 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.260 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.472 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.027 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.132 | 0.142 |   2.489 |    3.169 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.629 | 0.438 |   2.928 |    3.608 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.107 |    3.787 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.054 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.170 | 0.180 |   3.554 |    4.234 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.719 | 0.479 |   4.033 |    4.713 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.891 | 0.644 |   4.677 |    5.357 | 
     | U0_RegFile/U201                   | S0 ^ -> Y v | MX4X1M     | 0.168 | 0.512 |   5.190 |    5.870 | 
     | U0_RegFile/U200                   | B v -> Y v  | MX2X2M     | 0.085 | 0.256 |   5.446 |    6.126 | 
     | U0_RegFile/U199                   | A0 v -> Y v | AO22X1M    | 0.119 | 0.334 |   5.779 |    6.460 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.119 | 0.000 |   5.780 |    6.460 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.680 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.657 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.534 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.435 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.329 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.154 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |    0.004 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.184 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.350 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |    0.436 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.696 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.900 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    1.111 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.285 | 0.037 |   1.829 |    1.148 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.832
- Setup                         0.368
+ Phase Shift                   5.000
= Required Time                 6.464
- Arrival Time                  5.773
= Slack Time                    0.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.692 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.715 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.838 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.937 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.043 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.218 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.376 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.556 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.722 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.808 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.069 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.272 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.484 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.039 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.132 | 0.142 |   2.489 |    3.181 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.629 | 0.438 |   2.928 |    3.620 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.107 |    3.798 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.066 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.170 | 0.180 |   3.554 |    4.246 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.719 | 0.479 |   4.033 |    4.725 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.891 | 0.644 |   4.677 |    5.369 | 
     | U0_RegFile/U205                   | S0 ^ -> Y v | MX4X1M     | 0.173 | 0.516 |   5.194 |    5.885 | 
     | U0_RegFile/U203                   | B v -> Y v  | MX2X2M     | 0.080 | 0.252 |   5.445 |    6.137 | 
     | U0_RegFile/U202                   | A0 v -> Y v | AO22X1M    | 0.114 | 0.327 |   5.773 |    6.464 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.114 | 0.000 |   5.773 |    6.464 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.692 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.669 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.546 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.446 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.341 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.166 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.008 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.172 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.339 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |    0.425 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.685 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.888 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    1.100 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.285 | 0.041 |   1.832 |    1.140 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] /D (v) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.812
- Setup                         0.397
+ Phase Shift                   5.000
= Required Time                 6.415
- Arrival Time                  5.711
= Slack Time                    0.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.704 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.727 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.850 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.949 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.055 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.230 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.388 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.568 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.735 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.820 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.081 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.284 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.496 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.855 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.003 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.217 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.404 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.588 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.780 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.914 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.067 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.170 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.383 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.893 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.125 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.297 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.513 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.097 | 0.103 |   4.913 |    5.617 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X1M   | 0.278 | 0.197 |   5.109 |    5.813 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.168 | 0.168 |   5.278 |    5.982 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.338 |    6.042 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX4M     | 0.093 | 0.178 |   5.516 |    6.220 | 
     | U0_UART/u_rx/u_edge_bit_counter/U16             | A v -> Y ^  | INVX2M     | 0.117 | 0.098 |   5.614 |    6.318 | 
     | U0_UART/u_rx/u_edge_bit_counter/U28             | A1 ^ -> Y v | OAI22X1M   | 0.100 | 0.097 |   5.711 |    6.415 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] | D v         | SDFFRQX2M  | 0.100 | 0.000 |   5.711 |    6.415 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.704 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.681 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.558 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.458 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.353 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.178 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.020 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.160 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.327 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.562 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.669 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.922 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.106 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] | CK ^       | SDFFRQX2M  | 0.099 | 0.002 |   1.812 |    1.108 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.836
- Setup                         0.368
+ Phase Shift                   5.000
= Required Time                 6.467
- Arrival Time                  5.754
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.713 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.736 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.859 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.959 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.064 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.239 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.397 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.577 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.744 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.829 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.090 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.293 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.505 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.060 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.132 | 0.142 |   2.489 |    3.202 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.629 | 0.438 |   2.928 |    3.641 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.107 |    3.820 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.087 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.170 | 0.180 |   3.554 |    4.267 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.719 | 0.479 |   4.033 |    4.746 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.891 | 0.644 |   4.677 |    5.390 | 
     | U0_RegFile/U208                   | S0 ^ -> Y v | MX4X1M     | 0.152 | 0.494 |   5.171 |    5.884 | 
     | U0_RegFile/U207                   | B v -> Y v  | MX2X2M     | 0.086 | 0.252 |   5.423 |    6.136 | 
     | U0_RegFile/U206                   | A0 v -> Y v | AO22X1M    | 0.116 | 0.331 |   5.754 |    6.467 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.116 | 0.000 |   5.754 |    6.467 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.713 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.690 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.567 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.468 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.362 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.187 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.029 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.151 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.317 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |    0.403 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.664 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.867 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    1.079 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.286 | 0.044 |   1.836 |    1.123 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.834
- Setup                         0.366
+ Phase Shift                   5.000
= Required Time                 6.467
- Arrival Time                  5.752
= Slack Time                    0.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    0.715 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.738 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.861 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.960 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.066 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.241 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.399 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.579 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.745 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.831 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.092 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.295 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.507 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.062 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M     | 0.132 | 0.142 |   2.489 |    3.204 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M    | 0.629 | 0.438 |   2.928 |    3.643 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M   | 0.185 | 0.179 |   3.107 |    3.821 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.089 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M     | 0.170 | 0.180 |   3.554 |    4.269 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M   | 0.719 | 0.479 |   4.033 |    4.748 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M     | 0.891 | 0.644 |   4.677 |    5.392 | 
     | U0_RegFile/U186                   | S0 ^ -> Y v | MX4X1M     | 0.153 | 0.497 |   5.174 |    5.889 | 
     | U0_RegFile/U185                   | B v -> Y v  | MX2X2M     | 0.088 | 0.256 |   5.430 |    6.145 | 
     | U0_RegFile/U184                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.322 |   5.752 |    6.467 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.752 |    6.467 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.715 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.692 | 
     | scan_clk__L2_I1           | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.569 | 
     | scan_clk__L3_I0           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.469 | 
     | scan_clk__L4_I0           | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.364 | 
     | scan_clk__L5_I0           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.189 | 
     | scan_clk__L6_I0           | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.031 | 
     | scan_clk__L7_I0           | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.149 | 
     | scan_clk__L8_I0           | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.316 | 
     | scan_clk__L9_I0           | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |    0.402 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.662 | 
     | DFT_REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.865 | 
     | DFT_REF_CLK__L2_I1        | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    1.077 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.286 | 0.042 |   1.834 |    1.119 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[3] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.434
+ Phase Shift                   5.000
= Required Time                 6.379
- Arrival Time                  5.661
= Slack Time                    0.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.718 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.741 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.865 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.964 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.069 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.244 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.402 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.582 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.749 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.835 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.095 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.298 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.510 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.869 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.017 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.231 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.418 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.602 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.794 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.928 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.081 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.184 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.397 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.907 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.139 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.311 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.528 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    5.713 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    5.970 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.305 | 0.270 |   5.522 |    6.240 | 
     | U0_UART/u_rx/u_deserializer/U40          | A0 ^ -> Y v | OAI2B2X1M  | 0.152 | 0.139 |   5.661 |    6.379 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | D v         | SDFFRX1M   | 0.152 | 0.000 |   5.661 |    6.379 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.718 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.695 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.572 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.473 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.367 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.192 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.034 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.146 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.312 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.548 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.655 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.908 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.092 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | CK ^       | SDFFRX1M   | 0.099 | 0.003 |   1.813 |    1.095 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[0] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.811
- Setup                         0.429
+ Phase Shift                   5.000
= Required Time                 6.382
- Arrival Time                  5.655
= Slack Time                    0.726
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.726 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.749 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.873 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.972 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.077 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.253 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.410 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.590 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.757 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.843 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.103 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.306 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.518 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.877 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.025 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.239 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.426 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.611 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.802 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.936 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.089 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.192 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.405 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.915 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.147 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.319 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.536 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    5.721 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    5.978 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.305 | 0.270 |   5.522 |    6.248 | 
     | U0_UART/u_rx/u_deserializer/U32          | A0 ^ -> Y v | OAI2B2X1M  | 0.129 | 0.134 |   5.655 |    6.382 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | D v         | SDFFRX1M   | 0.129 | 0.000 |   5.655 |    6.382 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.726 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.703 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.580 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.481 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.375 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.200 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.042 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.138 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.304 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.539 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.647 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.900 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.084 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | CK ^       | SDFFRX1M   | 0.099 | 0.001 |   1.811 |    1.085 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[5] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.433
+ Phase Shift                   5.000
= Required Time                 6.380
- Arrival Time                  5.652
= Slack Time                    0.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.728 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.751 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.874 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.974 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.079 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.254 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.412 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.592 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.759 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.844 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.105 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.308 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.520 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.879 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.027 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.241 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.428 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.612 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.804 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.938 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.091 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.194 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.407 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.917 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.149 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.321 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.538 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    5.723 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    5.979 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.305 | 0.270 |   5.522 |    6.250 | 
     | U0_UART/u_rx/u_deserializer/U38          | A0 ^ -> Y v | OAI2B2X1M  | 0.147 | 0.130 |   5.652 |    6.380 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | D v         | SDFFRX1M   | 0.147 | 0.000 |   5.652 |    6.380 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.728 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.705 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.582 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.483 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.377 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.202 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.044 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.136 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.303 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.538 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.645 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.898 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.082 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | CK ^       | SDFFRX1M   | 0.099 | 0.003 |   1.813 |    1.085 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[4] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.431
+ Phase Shift                   5.000
= Required Time                 6.382
- Arrival Time                  5.650
= Slack Time                    0.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.732 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.755 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.878 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.978 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.083 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.258 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.416 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.596 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.763 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.848 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.109 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.312 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.524 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.883 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.031 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.245 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.432 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.616 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.808 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.942 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.095 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.198 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.411 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.921 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.153 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.325 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.542 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    5.727 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    5.983 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.305 | 0.270 |   5.522 |    6.254 | 
     | U0_UART/u_rx/u_deserializer/U36          | A0 ^ -> Y v | OAI2B2X1M  | 0.136 | 0.129 |   5.650 |    6.382 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | D v         | SDFFRX1M   | 0.136 | 0.000 |   5.650 |    6.382 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.732 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.709 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.586 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.487 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.381 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.206 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.048 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.132 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.299 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.534 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.641 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.894 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.078 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | CK ^       | SDFFRX1M   | 0.099 | 0.003 |   1.813 |    1.081 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[6] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[6] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.432
+ Phase Shift                   5.000
= Required Time                 6.381
- Arrival Time                  5.648
= Slack Time                    0.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.732 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.756 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.879 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.978 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.083 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.259 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.416 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.596 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.763 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.849 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.109 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.312 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.524 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.883 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.031 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.245 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.432 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.617 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.808 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.942 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.095 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.198 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.411 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.921 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.153 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.325 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.542 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    5.727 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    5.984 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.305 | 0.270 |   5.522 |    6.254 | 
     | U0_UART/u_rx/u_deserializer/U34          | A0 ^ -> Y v | OAI2B2X1M  | 0.143 | 0.127 |   5.648 |    6.381 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | D v         | SDFFRX1M   | 0.143 | 0.000 |   5.648 |    6.381 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.732 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.709 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.586 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.487 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.381 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.206 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.048 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.132 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.298 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.533 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.641 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.894 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.078 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | CK ^       | SDFFRX1M   | 0.099 | 0.003 |   1.813 |    1.081 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[7] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[7] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.428
+ Phase Shift                   5.000
= Required Time                 6.385
- Arrival Time                  5.651
= Slack Time                    0.734
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.734 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.757 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.881 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.980 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.085 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.261 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.418 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.598 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.765 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.851 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.111 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.314 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.526 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.885 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.033 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.247 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.434 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.619 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.810 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.944 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.097 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.200 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.413 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.923 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.155 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.327 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.544 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    5.729 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    5.986 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.305 | 0.270 |   5.522 |    6.256 | 
     | U0_UART/u_rx/u_deserializer/U28          | A0 ^ -> Y v | OAI2B2X1M  | 0.121 | 0.129 |   5.651 |    6.385 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | D v         | SDFFRX1M   | 0.121 | 0.000 |   5.651 |    6.385 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.734 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.711 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.588 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.489 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.383 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.208 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.050 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.130 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.296 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.531 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.639 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.892 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.076 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | CK ^       | SDFFRX1M   | 0.099 | 0.003 |   1.813 |    1.078 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[1] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.812
- Setup                         0.428
+ Phase Shift                   5.000
= Required Time                 6.384
- Arrival Time                  5.649
= Slack Time                    0.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.735 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.758 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.881 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.980 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.086 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.261 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.419 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.599 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.765 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.851 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.111 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.315 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.526 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.886 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.034 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.247 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.434 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.619 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.810 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.945 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.098 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.201 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.413 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.924 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.156 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.328 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.544 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    5.730 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    5.986 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.305 | 0.270 |   5.522 |    6.256 | 
     | U0_UART/u_rx/u_deserializer/U30          | A0 ^ -> Y v | OAI2B2X1M  | 0.120 | 0.128 |   5.649 |    6.384 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | D v         | SDFFRX1M   | 0.120 | 0.000 |   5.649 |    6.384 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.735 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.712 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.588 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.489 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.384 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.209 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.051 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.129 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.296 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.531 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.638 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.892 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.075 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | CK ^       | SDFFRX1M   | 0.099 | 0.002 |   1.812 |    1.077 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 6.425
- Arrival Time                  5.688
= Slack Time                    0.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.737 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.761 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.884 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.983 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.088 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.264 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.421 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.602 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.768 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.854 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.114 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.317 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.529 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.888 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.036 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.250 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.437 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.622 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.813 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.947 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.100 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.203 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.416 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.926 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.158 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.330 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.547 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.097 | 0.103 |   4.913 |    5.650 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.278 | 0.197 |   5.109 |    5.847 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.168 |   5.278 |    6.015 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.338 |    6.076 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.093 | 0.178 |   5.516 |    6.253 | 
     | U0_UART/u_rx/u_edge_bit_counter/U34              | B v -> Y v  | AND2X2M    | 0.057 | 0.172 |   5.688 |    6.425 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] | D v         | SDFFRQX2M  | 0.057 | 0.000 |   5.688 |    6.425 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.737 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.714 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.591 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.492 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.387 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.211 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.053 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.127 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.293 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.528 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.636 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.889 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.073 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] | CK ^       | SDFFRQX2M  | 0.099 | 0.003 |   1.813 |    1.076 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[2] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.427
+ Phase Shift                   5.000
= Required Time                 6.386
- Arrival Time                  5.647
= Slack Time                    0.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.740 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.763 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.886 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.985 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.091 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.266 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.424 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.604 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.770 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.856 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.116 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.320 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.531 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.891 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.039 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.252 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.439 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.624 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.815 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.950 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.103 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.206 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.418 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.929 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.161 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.333 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.549 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    5.735 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    5.991 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.305 | 0.270 |   5.522 |    6.261 | 
     | U0_UART/u_rx/u_deserializer/U26          | A0 ^ -> Y v | OAI2B2X1M  | 0.117 | 0.125 |   5.647 |    6.386 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | D v         | SDFFRX1M   | 0.117 | 0.000 |   5.647 |    6.386 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.740 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.717 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.593 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.494 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.389 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.214 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.056 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.124 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.291 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.526 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.633 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.887 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.070 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | CK ^       | SDFFRX1M   | 0.099 | 0.003 |   1.813 |    1.073 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.387
+ Phase Shift                   5.000
= Required Time                 6.426
- Arrival Time                  5.684
= Slack Time                    0.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.742 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.765 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.888 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.987 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.093 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.268 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.426 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.606 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.772 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.858 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.119 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.322 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.534 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.893 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.041 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.255 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.441 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.626 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.818 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.952 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.105 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.208 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.421 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.931 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.163 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.335 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.551 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.097 | 0.103 |   4.913 |    5.654 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.278 | 0.197 |   5.109 |    5.851 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.168 |   5.278 |    6.019 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.338 |    6.080 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.093 | 0.178 |   5.516 |    6.258 | 
     | U0_UART/u_rx/u_edge_bit_counter/U21              | B v -> Y v  | AND2X2M    | 0.053 | 0.168 |   5.684 |    6.426 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] | D v         | SDFFRQX2M  | 0.053 | 0.000 |   5.684 |    6.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.742 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.719 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.596 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.496 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.391 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.216 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.058 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.122 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.289 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.524 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.631 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.884 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.068 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.099 | 0.003 |   1.813 |    1.071 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.387
+ Phase Shift                   5.000
= Required Time                 6.426
- Arrival Time                  5.682
= Slack Time                    0.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.744 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.767 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.890 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.989 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.095 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.270 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.428 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.608 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.774 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.860 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.120 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.324 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.535 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.895 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.043 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.256 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.443 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.628 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.819 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.954 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.107 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.210 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.422 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.933 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.165 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.337 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.553 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.097 | 0.103 |   4.913 |    5.656 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.278 | 0.197 |   5.109 |    5.853 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.168 |   5.278 |    6.021 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.338 |    6.082 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.093 | 0.178 |   5.516 |    6.260 | 
     | U0_UART/u_rx/u_edge_bit_counter/U35              | B v -> Y v  | AND2X2M    | 0.052 | 0.166 |   5.682 |    6.426 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] | D v         | SDFFRQX2M  | 0.052 | 0.000 |   5.682 |    6.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.744 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.721 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.597 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.498 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.393 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.218 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.060 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.120 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.287 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.522 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.629 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.883 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.066 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] | CK ^       | SDFFRQX2M  | 0.099 | 0.003 |   1.813 |    1.069 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.387
+ Phase Shift                   5.000
= Required Time                 6.426
- Arrival Time                  5.682
= Slack Time                    0.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.744 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.767 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.890 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.990 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.095 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.270 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.428 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.608 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.775 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.860 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.121 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.324 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.536 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.895 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.043 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.257 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.444 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.628 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.820 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.954 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.107 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.210 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.423 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.933 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.165 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.337 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.554 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.097 | 0.103 |   4.913 |    5.657 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.278 | 0.197 |   5.109 |    5.853 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.168 |   5.278 |    6.022 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.338 |    6.082 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.093 | 0.178 |   5.516 |    6.260 | 
     | U0_UART/u_rx/u_edge_bit_counter/U23              | B v -> Y v  | AND2X2M    | 0.051 | 0.166 |   5.682 |    6.426 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   5.682 |    6.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.744 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.721 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.598 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.499 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.393 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.218 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.060 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.120 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.287 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.522 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.629 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.882 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.066 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] | CK ^       | SDFFRQX2M  | 0.099 | 0.003 |   1.813 |    1.069 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.387
+ Phase Shift                   5.000
= Required Time                 6.426
- Arrival Time                  5.682
= Slack Time                    0.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.744 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.767 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.890 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.990 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.095 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.270 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.428 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.608 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.775 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.861 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.121 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.324 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.536 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.895 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.043 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.257 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.444 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.628 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.820 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.954 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.107 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.210 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.423 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.933 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.165 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.337 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.554 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.097 | 0.103 |   4.913 |    5.657 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.278 | 0.197 |   5.109 |    5.854 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.168 |   5.278 |    6.022 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.338 |    6.082 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.093 | 0.178 |   5.516 |    6.260 | 
     | U0_UART/u_rx/u_edge_bit_counter/U20              | B v -> Y v  | AND2X2M    | 0.051 | 0.166 |   5.682 |    6.426 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   5.682 |    6.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.744 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.721 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.598 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.499 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.393 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.218 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.060 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.120 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.286 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.522 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.629 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.882 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.066 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] | CK ^       | SDFFRQX2M  | 0.099 | 0.002 |   1.813 |    1.068 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.387
+ Phase Shift                   5.000
= Required Time                 6.426
- Arrival Time                  5.682
= Slack Time                    0.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.744 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.767 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.891 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    0.990 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.095 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.271 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.428 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.608 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.775 | 
     | scan_clk__L9_I0                                  | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.861 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.121 | 
     | DFT_REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.324 | 
     | DFT_REF_CLK__L2_I1                               | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.536 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.895 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.043 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.257 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.444 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.629 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.820 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.954 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.107 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.210 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.423 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.933 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.165 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.337 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.554 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.097 | 0.103 |   4.913 |    5.657 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X1M   | 0.278 | 0.197 |   5.109 |    5.854 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.168 | 0.168 |   5.278 |    6.022 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.132 | 0.061 |   5.338 |    6.082 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX4M     | 0.093 | 0.178 |   5.516 |    6.260 | 
     | U0_UART/u_rx/u_edge_bit_counter/U22              | B v -> Y v  | AND2X2M    | 0.051 | 0.166 |   5.682 |    6.426 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   5.682 |    6.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.744 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.721 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.598 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.499 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.393 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.218 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.060 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.120 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.286 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.521 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.629 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.882 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.066 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] | CK ^       | SDFFRQX2M  | 0.099 | 0.003 |   1.813 |    1.068 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.814
- Setup                         0.400
+ Phase Shift                   5.000
= Required Time                 6.414
- Arrival Time                  5.644
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.771 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.794 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    0.917 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    1.016 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.121 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.297 | 
     | scan_clk__L6_I0                             | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.455 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.635 | 
     | scan_clk__L8_I0                             | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.801 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    1.887 | 
     | u_ref_clk_mux/U1                            | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.147 | 
     | DFT_REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.350 | 
     | DFT_REF_CLK__L2_I1                          | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.562 | 
     | U0_RegFile/\Reg_File_reg[2][2]              | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    2.921 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_           | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.069 | 
     | U0_UART/u_rx/u_RX_FSM/U8                    | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.283 | 
     | U0_UART/u_rx/u_RX_FSM/U68                   | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.470 | 
     | U0_UART/u_rx/u_RX_FSM/U69                   | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.655 | 
     | U0_UART/u_rx/u_RX_FSM/U70                   | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    3.846 | 
     | U0_UART/u_rx/u_RX_FSM/U72                   | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    3.980 | 
     | U0_UART/u_rx/u_RX_FSM/U73                   | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.133 | 
     | U0_UART/u_rx/u_RX_FSM/U76                   | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.236 | 
     | U0_UART/u_rx/u_RX_FSM/U61                   | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.449 | 
     | U0_UART/u_rx/u_RX_FSM/U29                   | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    4.960 | 
     | U0_UART/u_rx/u_RX_FSM/U18                   | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.191 | 
     | U0_UART/u_rx/u_RX_FSM/U31                   | C v -> Y ^  | NOR3X2M    | 0.469 | 0.365 |   4.786 |    5.556 | 
     | U0_UART/u_rx/u_RX_FSM/U30                   | AN ^ -> Y ^ | NOR3BX2M   | 0.527 | 0.421 |   5.207 |    5.977 | 
     | U0_UART/u_rx/u_RX_FSM/U22                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.087 |   5.294 |    6.064 | 
     | U0_UART/u_rx/u_RX_FSM/U38                   | B1 v -> Y ^ | AOI32X1M   | 0.311 | 0.220 |   5.514 |    6.284 | 
     | U0_UART/u_rx/u_RX_FSM/U35                   | C0 ^ -> Y v | OAI211X2M  | 0.115 | 0.130 |   5.644 |    6.414 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] | D v         | SDFFRQX2M  | 0.115 | 0.000 |   5.644 |    6.414 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.770 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.747 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.624 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.525 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.420 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.244 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.086 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |    0.094 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.260 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.495 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.603 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.856 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    1.040 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.099 | 0.004 |   1.814 |    1.044 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK 
Endpoint:   U0_UART/u_rx/u_strt_check/strt_glitch_reg/D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.814
- Setup                         0.388
+ Phase Shift                   5.000
= Required Time                 6.425
- Arrival Time                  5.497
= Slack Time                    0.929
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |    0.929 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    0.952 | 
     | scan_clk__L2_I1                           | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.075 | 
     | scan_clk__L3_I0                           | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    1.174 | 
     | scan_clk__L4_I0                           | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.280 | 
     | scan_clk__L5_I0                           | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.455 | 
     | scan_clk__L6_I0                           | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.613 | 
     | scan_clk__L7_I0                           | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.793 | 
     | scan_clk__L8_I0                           | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    1.959 | 
     | scan_clk__L9_I0                           | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.045 | 
     | u_ref_clk_mux/U1                          | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.305 | 
     | DFT_REF_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.509 | 
     | DFT_REF_CLK__L2_I1                        | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.720 | 
     | U0_RegFile/\Reg_File_reg[2][2]            | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    3.080 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_         | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.228 | 
     | U0_UART/u_rx/u_RX_FSM/U8                  | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.441 | 
     | U0_UART/u_rx/u_RX_FSM/U68                 | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.628 | 
     | U0_UART/u_rx/u_RX_FSM/U69                 | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.813 | 
     | U0_UART/u_rx/u_RX_FSM/U70                 | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    4.004 | 
     | U0_UART/u_rx/u_RX_FSM/U72                 | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    4.139 | 
     | U0_UART/u_rx/u_RX_FSM/U73                 | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.292 | 
     | U0_UART/u_rx/u_RX_FSM/U76                 | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.395 | 
     | U0_UART/u_rx/u_RX_FSM/U61                 | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.608 | 
     | U0_UART/u_rx/u_RX_FSM/U29                 | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    5.118 | 
     | U0_UART/u_rx/u_RX_FSM/U18                 | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.350 | 
     | U0_UART/u_rx/u_RX_FSM/U19                 | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.522 | 
     | U0_UART/u_rx/u_RX_FSM/U39                 | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.738 | 
     | U0_UART/u_rx/u_data_sampling/U66          | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    5.924 | 
     | U0_UART/u_rx/u_data_sampling/U5           | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    6.180 | 
     | U0_UART/u_rx/u_strt_check/U4              | B v -> Y v  | AND2X2M    | 0.057 | 0.245 |   5.497 |    6.425 | 
     | U0_UART/u_rx/u_strt_check/strt_glitch_reg | D v         | SDFFRQX2M  | 0.057 | 0.000 |   5.497 |    6.425 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.929 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.906 | 
     | scan_clk__L2_I1                           | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.782 | 
     | scan_clk__L3_I0                           | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.683 | 
     | scan_clk__L4_I0                           | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.578 | 
     | scan_clk__L5_I0                           | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.402 | 
     | scan_clk__L6_I0                           | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.245 | 
     | scan_clk__L7_I0                           | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.065 | 
     | scan_clk__L8_I0                           | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.102 | 
     | scan_clk__L9_I1                           | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.337 | 
     | scan_clk__L10_I0                          | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.444 | 
     | u_uart_RX_clk_mux/U1                      | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.698 | 
     | DFT_UART_RX_CLK__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    0.881 | 
     | U0_UART/u_rx/u_strt_check/strt_glitch_reg | CK ^       | SDFFRQX2M  | 0.099 | 0.004 |   1.814 |    0.885 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART/u_rx/u_data_sampling/\samples_reg[2] /
CK 
Endpoint:   U0_UART/u_rx/u_data_sampling/\samples_reg[2] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q               (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.813
- Setup                         0.394
+ Phase Shift                   5.000
= Required Time                 6.418
- Arrival Time                  5.434
= Slack Time                    0.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |    0.984 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.007 | 
     | scan_clk__L2_I1                              | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.130 | 
     | scan_clk__L3_I0                              | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.245 |    1.230 | 
     | scan_clk__L4_I0                              | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.335 | 
     | scan_clk__L5_I0                              | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.510 | 
     | scan_clk__L6_I0                              | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.668 | 
     | scan_clk__L7_I0                              | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.848 | 
     | scan_clk__L8_I0                              | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    2.015 | 
     | scan_clk__L9_I0                              | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.100 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.361 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.564 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.776 | 
     | U0_RegFile/\Reg_File_reg[2][2]               | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    3.135 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_            | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.283 | 
     | U0_UART/u_rx/u_RX_FSM/U8                     | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.497 | 
     | U0_UART/u_rx/u_RX_FSM/U68                    | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.684 | 
     | U0_UART/u_rx/u_RX_FSM/U69                    | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.868 | 
     | U0_UART/u_rx/u_RX_FSM/U70                    | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    4.060 | 
     | U0_UART/u_rx/u_RX_FSM/U72                    | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    4.194 | 
     | U0_UART/u_rx/u_RX_FSM/U73                    | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.347 | 
     | U0_UART/u_rx/u_RX_FSM/U76                    | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.450 | 
     | U0_UART/u_rx/u_RX_FSM/U61                    | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.663 | 
     | U0_UART/u_rx/u_RX_FSM/U29                    | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    5.173 | 
     | U0_UART/u_rx/u_RX_FSM/U18                    | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.405 | 
     | U0_UART/u_rx/u_RX_FSM/U19                    | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.577 | 
     | U0_UART/u_rx/u_RX_FSM/U39                    | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.794 | 
     | U0_UART/u_rx/u_data_sampling/U22             | A v -> Y ^  | INVX2M     | 0.148 | 0.155 |   4.964 |    5.948 | 
     | U0_UART/u_rx/u_data_sampling/U46             | C ^ -> Y ^  | OR3X1M     | 0.098 | 0.182 |   5.147 |    6.131 | 
     | U0_UART/u_rx/u_data_sampling/U43             | B ^ -> Y v  | NOR4X1M    | 0.119 | 0.094 |   5.241 |    6.225 | 
     | U0_UART/u_rx/u_data_sampling/U42             | S0 v -> Y v | CLKMX2X2M  | 0.087 | 0.193 |   5.434 |    6.418 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[2] | D v         | SDFFRQX2M  | 0.087 | 0.000 |   5.434 |    6.418 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.984 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -0.961 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.838 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.739 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.633 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.458 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.300 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.120 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |    0.047 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.282 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.389 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.642 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    0.826 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[2] | CK ^       | SDFFRQX2M  | 0.099 | 0.003 |   1.813 |    0.829 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] /D (^) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.814
- Setup                         0.291
+ Phase Shift                   5.000
= Required Time                 6.523
- Arrival Time                  5.487
= Slack Time                    1.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    1.036 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.059 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.182 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.245 |    1.281 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.387 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.562 | 
     | scan_clk__L6_I0                             | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.720 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.900 | 
     | scan_clk__L8_I0                             | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    2.066 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.152 | 
     | u_ref_clk_mux/U1                            | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.412 | 
     | DFT_REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.616 | 
     | DFT_REF_CLK__L2_I1                          | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.827 | 
     | U0_RegFile/\Reg_File_reg[2][2]              | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    3.187 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_           | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.334 | 
     | U0_UART/u_rx/u_RX_FSM/U8                    | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.548 | 
     | U0_UART/u_rx/u_RX_FSM/U68                   | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.735 | 
     | U0_UART/u_rx/u_RX_FSM/U69                   | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.920 | 
     | U0_UART/u_rx/u_RX_FSM/U70                   | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    4.111 | 
     | U0_UART/u_rx/u_RX_FSM/U72                   | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    4.246 | 
     | U0_UART/u_rx/u_RX_FSM/U73                   | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.399 | 
     | U0_UART/u_rx/u_RX_FSM/U76                   | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.502 | 
     | U0_UART/u_rx/u_RX_FSM/U61                   | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.714 | 
     | U0_UART/u_rx/u_RX_FSM/U29                   | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    5.225 | 
     | U0_UART/u_rx/u_RX_FSM/U18                   | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.457 | 
     | U0_UART/u_rx/u_RX_FSM/U31                   | C v -> Y ^  | NOR3X2M    | 0.469 | 0.365 |   4.786 |    5.821 | 
     | U0_UART/u_rx/u_RX_FSM/U30                   | AN ^ -> Y ^ | NOR3BX2M   | 0.527 | 0.421 |   5.207 |    6.243 | 
     | U0_UART/u_rx/u_RX_FSM/U21                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.166 |   5.373 |    6.409 | 
     | U0_UART/u_rx/u_RX_FSM/U20                   | B0 v -> Y ^ | OAI211X2M  | 0.250 | 0.114 |   5.487 |    6.522 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] | D ^         | SDFFRQX2M  | 0.250 | 0.000 |   5.487 |    6.523 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.036 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.013 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.889 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.790 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.685 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.509 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.352 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.172 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |   -0.005 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.230 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.337 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.591 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    0.774 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.099 | 0.004 |   1.814 |    0.778 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_ClkDiv/flag_reg/CK 
Endpoint:   U0_ClkDiv/flag_reg/D              (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][3] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.870
- Setup                         0.322
+ Phase Shift                   5.000
= Required Time                 6.548
- Arrival Time                  5.457
= Slack Time                    1.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    1.091 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.114 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.237 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.245 |    1.336 | 
     | scan_clk__L4_I0                | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.442 | 
     | scan_clk__L5_I0                | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.617 | 
     | scan_clk__L6_I0                | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.775 | 
     | scan_clk__L7_I0                | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.955 | 
     | scan_clk__L8_I0                | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    2.122 | 
     | scan_clk__L9_I0                | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.207 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.468 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.671 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.883 | 
     | U0_RegFile/\Reg_File_reg[3][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.670 | 0.802 |   2.594 |    3.685 | 
     | U0_ClkDiv/FE_RC_379_0          | A ^ -> Y v  | INVX8M     | 0.136 | 0.103 |   2.697 |    3.788 | 
     | U0_ClkDiv/FE_RC_175_0          | B v -> Y v  | AND2X4M    | 0.054 | 0.174 |   2.870 |    3.961 | 
     | U0_ClkDiv/FE_RC_172_0          | B0 v -> Y ^ | OAI2B2X4M  | 0.282 | 0.180 |   3.050 |    4.141 | 
     | U0_ClkDiv/FE_RC_171_0          | B0 ^ -> Y v | OAI2BB1X4M | 0.082 | 0.092 |   3.142 |    4.233 | 
     | U0_ClkDiv/U70                  | B v -> Y v  | OR2X2M     | 0.098 | 0.222 |   3.363 |    4.454 | 
     | U0_ClkDiv/U72                  | A v -> Y v  | OR2X6M     | 0.067 | 0.171 |   3.535 |    4.626 | 
     | U0_ClkDiv/U74                  | A v -> Y v  | OR2X12M    | 0.049 | 0.141 |   3.676 |    4.767 | 
     | U0_ClkDiv/U76                  | A v -> Y v  | OR2X6M     | 0.061 | 0.153 |   3.829 |    4.920 | 
     | U0_ClkDiv/U16                  | A v -> Y v  | OR2X8M     | 0.067 | 0.177 |   4.006 |    5.097 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^ | AOI21X4M   | 0.207 | 0.147 |   4.153 |    5.244 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^ | AO21X4M    | 0.072 | 0.145 |   4.298 |    5.389 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^  | XOR2X2M    | 0.274 | 0.106 |   4.404 |    5.495 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v  | NOR4X1M    | 0.124 | 0.139 |   4.543 |    5.634 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v | AO22X4M    | 0.079 | 0.281 |   4.825 |    5.915 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^ | AOI221X4M  | 0.412 | 0.299 |   5.124 |    6.214 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v  | INVX3M     | 0.154 | 0.152 |   5.275 |    6.366 | 
     | U0_ClkDiv/U21                  | B1 v -> Y ^ | OAI32XLM   | 0.591 | 0.182 |   5.457 |    6.548 | 
     | U0_ClkDiv/flag_reg             | D ^         | SDFFRQX2M  | 0.591 | 0.000 |   5.457 |    6.548 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.091 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.068 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.062 | 0.047 |   0.070 |   -1.021 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.382 | 0.337 |   0.406 |   -0.684 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.192 | 0.234 |   0.641 |   -0.450 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.176 | 0.200 |   0.840 |   -0.250 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.194 | 0.206 |   1.047 |   -0.044 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.219 | 0.224 |   1.271 |    0.180 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.287 | 0.266 |   1.537 |    0.446 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.171 |   1.708 |    0.617 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.032 | 0.046 |   1.754 |    0.663 | 
     | DFT_UART_CLK__L8_I2 | A v -> Y ^ | INVX4M     | 0.179 | 0.115 |   1.870 |    0.779 | 
     | U0_ClkDiv/flag_reg  | CK ^       | SDFFRQX2M  | 0.179 | 0.001 |   1.870 |    0.779 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] /D (^) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.814
- Setup                         0.268
+ Phase Shift                   5.000
= Required Time                 6.546
- Arrival Time                  5.455
= Slack Time                    1.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    1.091 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.114 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.237 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    1.337 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.442 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.617 | 
     | scan_clk__L6_I0                             | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.775 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.955 | 
     | scan_clk__L8_I0                             | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    2.122 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.208 | 
     | u_ref_clk_mux/U1                            | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.468 | 
     | DFT_REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.671 | 
     | DFT_REF_CLK__L2_I1                          | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.883 | 
     | U0_RegFile/\Reg_File_reg[2][2]              | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    3.242 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_           | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.390 | 
     | U0_UART/u_rx/u_RX_FSM/U8                    | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.604 | 
     | U0_UART/u_rx/u_RX_FSM/U68                   | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.791 | 
     | U0_UART/u_rx/u_RX_FSM/U69                   | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.975 | 
     | U0_UART/u_rx/u_RX_FSM/U70                   | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    4.167 | 
     | U0_UART/u_rx/u_RX_FSM/U72                   | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    4.301 | 
     | U0_UART/u_rx/u_RX_FSM/U73                   | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.454 | 
     | U0_UART/u_rx/u_RX_FSM/U76                   | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.557 | 
     | U0_UART/u_rx/u_RX_FSM/U61                   | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.770 | 
     | U0_UART/u_rx/u_RX_FSM/U29                   | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    5.280 | 
     | U0_UART/u_rx/u_RX_FSM/U18                   | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.512 | 
     | U0_UART/u_rx/u_RX_FSM/U31                   | C v -> Y ^  | NOR3X2M    | 0.469 | 0.365 |   4.786 |    5.877 | 
     | U0_UART/u_rx/u_RX_FSM/U44                   | B ^ -> Y v  | NAND3X2M   | 0.204 | 0.196 |   4.982 |    6.073 | 
     | U0_UART/u_rx/u_RX_FSM/U33                   | A2 v -> Y ^ | OAI31X1M   | 0.332 | 0.299 |   5.281 |    6.372 | 
     | U0_UART/u_rx/u_RX_FSM/U32                   | B0 ^ -> Y ^ | AO21XLM    | 0.111 | 0.174 |   5.455 |    6.546 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] | D ^         | SDFFRQX2M  | 0.111 | 0.000 |   5.455 |    6.546 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.091 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.068 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.945 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.846 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.740 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.565 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.407 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.227 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |   -0.061 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.175 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.282 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.535 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    0.719 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.099 | 0.004 |   1.814 |    0.723 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART/u_rx/u_stop_check/stop_error_reg/CK 
Endpoint:   U0_UART/u_rx/u_stop_check/stop_error_reg/D (^) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q          (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.811
- Setup                         0.281
+ Phase Shift                   5.000
= Required Time                 6.530
- Arrival Time                  5.430
= Slack Time                    1.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    1.099 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.123 | 
     | scan_clk__L2_I1                          | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.246 | 
     | scan_clk__L3_I0                          | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    1.345 | 
     | scan_clk__L4_I0                          | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.450 | 
     | scan_clk__L5_I0                          | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.626 | 
     | scan_clk__L6_I0                          | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.783 | 
     | scan_clk__L7_I0                          | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.964 | 
     | scan_clk__L8_I0                          | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    2.130 | 
     | scan_clk__L9_I0                          | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.216 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.476 | 
     | DFT_REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.679 | 
     | DFT_REF_CLK__L2_I1                       | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.891 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    3.250 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.398 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.612 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.799 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.984 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    4.175 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    4.309 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.462 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.565 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.778 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    5.288 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.520 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.692 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.909 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    6.095 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    6.351 | 
     | U0_UART/u_rx/u_stop_check/U5             | B v -> Y ^  | NOR2BX2M   | 0.177 | 0.179 |   5.430 |    6.529 | 
     | U0_UART/u_rx/u_stop_check/stop_error_reg | D ^         | SDFFRQX4M  | 0.177 | 0.000 |   5.430 |    6.530 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.099 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.076 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.953 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.854 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.749 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.573 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.415 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.235 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |   -0.069 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.166 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.274 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.527 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    0.711 | 
     | U0_UART/u_rx/u_stop_check/stop_error_reg | CK ^       | SDFFRQX4M  | 0.099 | 0.001 |   1.811 |    0.712 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART/u_rx/u_stop_check/stp_err_reg/CK 
Endpoint:   U0_UART/u_rx/u_stop_check/stp_err_reg/D (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q       (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.811
- Setup                         0.279
+ Phase Shift                   5.000
= Required Time                 6.532
- Arrival Time                  5.430
= Slack Time                    1.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |    1.102 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.125 | 
     | scan_clk__L2_I1                       | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.248 | 
     | scan_clk__L3_I0                       | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    1.347 | 
     | scan_clk__L4_I0                       | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.453 | 
     | scan_clk__L5_I0                       | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.628 | 
     | scan_clk__L6_I0                       | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.786 | 
     | scan_clk__L7_I0                       | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.966 | 
     | scan_clk__L8_I0                       | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    2.132 | 
     | scan_clk__L9_I0                       | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.218 | 
     | u_ref_clk_mux/U1                      | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.478 | 
     | DFT_REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.682 | 
     | DFT_REF_CLK__L2_I1                    | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.893 | 
     | U0_RegFile/\Reg_File_reg[2][2]        | CK ^ -> Q v | SDFFRHQX2M | 0.082 | 0.359 |   2.151 |    3.253 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_     | A v -> Y v  | BUFX10M    | 0.084 | 0.148 |   2.299 |    3.400 | 
     | U0_UART/u_rx/u_RX_FSM/U8              | B v -> Y v  | OR2X2M     | 0.078 | 0.214 |   2.513 |    3.614 | 
     | U0_UART/u_rx/u_RX_FSM/U68             | A v -> Y v  | OR2X2M     | 0.081 | 0.187 |   2.700 |    3.801 | 
     | U0_UART/u_rx/u_RX_FSM/U69             | A v -> Y v  | OR2X2M     | 0.077 | 0.185 |   2.884 |    3.986 | 
     | U0_UART/u_rx/u_RX_FSM/U70             | A v -> Y v  | OR2X2M     | 0.086 | 0.191 |   3.076 |    4.177 | 
     | U0_UART/u_rx/u_RX_FSM/U72             | A v -> Y ^  | NOR2X1M    | 0.184 | 0.134 |   3.210 |    4.312 | 
     | U0_UART/u_rx/u_RX_FSM/U73             | B0 ^ -> Y ^ | AO21X1M    | 0.097 | 0.153 |   3.363 |    4.465 | 
     | U0_UART/u_rx/u_RX_FSM/U76             | A ^ -> Y ^  | XNOR2X2M   | 0.233 | 0.103 |   3.466 |    4.568 | 
     | U0_UART/u_rx/u_RX_FSM/U61             | C ^ -> Y v  | NAND4BX1M  | 0.248 | 0.213 |   3.679 |    4.780 | 
     | U0_UART/u_rx/u_RX_FSM/U29             | A v -> Y ^  | NOR4X1M    | 0.840 | 0.510 |   4.189 |    5.291 | 
     | U0_UART/u_rx/u_RX_FSM/U18             | A ^ -> Y v  | INVX2M     | 0.249 | 0.232 |   4.421 |    5.522 | 
     | U0_UART/u_rx/u_RX_FSM/U19             | B v -> Y ^  | NAND2BX2M  | 0.174 | 0.172 |   4.593 |    5.695 | 
     | U0_UART/u_rx/u_RX_FSM/U39             | A ^ -> Y v  | NAND4X2M   | 0.300 | 0.217 |   4.810 |    5.911 | 
     | U0_UART/u_rx/u_data_sampling/U66      | B v -> Y ^  | NAND3X1M   | 0.180 | 0.186 |   4.995 |    6.097 | 
     | U0_UART/u_rx/u_data_sampling/U5       | B0 ^ -> Y v | OAI31X1M   | 0.343 | 0.256 |   5.251 |    6.353 | 
     | U0_UART/u_rx/u_stop_check/U5          | B v -> Y ^  | NOR2BX2M   | 0.177 | 0.179 |   5.430 |    6.532 | 
     | U0_UART/u_rx/u_stop_check/stp_err_reg | D ^         | SDFFRQX2M  | 0.177 | 0.000 |   5.430 |    6.532 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.102 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.079 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.955 | 
     | scan_clk__L3_I0                       | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.856 | 
     | scan_clk__L4_I0                       | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.751 | 
     | scan_clk__L5_I0                       | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.575 | 
     | scan_clk__L6_I0                       | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.418 | 
     | scan_clk__L7_I0                       | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.238 | 
     | scan_clk__L8_I0                       | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |   -0.071 | 
     | scan_clk__L9_I1                       | A v -> Y v | CLKBUFX1M  | 0.203 | 0.235 |   1.266 |    0.164 | 
     | scan_clk__L10_I0                      | A v -> Y ^ | INVX2M     | 0.100 | 0.107 |   1.373 |    0.271 | 
     | u_uart_RX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M     | 0.215 | 0.253 |   1.626 |    0.525 | 
     | DFT_UART_RX_CLK__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.099 | 0.184 |   1.810 |    0.708 | 
     | U0_UART/u_rx/u_stop_check/stp_err_reg | CK ^       | SDFFRQX2M  | 0.099 | 0.001 |   1.811 |    0.709 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][3] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.834
- Setup                         0.380
+ Phase Shift                   5.000
= Required Time                 6.454
- Arrival Time                  5.353
= Slack Time                    1.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.102 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.125 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.248 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.245 |    1.347 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.105 |   0.351 |    1.453 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.526 |    1.628 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.158 |   0.684 |    1.786 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.180 |   0.864 |    1.966 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.166 |   1.031 |    2.133 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.116 |    2.218 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.479 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.682 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.894 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.449 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.132 | 0.142 |   2.489 |    3.591 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.629 | 0.438 |   2.928 |    4.030 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.185 | 0.179 |   3.107 |    4.209 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.476 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.170 | 0.180 |   3.554 |    4.656 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.163 |   3.717 |    4.819 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.093 | 0.705 |   4.421 |    5.523 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.570 | 0.531 |   4.952 |    6.054 | 
     | U0_RegFile/U162                   | A1N v -> Y v | OAI2BB2X1M | 0.173 | 0.400 |   5.352 |    6.454 | 
     | U0_RegFile/\Reg_File_reg[3][3]    | D v          | SDFFRQX2M  | 0.173 | 0.000 |   5.353 |    6.454 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.102 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.079 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.956 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.856 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.751 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.576 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.418 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.238 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |   -0.071 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |    0.014 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.275 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.478 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    0.690 | 
     | U0_RegFile/\Reg_File_reg[3][3] | CK ^       | SDFFRQX2M  | 0.285 | 0.043 |   1.834 |    0.733 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][5] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.834
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 6.445
- Arrival Time                  5.330
= Slack Time                    1.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.115 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.138 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.261 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.245 |    1.360 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.105 |   0.351 |    1.466 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.526 |    1.641 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.158 |   0.684 |    1.799 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.180 |   0.864 |    1.979 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.166 |   1.031 |    2.146 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.116 |    2.231 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.492 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.695 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.907 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.462 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.132 | 0.142 |   2.489 |    3.604 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.629 | 0.438 |   2.928 |    4.043 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.185 | 0.179 |   3.107 |    4.222 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.489 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.170 | 0.180 |   3.554 |    4.669 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.163 |   3.717 |    4.832 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.093 | 0.705 |   4.421 |    5.536 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.570 | 0.531 |   4.952 |    6.067 | 
     | U0_RegFile/U183                   | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.378 |   5.330 |    6.444 | 
     | U0_RegFile/\Reg_File_reg[3][5]    | D v          | SDFFSQX2M  | 0.143 | 0.000 |   5.330 |    6.445 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.115 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.092 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.969 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.869 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.764 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.589 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.431 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.251 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |   -0.084 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |    0.001 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.262 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.465 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    0.677 | 
     | U0_RegFile/\Reg_File_reg[3][5] | CK ^       | SDFFSQX2M  | 0.285 | 0.042 |   1.834 |    0.719 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U1_ClkDiv/\counter_reg[6] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[6] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.877
- Setup                         0.284
+ Phase Shift                   5.000
= Required Time                 6.593
- Arrival Time                  5.475
= Slack Time                    1.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    1.117 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.140 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.264 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.245 |    1.363 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.468 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.643 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.801 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.981 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    2.148 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.234 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.494 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.697 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.909 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.105 | 0.376 |   2.168 |    3.285 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.155 | 0.153 |   2.321 |    3.439 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.052 | 0.063 |   2.384 |    3.501 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.218 | 0.146 |   2.530 |    3.648 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.090 | 0.097 |   2.628 |    3.745 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.087 | 0.197 |   2.825 |    3.942 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.084 | 0.192 |   3.017 |    4.134 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.083 | 0.191 |   3.208 |    4.325 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.115 | 0.218 |   3.426 |    4.543 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.557 | 0.397 |   3.822 |    4.939 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.085 | 0.182 |   4.004 |    5.121 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.372 | 0.145 |   4.149 |    5.267 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.123 | 0.143 |   4.292 |    5.409 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.102 | 0.285 |   4.577 |    5.694 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.123 | 0.106 |   4.683 |    5.800 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.055 | 0.062 |   4.746 |    5.863 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.245 | 0.193 |   4.939 |    6.056 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.083 | 0.069 |   5.008 |    6.125 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.205 | 0.145 |   5.152 |    6.270 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.098 | 0.107 |   5.259 |    6.376 | 
     | U1_ClkDiv/U23                     | B v -> Y ^  | NOR2BXLM   | 0.295 | 0.216 |   5.475 |    6.593 | 
     | U1_ClkDiv/\counter_reg[6]         | D ^         | SDFFRQX2M  | 0.295 | 0.000 |   5.475 |    6.593 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.117 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.094 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.047 |   0.070 |   -1.047 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.382 | 0.337 |   0.406 |   -0.711 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.192 | 0.234 |   0.641 |   -0.477 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.176 | 0.200 |   0.840 |   -0.277 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.194 | 0.206 |   1.047 |   -0.070 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.219 | 0.224 |   1.271 |    0.154 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.287 | 0.266 |   1.537 |    0.420 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.171 |   1.708 |    0.591 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.032 | 0.046 |   1.754 |    0.637 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.188 | 0.120 |   1.875 |    0.757 | 
     | U1_ClkDiv/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.188 | 0.002 |   1.877 |    0.759 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][6] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.834
- Setup                         0.375
+ Phase Shift                   5.000
= Required Time                 6.459
- Arrival Time                  5.333
= Slack Time                    1.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.126 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.149 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.273 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.245 |    1.372 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.105 |   0.351 |    1.477 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.526 |    1.653 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.158 |   0.684 |    1.810 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.180 |   0.864 |    1.990 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.166 |   1.031 |    2.157 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.116 |    2.243 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.503 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.706 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.918 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.473 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.132 | 0.142 |   2.489 |    3.616 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.629 | 0.438 |   2.928 |    4.054 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.185 | 0.179 |   3.107 |    4.233 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.500 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.170 | 0.180 |   3.554 |    4.680 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.163 |   3.717 |    4.843 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.093 | 0.705 |   4.421 |    5.548 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.570 | 0.531 |   4.952 |    6.078 | 
     | U0_RegFile/U164                   | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.381 |   5.333 |    6.459 | 
     | U0_RegFile/\Reg_File_reg[3][6]    | D v          | SDFFRQX2M  | 0.147 | 0.000 |   5.333 |    6.459 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.126 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.103 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.980 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.881 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.775 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.600 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.442 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.262 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |   -0.096 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |   -0.010 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.250 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.454 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    0.665 | 
     | U0_RegFile/\Reg_File_reg[3][6] | CK ^       | SDFFRQX2M  | 0.285 | 0.042 |   1.834 |    0.708 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U1_ClkDiv/\counter_reg[7] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[7] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.876
- Setup                         0.281
+ Phase Shift                   5.000
= Required Time                 6.595
- Arrival Time                  5.467
= Slack Time                    1.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    1.128 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.152 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.275 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    1.374 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.479 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.655 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.812 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.993 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    2.159 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.245 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.505 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.708 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.920 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.105 | 0.376 |   2.168 |    3.296 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.155 | 0.153 |   2.322 |    3.450 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.052 | 0.063 |   2.384 |    3.513 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.218 | 0.146 |   2.530 |    3.659 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.090 | 0.097 |   2.628 |    3.756 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.087 | 0.197 |   2.825 |    3.953 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.084 | 0.192 |   3.017 |    4.146 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.083 | 0.191 |   3.208 |    4.336 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.115 | 0.218 |   3.426 |    4.554 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.557 | 0.397 |   3.822 |    4.951 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.085 | 0.182 |   4.004 |    5.132 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.372 | 0.145 |   4.149 |    5.278 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.123 | 0.143 |   4.292 |    5.421 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.102 | 0.285 |   4.577 |    5.705 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.123 | 0.106 |   4.683 |    5.812 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.055 | 0.062 |   4.746 |    5.874 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.245 | 0.193 |   4.939 |    6.067 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.083 | 0.069 |   5.008 |    6.136 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.205 | 0.145 |   5.152 |    6.281 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.098 | 0.107 |   5.259 |    6.388 | 
     | U1_ClkDiv/U22                     | B v -> Y ^  | NOR2BXLM   | 0.280 | 0.207 |   5.467 |    6.595 | 
     | U1_ClkDiv/\counter_reg[7]         | D ^         | SDFFRQX2M  | 0.280 | 0.000 |   5.467 |    6.595 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.128 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.105 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.047 |   0.070 |   -1.059 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.382 | 0.337 |   0.406 |   -0.722 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.192 | 0.234 |   0.641 |   -0.488 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.176 | 0.200 |   0.840 |   -0.288 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.194 | 0.206 |   1.047 |   -0.081 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.219 | 0.224 |   1.271 |    0.143 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.287 | 0.266 |   1.537 |    0.409 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.171 |   1.708 |    0.580 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.032 | 0.046 |   1.754 |    0.626 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.188 | 0.120 |   1.875 |    0.746 | 
     | U1_ClkDiv/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.188 | 0.002 |   1.876 |    0.748 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U1_ClkDiv/\counter_reg[4] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[4] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][4] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.877
- Setup                         0.281
+ Phase Shift                   5.000
= Required Time                 6.596
- Arrival Time                  5.464
= Slack Time                    1.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |    1.131 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.155 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.278 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    1.377 | 
     | scan_clk__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.482 | 
     | scan_clk__L5_I0                   | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.658 | 
     | scan_clk__L6_I0                   | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.815 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.996 | 
     | scan_clk__L8_I0                   | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    2.162 | 
     | scan_clk__L9_I0                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.248 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.508 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.711 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.923 | 
     | U0_RegFile/\Reg_File_reg[2][4]    | CK ^ -> Q ^ | SDFFRHQX4M | 0.105 | 0.376 |   2.168 |    3.299 | 
     | U0_RegFile/FE_OFC7_UART_Config_4_ | A ^ -> Y ^  | BUFX14M    | 0.155 | 0.153 |   2.322 |    3.453 | 
     | U0_CLKDIV_MUX/FE_RC_130_0         | A ^ -> Y v  | INVX12M    | 0.052 | 0.063 |   2.384 |    3.516 | 
     | U0_CLKDIV_MUX/U11                 | C v -> Y ^  | NAND4BX2M  | 0.218 | 0.146 |   2.530 |    3.662 | 
     | U0_CLKDIV_MUX/U12                 | A ^ -> Y v  | NOR3X4M    | 0.090 | 0.097 |   2.628 |    3.759 | 
     | U1_ClkDiv/U40                     | A v -> Y v  | OR2X2M     | 0.087 | 0.197 |   2.825 |    3.956 | 
     | U1_ClkDiv/U63                     | A v -> Y v  | OR2X2M     | 0.084 | 0.192 |   3.017 |    4.149 | 
     | U1_ClkDiv/U64                     | A v -> Y v  | OR2X2M     | 0.083 | 0.191 |   3.208 |    4.339 | 
     | U1_ClkDiv/U66                     | A v -> Y v  | OR2X2M     | 0.115 | 0.218 |   3.426 |    4.557 | 
     | U1_ClkDiv/U69                     | C v -> Y ^  | NOR3X1M    | 0.557 | 0.397 |   3.822 |    4.954 | 
     | U1_ClkDiv/U71                     | AN ^ -> Y ^ | NAND2BX2M  | 0.085 | 0.182 |   4.004 |    5.135 | 
     | U1_ClkDiv/U95                     | A ^ -> Y ^  | XOR2X2M    | 0.372 | 0.145 |   4.149 |    5.281 | 
     | U1_ClkDiv/U96                     | D ^ -> Y v  | NOR4X2M    | 0.123 | 0.143 |   4.292 |    5.424 | 
     | U1_ClkDiv/U97                     | D v -> Y v  | AND4X2M    | 0.102 | 0.285 |   4.577 |    5.708 | 
     | U1_ClkDiv/FE_RC_368_0             | B v -> Y ^  | NAND2X2M   | 0.123 | 0.106 |   4.683 |    5.815 | 
     | U1_ClkDiv/FE_RC_372_0             | A ^ -> Y v  | INVX2M     | 0.055 | 0.062 |   4.746 |    5.877 | 
     | U1_ClkDiv/FE_RC_371_0             | A1 v -> Y ^ | OAI21X3M   | 0.245 | 0.193 |   4.939 |    6.070 | 
     | U1_ClkDiv/FE_RC_714_0             | B0 ^ -> Y v | AOI2B1X4M  | 0.083 | 0.069 |   5.008 |    6.139 | 
     | U1_ClkDiv/FE_RC_710_0             | A v -> Y ^  | NOR2X4M    | 0.205 | 0.145 |   5.152 |    6.284 | 
     | U1_ClkDiv/U5                      | A ^ -> Y v  | INVX4M     | 0.098 | 0.107 |   5.259 |    6.391 | 
     | U1_ClkDiv/U25                     | B v -> Y ^  | NOR2BXLM   | 0.276 | 0.205 |   5.464 |    6.596 | 
     | U1_ClkDiv/\counter_reg[4]         | D ^         | SDFFRQX2M  | 0.276 | 0.000 |   5.464 |    6.596 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.131 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.108 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.047 |   0.070 |   -1.062 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.382 | 0.337 |   0.406 |   -0.725 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.192 | 0.234 |   0.641 |   -0.491 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.176 | 0.200 |   0.840 |   -0.291 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.194 | 0.206 |   1.047 |   -0.084 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.219 | 0.224 |   1.271 |    0.140 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.287 | 0.266 |   1.537 |    0.406 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.171 |   1.708 |    0.577 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.032 | 0.046 |   1.754 |    0.623 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.188 | 0.120 |   1.875 |    0.743 | 
     | U1_ClkDiv/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.188 | 0.002 |   1.877 |    0.745 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_ClkDiv/\counter_reg[5] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[5] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][3] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.871
- Setup                         0.240
+ Phase Shift                   5.000
= Required Time                 6.630
- Arrival Time                  5.498
= Slack Time                    1.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    1.132 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.155 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.278 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.245 |    1.378 | 
     | scan_clk__L4_I0                | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.483 | 
     | scan_clk__L5_I0                | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.658 | 
     | scan_clk__L6_I0                | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.816 | 
     | scan_clk__L7_I0                | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    1.996 | 
     | scan_clk__L8_I0                | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    2.163 | 
     | scan_clk__L9_I0                | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.248 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.509 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.712 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.924 | 
     | U0_RegFile/\Reg_File_reg[3][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.670 | 0.802 |   2.594 |    3.726 | 
     | U0_ClkDiv/FE_RC_379_0          | A ^ -> Y v  | INVX8M     | 0.136 | 0.103 |   2.697 |    3.829 | 
     | U0_ClkDiv/FE_RC_175_0          | B v -> Y v  | AND2X4M    | 0.054 | 0.174 |   2.870 |    4.002 | 
     | U0_ClkDiv/FE_RC_172_0          | B0 v -> Y ^ | OAI2B2X4M  | 0.282 | 0.180 |   3.050 |    4.182 | 
     | U0_ClkDiv/FE_RC_171_0          | B0 ^ -> Y v | OAI2BB1X4M | 0.082 | 0.092 |   3.142 |    4.274 | 
     | U0_ClkDiv/U70                  | B v -> Y v  | OR2X2M     | 0.098 | 0.222 |   3.363 |    4.495 | 
     | U0_ClkDiv/U72                  | A v -> Y v  | OR2X6M     | 0.067 | 0.171 |   3.535 |    4.667 | 
     | U0_ClkDiv/U74                  | A v -> Y v  | OR2X12M    | 0.049 | 0.141 |   3.676 |    4.808 | 
     | U0_ClkDiv/U76                  | A v -> Y v  | OR2X6M     | 0.061 | 0.153 |   3.829 |    4.961 | 
     | U0_ClkDiv/U16                  | A v -> Y v  | OR2X8M     | 0.067 | 0.177 |   4.006 |    5.138 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^ | AOI21X4M   | 0.207 | 0.147 |   4.153 |    5.285 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^ | AO21X4M    | 0.072 | 0.145 |   4.298 |    5.430 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^  | XOR2X2M    | 0.274 | 0.106 |   4.404 |    5.536 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v  | NOR4X1M    | 0.124 | 0.139 |   4.543 |    5.675 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v | AO22X4M    | 0.079 | 0.281 |   4.825 |    5.957 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^ | AOI221X4M  | 0.412 | 0.299 |   5.124 |    6.256 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v  | INVX3M     | 0.154 | 0.152 |   5.275 |    6.407 | 
     | U0_ClkDiv/U9                   | B v -> Y ^  | NOR2BXLM   | 0.289 | 0.223 |   5.498 |    6.630 | 
     | U0_ClkDiv/\counter_reg[5]      | D ^         | SDFFRX4M   | 0.289 | 0.000 |   5.498 |    6.630 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.132 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.109 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.062 | 0.047 |   0.070 |   -1.062 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.382 | 0.337 |   0.406 |   -0.726 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.192 | 0.234 |   0.641 |   -0.491 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.176 | 0.200 |   0.840 |   -0.292 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.194 | 0.206 |   1.047 |   -0.085 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.219 | 0.224 |   1.271 |    0.139 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.287 | 0.266 |   1.537 |    0.405 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.171 |   1.708 |    0.576 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.032 | 0.046 |   1.754 |    0.622 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.179 | 0.115 |   1.870 |    0.738 | 
     | U0_ClkDiv/\counter_reg[5] | CK ^       | SDFFRX4M   | 0.179 | 0.001 |   1.871 |    0.739 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[2][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[2][0] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.833
- Setup                         0.389
+ Phase Shift                   5.000
= Required Time                 6.444
- Arrival Time                  5.308
= Slack Time                    1.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.136 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.159 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.282 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.245 |    1.381 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.105 |   0.351 |    1.487 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.526 |    1.662 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.158 |   0.684 |    1.820 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.180 |   0.864 |    2.000 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.166 |   1.031 |    2.166 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.116 |    2.252 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.512 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.716 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.927 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.483 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.132 | 0.142 |   2.489 |    3.625 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.629 | 0.438 |   2.928 |    4.063 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.185 | 0.179 |   3.107 |    4.242 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.510 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.170 | 0.180 |   3.554 |    4.690 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.163 |   3.717 |    4.852 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.093 | 0.705 |   4.421 |    5.557 | 
     | U0_RegFile/U109                   | A ^ -> Y v   | NAND3X2M   | 0.554 | 0.514 |   4.936 |    6.071 | 
     | U0_RegFile/U182                   | A1N v -> Y v | OAI2BB2X1M | 0.138 | 0.373 |   5.308 |    6.444 | 
     | U0_RegFile/\Reg_File_reg[2][0]    | D v          | SDFFSQX1M  | 0.138 | 0.000 |   5.308 |    6.444 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.136 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.113 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.989 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.890 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.785 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.610 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.452 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.272 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |   -0.105 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |   -0.019 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.241 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.444 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    0.656 | 
     | U0_RegFile/\Reg_File_reg[2][0] | CK ^       | SDFFSQX1M  | 0.285 | 0.041 |   1.833 |    0.697 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][4] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.834
- Setup                         0.372
+ Phase Shift                   5.000
= Required Time                 6.462
- Arrival Time                  5.323
= Slack Time                    1.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.139 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.162 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.285 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.245 |    1.385 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.105 |   0.351 |    1.490 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.526 |    1.665 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.158 |   0.684 |    1.823 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.180 |   0.864 |    2.003 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.166 |   1.031 |    2.170 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.116 |    2.256 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.516 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.719 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.931 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.486 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.132 | 0.142 |   2.489 |    3.628 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.629 | 0.438 |   2.928 |    4.067 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.185 | 0.179 |   3.107 |    4.246 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.513 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.170 | 0.180 |   3.554 |    4.693 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.163 |   3.717 |    4.856 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.093 | 0.705 |   4.421 |    5.561 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.570 | 0.531 |   4.952 |    6.091 | 
     | U0_RegFile/U163                   | A1N v -> Y v | OAI2BB2X1M | 0.133 | 0.371 |   5.323 |    6.462 | 
     | U0_RegFile/\Reg_File_reg[3][4]    | D v          | SDFFRQX2M  | 0.133 | 0.000 |   5.323 |    6.462 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.139 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.116 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -0.993 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.894 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.788 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.613 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.455 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.275 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |   -0.109 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |   -0.023 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.238 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.441 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    0.653 | 
     | U0_RegFile/\Reg_File_reg[3][4] | CK ^       | SDFFRQX2M  | 0.285 | 0.042 |   1.834 |    0.695 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][7] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][7] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.850
- Setup                         0.372
+ Phase Shift                   5.000
= Required Time                 6.478
- Arrival Time                  5.326
= Slack Time                    1.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.152 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.175 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.298 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.245 |    1.397 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.105 |   0.351 |    1.503 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.526 |    1.678 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.158 |   0.684 |    1.836 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.180 |   0.864 |    2.016 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.166 |   1.031 |    2.183 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.116 |    2.268 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.529 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.732 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.944 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.499 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.132 | 0.142 |   2.489 |    3.641 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.629 | 0.438 |   2.928 |    4.080 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.185 | 0.179 |   3.107 |    4.259 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.526 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.170 | 0.180 |   3.554 |    4.706 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.163 |   3.717 |    4.869 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.093 | 0.705 |   4.421 |    5.573 | 
     | U0_RegFile/U107                   | A ^ -> Y v   | NAND3X2M   | 0.570 | 0.531 |   4.952 |    6.104 | 
     | U0_RegFile/U165                   | A1N v -> Y v | OAI2BB2X1M | 0.137 | 0.374 |   5.326 |    6.478 | 
     | U0_RegFile/\Reg_File_reg[3][7]    | D v          | SDFFRQX2M  | 0.137 | 0.000 |   5.326 |    6.478 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.152 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.129 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -1.006 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.906 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.801 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.626 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.468 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.288 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |   -0.121 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |   -0.036 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.225 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.428 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    0.640 | 
     | U0_RegFile/\Reg_File_reg[3][7] | CK ^       | SDFFRQX2M  | 0.289 | 0.058 |   1.850 |    0.698 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   SO[2]                             (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[7][3] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2out}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   5.000
= Required Time                 4.000
- Arrival Time                  2.846
= Slack Time                    1.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    1.154 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.177 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.300 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVXLM     | 0.136 | 0.099 |   0.246 |    1.399 | 
     | scan_clk__L4_I0                | A ^ -> Y v  | INVXLM     | 0.115 | 0.105 |   0.351 |    1.505 | 
     | scan_clk__L5_I0                | A v -> Y ^  | INVXLM     | 0.244 | 0.175 |   0.526 |    1.680 | 
     | scan_clk__L6_I0                | A ^ -> Y v  | INVXLM     | 0.170 | 0.158 |   0.684 |    1.838 | 
     | scan_clk__L7_I0                | A v -> Y ^  | INVXLM     | 0.222 | 0.180 |   0.864 |    2.018 | 
     | scan_clk__L8_I0                | A ^ -> Y v  | INVXLM     | 0.185 | 0.166 |   1.031 |    2.184 | 
     | scan_clk__L9_I0                | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   1.116 |    2.270 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^  | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.530 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.734 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^  | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.945 | 
     | U0_RegFile/\Reg_File_reg[7][3] | CK ^ -> Q ^ | SDFFRQX2M  | 1.101 | 1.046 |   2.838 |    3.992 | 
     |                                | SO[2] ^     |            | 1.101 | 0.008 |   2.846 |    4.000 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[7][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][1] /D    (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.849
- Setup                         0.371
+ Phase Shift                   5.000
= Required Time                 6.479
- Arrival Time                  5.324
= Slack Time                    1.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |    1.154 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    1.177 | 
     | scan_clk__L2_I1                   | A v -> Y v   | BUFX3M     | 0.057 | 0.123 |   0.146 |    1.301 | 
     | scan_clk__L3_I0                   | A v -> Y ^   | INVXLM     | 0.136 | 0.099 |   0.245 |    1.400 | 
     | scan_clk__L4_I0                   | A ^ -> Y v   | INVXLM     | 0.115 | 0.105 |   0.351 |    1.505 | 
     | scan_clk__L5_I0                   | A v -> Y ^   | INVXLM     | 0.244 | 0.175 |   0.526 |    1.681 | 
     | scan_clk__L6_I0                   | A ^ -> Y v   | INVXLM     | 0.170 | 0.158 |   0.684 |    1.838 | 
     | scan_clk__L7_I0                   | A v -> Y ^   | INVXLM     | 0.222 | 0.180 |   0.864 |    2.018 | 
     | scan_clk__L8_I0                   | A ^ -> Y v   | INVXLM     | 0.185 | 0.166 |   1.031 |    2.185 | 
     | scan_clk__L9_I0                   | A v -> Y ^   | INVX2M     | 0.079 | 0.086 |   1.116 |    2.271 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^   | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    2.531 | 
     | DFT_REF_CLK__L1_I0                | A ^ -> Y v   | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    2.734 | 
     | DFT_REF_CLK__L2_I1                | A v -> Y ^   | CLKINVX40M | 0.268 | 0.212 |   1.792 |    2.946 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.259 | 0.555 |   2.347 |    3.501 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v   | INVX2M     | 0.132 | 0.142 |   2.489 |    3.644 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^   | NOR3X2M    | 0.629 | 0.438 |   2.928 |    4.082 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v   | NAND2X2M   | 0.185 | 0.179 |   3.107 |    4.261 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^   | NOR2X2M    | 0.378 | 0.267 |   3.374 |    4.528 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v   | INVX2M     | 0.170 | 0.180 |   3.554 |    4.708 | 
     | U0_SYS_CTRL/U18                   | A1 v -> Y ^  | OAI22X1M   | 0.296 | 0.163 |   3.717 |    4.871 | 
     | U0_SYS_CTRL/FE_OFC2_RF_Address_1_ | A ^ -> Y ^   | BUFX2M     | 1.093 | 0.705 |   4.421 |    5.576 | 
     | U0_RegFile/U118                   | C ^ -> Y v   | NAND3X2M   | 0.600 | 0.520 |   4.941 |    6.096 | 
     | U0_RegFile/U175                   | A1N v -> Y v | OAI2BB2X1M | 0.130 | 0.383 |   5.324 |    6.479 | 
     | U0_RegFile/\Reg_File_reg[7][1]    | D v          | SDFFRQX2M  | 0.130 | 0.000 |   5.324 |    6.479 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |   -1.154 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |   -1.131 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.057 | 0.123 |   0.146 |   -1.008 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.136 | 0.099 |   0.245 |   -0.909 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.115 | 0.105 |   0.351 |   -0.803 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.244 | 0.175 |   0.526 |   -0.628 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.170 | 0.158 |   0.684 |   -0.470 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.222 | 0.180 |   0.864 |   -0.290 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.185 | 0.166 |   1.031 |   -0.124 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.079 | 0.086 |   1.116 |   -0.038 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.171 | 0.260 |   1.377 |    0.222 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.255 | 0.203 |   1.580 |    0.426 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.268 | 0.212 |   1.792 |    0.637 | 
     | U0_RegFile/\Reg_File_reg[7][1] | CK ^       | SDFFRQX2M  | 0.289 | 0.058 |   1.849 |    0.695 | 
     +-----------------------------------------------------------------------------------------------+ 

