# do {pynq_wrapper_compile.do}
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xilinx_vip modelsim_lib/msim/xilinx_vip 
# Copying C:/modeltech64_10.4/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/modeltech64_10.4/win64/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet axi_vip_v1_1_7 modelsim_lib/msim/axi_vip_v1_1_7 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet processing_system7_vip_v1_0_9 modelsim_lib/msim/processing_system7_vip_v1_0_9 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xbip_utils_v3_0_10 modelsim_lib/msim/xbip_utils_v3_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet axi_utils_v2_0_6 modelsim_lib/msim/axi_utils_v2_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xbip_pipe_v3_0_6 modelsim_lib/msim/xbip_pipe_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xbip_dsp48_wrapper_v3_0_4 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_4 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xbip_dsp48_addsub_v3_0_6 modelsim_lib/msim/xbip_dsp48_addsub_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xbip_dsp48_multadd_v3_0_6 modelsim_lib/msim/xbip_dsp48_multadd_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xbip_bram18k_v3_0_6 modelsim_lib/msim/xbip_bram18k_v3_0_6 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet mult_gen_v12_0_16 modelsim_lib/msim/mult_gen_v12_0_16 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet floating_point_v7_1_10 modelsim_lib/msim/floating_point_v7_1_10 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet proc_sys_reset_v5_0_13 modelsim_lib/msim/proc_sys_reset_v5_0_13 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet generic_baseblocks_v2_1_0 modelsim_lib/msim/generic_baseblocks_v2_1_0 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet axi_register_slice_v2_1_21 modelsim_lib/msim/axi_register_slice_v2_1_21 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet fifo_generator_v13_2_5 modelsim_lib/msim/fifo_generator_v13_2_5 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet axi_data_fifo_v2_1_20 modelsim_lib/msim/axi_data_fifo_v2_1_20 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet axi_crossbar_v2_1_22 modelsim_lib/msim/axi_crossbar_v2_1_22 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet axi_protocol_converter_v2_1_21 modelsim_lib/msim/axi_protocol_converter_v2_1_21 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet axi_clock_converter_v2_1_20 modelsim_lib/msim/axi_clock_converter_v2_1_20 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet blk_mem_gen_v8_4_4 modelsim_lib/msim/blk_mem_gen_v8_4_4 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet axi_dwidth_converter_v2_1_21 modelsim_lib/msim/axi_dwidth_converter_v2_1_21 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 23:29:51 on Aug 15,2020
# vlog -incr -sv -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -work xilinx_vip "+incdir+C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_if.sv C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/clk_vip_if.sv C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/rst_vip_if.sv 
# -- Compiling interface axi4stream_vip_axi4streampc
# -- Compiling interface axi_vip_axi4pc
# -- Compiling package xil_common_vip_pkg
# -- Compiling package axi4stream_vip_pkg
# -- Compiling package axi_vip_pkg
# -- Compiling package axi4stream_vip_if_sv_unit
# -- Compiling interface axi4stream_vip_if
# -- Compiling package axi_vip_if_sv_unit
# -- Compiling interface axi_vip_if
# -- Compiling interface clk_vip_if
# -- Compiling interface rst_vip_if
# 
# Top level modules:
# 	--none--
# End time: 23:29:51 on Aug 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 23:29:52 on Aug 15,2020
# vlog -incr -sv -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -work xpm "+incdir+../../../../pynq.srcs/sources_1/bd/pynq/ipshared/ec67/hdl" "+incdir+../../../../pynq.srcs/sources_1/bd/pynq/ipshared/6b56/hdl" "+incdir+C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_cdc_single
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# -- Compiling module xpm_cdc_low_latency_handshake
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 23:29:52 on Aug 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 23:29:52 on Aug 15,2020
# vcom -93 -work xpm C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 23:29:53 on Aug 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 23:29:53 on Aug 15,2020
# vlog -incr -work axi_infrastructure_v1_1_0 "+incdir+../../../../pynq.srcs/sources_1/bd/pynq/ipshared/ec67/hdl" "+incdir+../../../../pynq.srcs/sources_1/bd/pynq/ipshared/6b56/hdl" "+incdir+C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" ../../../../pynq.srcs/sources_1/bd/pynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v 
# -- Compiling module axi_infrastructure_v1_1_0_axi2vector
# -- Compiling module axi_infrastructure_v1_1_0_axic_srl_fifo
# -- Compiling module axi_infrastructure_v1_1_0_vector2axi
# 
# Top level modules:
# 	axi_infrastructure_v1_1_0_axi2vector
# 	axi_infrastructure_v1_1_0_axic_srl_fifo
# 	axi_infrastructure_v1_1_0_vector2axi
# End time: 23:29:53 on Aug 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 23:29:53 on Aug 15,2020
# vlog -incr -sv -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -work axi_vip_v1_1_7 "+incdir+../../../../pynq.srcs/sources_1/bd/pynq/ipshared/ec67/hdl" "+incdir+../../../../pynq.srcs/sources_1/bd/pynq/ipshared/6b56/hdl" "+incdir+C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" ../../../../pynq.srcs/sources_1/bd/pynq/ipshared/ce6c/hdl/axi_vip_v1_1_vl_rfs.sv 
# -- Compiling module axi_vip_v1_1_7_top
# 
# Top level modules:
# 	axi_vip_v1_1_7_top
# End time: 23:29:54 on Aug 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 23:29:54 on Aug 15,2020
# vlog -incr -sv -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -work processing_system7_vip_v1_0_9 "+incdir+../../../../pynq.srcs/sources_1/bd/pynq/ipshared/ec67/hdl" "+incdir+../../../../pynq.srcs/sources_1/bd/pynq/ipshared/6b56/hdl" "+incdir+C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" ../../../../pynq.srcs/sources_1/bd/pynq/ipshared/6b56/hdl/processing_system7_vip_v1_0_vl_rfs.sv 
# -- Compiling module processing_system7_vip_v1_0_9_arb_wr
# -- Compiling module processing_system7_vip_v1_0_9_arb_rd
# -- Compiling module processing_system7_vip_v1_0_9_arb_wr_4
# -- Compiling module processing_system7_vip_v1_0_9_arb_rd_4
# -- Compiling module processing_system7_vip_v1_0_9_arb_hp2_3
# -- Compiling module processing_system7_vip_v1_0_9_arb_hp0_1
# -- Compiling module processing_system7_vip_v1_0_9_ssw_hp
# -- Compiling module processing_system7_vip_v1_0_9_sparse_mem
# -- Compiling module processing_system7_vip_v1_0_9_reg_map
# -- Compiling module processing_system7_vip_v1_0_9_ocm_mem
# -- Compiling module processing_system7_vip_v1_0_9_intr_wr_mem
# -- Compiling module processing_system7_vip_v1_0_9_intr_rd_mem
# -- Compiling module processing_system7_vip_v1_0_9_fmsw_gp
# -- Compiling module processing_system7_vip_v1_0_9_regc
# -- Compiling module processing_system7_vip_v1_0_9_ocmc
# -- Compiling module processing_system7_vip_v1_0_9_interconnect_model
# -- Compiling module processing_system7_vip_v1_0_9_gen_reset
# -- Compiling module processing_system7_vip_v1_0_9_gen_clock
# -- Compiling module processing_system7_vip_v1_0_9_ddrc
# -- Compiling package processing_system7_vip_v1_0_vl_rfs_sv_unit
# -- Compiling module processing_system7_vip_v1_0_9_axi_slave
# -- Compiling module processing_system7_vip_v1_0_9_axi_slave_acp
# -- Compiling module processing_system7_vip_v1_0_9_axi_master
# -- Compiling module processing_system7_vip_v1_0_9_afi_slave
# -- Compiling module processing_system7_vip_v1_0_9
# 
# Top level modules:
# 	processing_system7_vip_v1_0_9_intr_wr_mem
# 	processing_system7_vip_v1_0_9
# End time: 23:29:55 on Aug 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 23:29:55 on Aug 15,2020
# vlog -incr -work xil_defaultlib "+incdir+../../../../pynq.srcs/sources_1/bd/pynq/ipshared/ec67/hdl" "+incdir+../../../../pynq.srcs/sources_1/bd/pynq/ipshared/6b56/hdl" "+incdir+C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" ../../../../pynq.ip_user_files/bd/pynq/ip/pynq_processing_system7_0_0/sim/pynq_processing_system7_0_0.v 
# -- Compiling module pynq_processing_system7_0_0
# 
# Top level modules:
# 	pynq_processing_system7_0_0
# End time: 23:29:55 on Aug 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 23:29:55 on Aug 15,2020
# vcom -93 -work xbip_utils_v3_0_10 ../../../../pynq.srcs/sources_1/bd/pynq/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# ** Error: ../../../../pynq.srcs/sources_1/bd/pynq/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd(79): near "AES128-CBC": Unknown session key in protected region
# ** Error: ../../../../pynq.srcs/sources_1/bd/pynq/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd(80): VHDL Compiler exiting
# End time: 23:29:56 on Aug 15,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/modeltech64_10.4/win64/vcom failed.
# Error in macro ./pynq_wrapper_compile.do line 98
# C:/modeltech64_10.4/win64/vcom failed.
#     while executing
# "vcom  -93 -work xbip_utils_v3_0_10  \
# "../../../../pynq.srcs/sources_1/bd/pynq/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
# "
