question,A,B,C,D,E,answer,explanation
<p>The major advantage of TTL logic circuits over CMOS is lower propagation delay.</p>,True,False,,,,A,
<p>The data sheet for the 74 series of TTL ICs shows that <i>V</i><sub>cc</sub> has a range of 4.5 V to 5.5 V.</p>,True,False,,,,B,
<p>The major advantage of CMOS logic circuits over TTL is very low power consumption.</p>,True,False,,,,A,
<p>The dc noise margins calculated using the proper values from a standard TTL data sheet are the worst-case margins. The typical dc noise margins are usually somewhat higher.</p>,True,False,,,,A,
<p>The noise margin for TTL is 0.8 V.</p>,True,False,,,,B,
<p>The principal advantage of MOS ICs over TTL ICs is their fast operating speed.</p>,True,False,,,,B,
<p>The CMOS series that is pin-compatible with the TTL family is the 4000 series.</p>,True,False,,,,B,
<p>The TTL HIGH level source current is higher than the LOW level sinking current.</p>,True,False,,,,B,
<p>The maximum output voltage recognized as a LOW by a TTL gate is 2.0 V.</p>,True,False,,,,B,
<p>Usually P-MOS and N-MOS circuits are identical with the exception of the voltage polarities.</p>,True,False,,,,A,
"<p>An unused input of a NAND gate can be left unconnected, pulled high by a pull-up resistor and tied together with another input and not change the logic output.</p>",True,False,,,,A,
<p>ECL gates are noted for their high frequency capability and small output voltage swing.</p>,True,False,,,,A,
<p>The logic family with the highest maximum clock frequency is HS-TTL.</p>,True,False,,,,B,
<p>The output current capability for a HIGH output condition is called a source current.</p>,True,False,,,,A,
"<p>The 74XX series TTL operates using saturated switching in which many of the transistors, when conducting, will be in the saturated condition.</p>",True,False,,,,A,
<p>The abbreviated designator for a HIGH input voltage is <i>V</i><sub>IH</sub>.</p>,True,False,,,,A,
<p>A current-sourcing transistor may also be referred to as a pull-down transistor.</p>,True,False,,,,B,
<p>Most TTL gates use the totem-pole output arrangement.</p>,True,False,,,,A,
<p>The fan-out of CMOS gates is frequency dependent.</p>,True,False,,,,A,
<p>The upper transistor of a totem-pole output is OFF when the gate output is low.</p>,True,False,,,,A,
<p>The noise immunity of a logic circuit refers to the circuit's ability to tolerate noise by causing spurious charges in the output voltage.</p>,True,False,,,,B,
"<p>CMOS stands for ""complementary metal-oxide semiconductors"" and the FETs are normally enhancement mode devices.</p>",True,False,,,,A,
<p>A common means for measuring and comparing the overall performance of an IC family is the speed-power product.</p>,True,False,,,,A,
<p>The time it takes for a square wave to go from 10% to 90% of its voltage level is called propagation delay.</p>,True,False,,,,B,
"<p>When the outputs of several standard TTL gates are connected together, the gate outputs produce more fan-out.</p>",True,False,,,,B,
<p>A major drawback in using ECL logic circuits in conjunction with TTL and MOS circuits is its negative supply voltages and logic levels.</p>,True,False,,,,A,
"<p>Due to the extremely low power requirements of CMOS logic circuits, any number of CMOS and TTL gates can be interconnected.</p>",True,False,,,,B,
"<p>The maximum current for a LOW output on a standard TTL gate is 100 <img src=""/_files/images/digital-electronics/digital-systems/mu.gif""/>A.</p>",True,False,,,,B,
<p>Power-supply decoupling uses a radio-frequency capacitor to short out high frequency spikes.</p>,True,False,,,,A,
<p>Integrated injection logic offers high component density and is easier to fabricate than TTL.</p>,True,False,,,,A,
