
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_4.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_4.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file sobol16.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 81 in file
	'sobol16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol16 line 20 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol16 line 49 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 96 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_4.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_4.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_4.sv:109: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Loaded 10 designs.
Current design is 'ireg_border'.
ireg_border wreg sobol16 mul_border acc pe_border ireg_inner mul_inner pe_inner array_4
set current_design array_4
array_4
link

  Linking design 'array_4'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_4                     /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_4.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (9 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_4' with
	the parameters "IWIDTH=16,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH16_OWIDTH24 line 96 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH16_OWIDTH24)
Information: Building the design 'pe_inner' instantiated from design 'array_4' with
	the parameters "IWIDTH=16,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH16_OWIDTH24 line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH16_OWIDTH24)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border_WIDTH16 line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH16)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH16 line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH16)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)
Presto compilation completed successfully. (mul_border_WIDTH16)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH24 line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH24)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH16 line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH16)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[3] en_i[2] en_i[1] en_i[0] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[3][15] ifm[3][14] ifm[3][13] ifm[3][12] ifm[3][11] ifm[3][10] ifm[3][9] ifm[3][8] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][15] ifm[2][14] ifm[2][13] ifm[2][12] ifm[2][11] ifm[2][10] ifm[2][9] ifm[2][8] ifm[2][7] ifm[2][6] ifm[2][5] ifm[2][4] ifm[2][3] ifm[2][2] ifm[2][1] ifm[2][0] ifm[1][15] ifm[1][14] ifm[1][13] ifm[1][12] ifm[1][11] ifm[1][10] ifm[1][9] ifm[1][8] ifm[1][7] ifm[1][6] ifm[1][5] ifm[1][4] ifm[1][3] ifm[1][2] ifm[1][1] ifm[1][0] ifm[0][15] ifm[0][14] ifm[0][13] ifm[0][12] ifm[0][11] ifm[0][10] ifm[0][9] ifm[0][8] ifm[0][7] ifm[0][6] ifm[0][5] ifm[0][4] ifm[0][3] ifm[0][2] ifm[0][1] ifm[0][0] wght_sign[3] wght_sign[2] wght_sign[1] wght_sign[0] wght_abs[3][14] wght_abs[3][13] wght_abs[3][12] ...}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[3] en_i[2] en_i[1] en_i[0] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[3][15] ifm[3][14] ifm[3][13] ifm[3][12] ifm[3][11] ifm[3][10] ifm[3][9] ifm[3][8] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][15] ifm[2][14] ifm[2][13] ifm[2][12] ifm[2][11] ifm[2][10] ifm[2][9] ifm[2][8] ifm[2][7] ifm[2][6] ifm[2][5] ifm[2][4] ifm[2][3] ifm[2][2] ifm[2][1] ifm[2][0] ifm[1][15] ifm[1][14] ifm[1][13] ifm[1][12] ifm[1][11] ifm[1][10] ifm[1][9] ifm[1][8] ifm[1][7] ifm[1][6] ifm[1][5] ifm[1][4] ifm[1][3] ifm[1][2] ifm[1][1] ifm[1][0] ifm[0][15] ifm[0][14] ifm[0][13] ifm[0][12] ifm[0][11] ifm[0][10] ifm[0][9] ifm[0][8] ifm[0][7] ifm[0][6] ifm[0][5] ifm[0][4] ifm[0][3] ifm[0][2] ifm[0][1] ifm[0][0] wght_sign[3] wght_sign[2] wght_sign[1] wght_sign[0] wght_abs[3][14] wght_abs[3][13] wght_abs[3][12] wght_abs[3][11] ...}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_4'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 266 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_4 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH24_0'
  Processing 'mul_inner_WIDTH16_0'
  Processing 'wreg_WIDTH16_0'
  Processing 'ireg_inner_0'
  Processing 'pe_inner_IWIDTH16_OWIDTH24_0'
  Processing 'sobol16_0'
  Processing 'mul_border_WIDTH16_0'
  Processing 'ireg_border_WIDTH16_0'
  Processing 'pe_border_IWIDTH16_OWIDTH24_0'
  Processing 'array_4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH24_1_DW01_add_0'
  Processing 'mul_inner_WIDTH16_1_DW01_cmp2_0'
  Processing 'acc_WIDTH24_2_DW01_add_0_DW01_add_1'
  Processing 'mul_inner_WIDTH16_2_DW01_cmp2_0_DW01_cmp2_1'
  Processing 'acc_WIDTH24_3_DW01_add_0_DW01_add_2'
  Processing 'mul_inner_WIDTH16_3_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'acc_WIDTH24_4_DW01_add_0_DW01_add_3'
  Processing 'mul_border_WIDTH16_1_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'mul_border_WIDTH16_1_DW01_cmp2_1_DW01_cmp2_4'
  Processing 'sobol16_1_DW01_add_0_DW01_add_4'
  Processing 'sobol16_2_DW01_add_0_DW01_add_5'
  Processing 'ireg_border_WIDTH16_1_DW01_sub_0'
  Processing 'acc_WIDTH24_5_DW01_add_0_DW01_add_6'
  Processing 'mul_inner_WIDTH16_4_DW01_cmp2_0_DW01_cmp2_5'
  Processing 'acc_WIDTH24_6_DW01_add_0_DW01_add_7'
  Processing 'mul_inner_WIDTH16_5_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'acc_WIDTH24_7_DW01_add_0_DW01_add_8'
  Processing 'mul_inner_WIDTH16_6_DW01_cmp2_0_DW01_cmp2_7'
  Processing 'acc_WIDTH24_8_DW01_add_0_DW01_add_9'
  Processing 'mul_border_WIDTH16_2_DW01_cmp2_0_DW01_cmp2_8'
  Processing 'mul_border_WIDTH16_2_DW01_cmp2_1_DW01_cmp2_9'
  Processing 'sobol16_3_DW01_add_0_DW01_add_10'
  Processing 'sobol16_4_DW01_add_0_DW01_add_11'
  Processing 'ireg_border_WIDTH16_2_DW01_sub_0_DW01_sub_1'
  Processing 'acc_WIDTH24_9_DW01_add_0_DW01_add_12'
  Processing 'mul_inner_WIDTH16_7_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'acc_WIDTH24_10_DW01_add_0_DW01_add_13'
  Processing 'mul_inner_WIDTH16_8_DW01_cmp2_0_DW01_cmp2_11'
  Processing 'acc_WIDTH24_11_DW01_add_0_DW01_add_14'
  Processing 'mul_inner_WIDTH16_9_DW01_cmp2_0_DW01_cmp2_12'
  Processing 'acc_WIDTH24_12_DW01_add_0_DW01_add_15'
  Processing 'mul_border_WIDTH16_3_DW01_cmp2_0_DW01_cmp2_13'
  Processing 'mul_border_WIDTH16_3_DW01_cmp2_1_DW01_cmp2_14'
  Processing 'sobol16_5_DW01_add_0_DW01_add_16'
  Processing 'sobol16_6_DW01_add_0_DW01_add_17'
  Processing 'ireg_border_WIDTH16_3_DW01_sub_0_DW01_sub_2'
  Processing 'acc_WIDTH24_13_DW01_add_0_DW01_add_18'
  Processing 'mul_inner_WIDTH16_10_DW01_cmp2_0_DW01_cmp2_15'
  Processing 'acc_WIDTH24_14_DW01_add_0_DW01_add_19'
  Processing 'mul_inner_WIDTH16_11_DW01_cmp2_0_DW01_cmp2_16'
  Processing 'acc_WIDTH24_15_DW01_add_0_DW01_add_20'
  Processing 'mul_inner_WIDTH16_0_DW01_cmp2_0_DW01_cmp2_17'
  Processing 'acc_WIDTH24_0_DW01_add_0_DW01_add_21'
  Processing 'mul_border_WIDTH16_0_DW01_cmp2_0_DW01_cmp2_18'
  Processing 'mul_border_WIDTH16_0_DW01_cmp2_1_DW01_cmp2_19'
  Processing 'sobol16_7_DW01_add_0_DW01_add_22'
  Processing 'sobol16_0_DW01_add_0_DW01_add_23'
  Processing 'ireg_border_WIDTH16_0_DW01_sub_0_DW01_sub_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   24778.0      1.33     346.2       0.4                          
    0:00:15   24670.8      1.29     319.0      48.0                          
    0:00:15   24670.8      1.29     319.0      48.0                          
    0:00:15   24667.7      1.29     307.6      44.9                          
    0:00:16   24667.7      1.29     307.6      44.9                          
    0:00:17   22917.4      0.78     111.1       0.1                          
    0:00:17   22885.4      0.77     108.4       0.1                          
    0:00:18   22901.9      0.75      99.0       0.1                          
    0:00:18   22923.5      0.71      86.3       0.1                          
    0:00:18   22920.7      0.65      80.1       0.1                          
    0:00:18   22926.1      0.53      72.8       0.1                          
    0:00:18   22937.5      0.45      65.4       0.1                          
    0:00:19   23013.8      0.45      57.0       0.0                          
    0:00:19   23031.5      0.39      54.2       0.0                          
    0:00:19   23066.1      0.40      52.4       0.0                          
    0:00:19   23081.4      0.38      50.7       0.0                          
    0:00:19   23107.3      0.37      47.4       0.0                          
    0:00:19   23135.7      0.37      44.5       0.0                          
    0:00:19   23155.8      0.37      44.4       0.0                          
    0:00:19   23155.6      0.37      43.7       0.0                          
    0:00:20   23166.2      0.37      44.0       0.0                          
    0:00:20   23176.9      0.37      44.2       0.0                          
    0:00:20   23187.6      0.37      44.5       0.0                          
    0:00:20   23187.6      0.37      44.5       0.0                          
    0:00:20   23187.6      0.37      44.5       0.0                          
    0:00:20   23187.6      0.37      44.5       0.0                          
    0:00:20   23187.6      0.37      44.5       0.0                          
    0:00:20   23187.6      0.37      44.5       0.0                          
    0:00:20   23187.6      0.37      44.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20   23187.6      0.37      44.5       0.0                          
    0:00:20   23195.7      0.36      43.7       0.0 genblk3[3].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:00:20   23216.1      0.34      43.1       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:20   23231.3      0.34      41.8       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   23236.6      0.33      41.4       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   23247.6      0.33      40.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:21   23269.9      0.33      40.0       0.0 genblk3[1].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:00:21   23290.0      0.32      39.5       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   23306.8      0.32      39.3       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   23390.7      0.31      38.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:21   23425.0      0.31      38.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   23434.1      0.31      37.8       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   23451.9      0.31      37.2       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   23468.2      0.31      36.6       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   23476.3      0.30      36.3       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   23500.7      0.30      36.0       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:21   23508.1      0.30      35.8       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   23526.6      0.30      35.2       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   23557.4      0.29      35.1       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   23563.5      0.29      34.7       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:21   23551.8      0.29      34.3       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   23586.6      0.29      34.0       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   23590.4      0.29      33.8       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   23590.9      0.29      33.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:22   23598.5      0.29      33.6       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   23612.3      0.28      33.3       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:22   23621.7      0.28      33.0       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   23628.8      0.28      32.9       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   23659.5      0.28      32.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:22   23670.0      0.28      31.9       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   23673.0      0.28      31.3       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   23675.5      0.27      31.0       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   23687.5      0.27      30.6       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:22   23697.1      0.27      30.0       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   23723.8      0.26      29.5       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   23741.1      0.26      29.1       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   23749.0      0.26      28.6       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23795.2      0.26      28.1       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23798.8      0.25      27.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23836.4      0.25      27.2       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23862.3      0.25      26.9       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23850.1      0.25      26.5       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23872.3      0.25      26.1       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23893.9      0.24      25.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23893.9      0.24      25.3       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:23   23894.9      0.24      25.1       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23919.5      0.24      25.0       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23928.7      0.24      24.9       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:23   23929.7      0.24      24.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:23   23932.0      0.23      24.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:23   23936.8      0.23      24.1       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23940.1      0.23      23.6       0.0 genblk3[2].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:00:23   23943.9      0.23      23.4       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23946.5      0.23      22.6       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23964.3      0.23      22.2       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23986.6      0.22      21.8       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:24   24017.4      0.22      21.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   24045.3      0.22      21.2       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   24055.7      0.22      21.0       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:24   24083.2      0.21      20.0       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:24   24104.0      0.21      19.6       0.0 genblk3[0].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:00:24   24127.9      0.20      18.9       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   24171.9      0.20      18.5       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:24   24213.1      0.20      17.8       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:24   24235.2      0.19      17.0       0.0 genblk3[0].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:00:25   24272.0      0.19      16.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D
    0:00:25   24287.0      0.19      16.1       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:25   24297.4      0.18      16.0       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:25   24321.1      0.18      15.6       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   24327.4      0.18      15.5       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:25   24396.6      0.17      15.2       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:25   24407.2      0.17      15.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:25   24412.1      0.17      14.9       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:25   24421.0      0.17      14.9       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:25   24430.1      0.17      14.8       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   24438.5      0.17      14.7       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:25   24472.8      0.16      14.6       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:26   24478.4      0.16      14.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:26   24455.3      0.16      13.9       0.0                          
    0:00:27   24206.7      0.16      13.9       1.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27   24206.7      0.16      11.3       1.2                          
    0:00:27   24234.2      0.16      11.1       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:27   24253.2      0.16      10.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:27   24260.1      0.16      10.9       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:27   24271.0      0.16      10.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:27   24280.2      0.15      10.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:27   24281.7      0.15      10.4       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:27   24286.0      0.15      10.3       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:27   24311.9      0.15      10.0       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:27   24325.6      0.14       9.6       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:27   24329.7      0.14       9.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:27   24335.8      0.14       9.5       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:27   24351.3      0.14       9.4       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:27   24360.0      0.14       9.3       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:27   24360.5      0.14       9.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:28   24366.3      0.14       9.2       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:00:28   24370.1      0.14       9.1       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:28   24374.2      0.14       9.1       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:28   24374.7      0.14       9.0       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:28   24375.5      0.13       8.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:28   24377.2      0.13       8.8       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:28   24393.0      0.13       8.6       0.0                          
    0:00:28   24405.4      0.13       8.4       0.0                          
    0:00:28   24433.9      0.13       8.3       0.0                          
    0:00:28   24417.9      0.13       8.2       0.0                          
    0:00:28   24429.1      0.13       8.2       0.0                          
    0:00:28   24434.4      0.12       8.1       0.0                          
    0:00:28   24441.5      0.12       8.1       0.0                          
    0:00:28   24443.3      0.12       7.9       0.0                          
    0:00:28   24462.1      0.12       7.9       0.0                          
    0:00:28   24467.7      0.12       7.8       0.0                          
    0:00:29   24471.3      0.12       7.8       0.0                          
    0:00:29   24491.1      0.12       7.8       0.0                          
    0:00:29   24514.7      0.12       7.8       0.0                          
    0:00:29   24517.0      0.12       7.7       0.0                          
    0:00:29   24507.4      0.12       7.7       0.0                          
    0:00:29   24519.1      0.12       7.5       0.0                          
    0:00:29   24557.4      0.12       7.2       0.0                          
    0:00:29   24584.9      0.12       7.2       0.0                          
    0:00:29   24616.9      0.12       6.9       0.0                          
    0:00:29   24620.5      0.12       6.8       0.0                          
    0:00:29   24653.5      0.12       6.4       0.0                          
    0:00:29   24668.7      0.12       6.3       0.0                          
    0:00:29   24676.9      0.12       6.1       0.0                          
    0:00:29   24678.1      0.12       6.0       0.0                          
    0:00:29   24680.9      0.12       5.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:29   24680.9      0.12       5.9       0.0                          
    0:00:29   24680.9      0.12       5.9       0.0                          
    0:00:30   24273.3      0.12       6.0       0.0                          
    0:00:30   24163.8      0.12       6.0       0.0                          
    0:00:30   24161.7      0.12       6.0       0.0                          
    0:00:30   24161.7      0.12       6.0       0.0                          
    0:00:30   24161.7      0.12       6.0       0.0                          
    0:00:30   24165.8      0.14       7.6       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:30   24166.6      0.14       7.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:31   24213.1      0.11       6.3       0.0                          
    0:00:31   24212.8      0.11       6.2       0.0                          
    0:00:31   24215.1      0.11       6.2       0.0                          
    0:00:31   24199.3      0.11       6.1       0.0                          
    0:00:31   24199.6      0.11       6.2       0.0                          
    0:00:31   24199.6      0.11       6.2       0.0                          
    0:00:31   23803.9      0.11       6.2       0.0                          
    0:00:31   23768.8      0.12       6.2       0.0                          
    0:00:31   23768.8      0.12       6.2       0.0                          
    0:00:31   23768.8      0.12       6.2       0.0                          
    0:00:31   23768.8      0.12       6.2       0.0                          
    0:00:31   23768.8      0.12       6.2       0.0                          
    0:00:31   23768.8      0.12       6.2       0.0                          
    0:00:31   23773.6      0.15       6.9       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:31   23792.5      0.11       6.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D
    0:00:31   23808.0      0.11       6.3       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:32   23812.0      0.10       6.2       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:32   23815.6      0.10       6.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:32   23825.7      0.10       6.0       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:32   23831.3      0.10       5.9       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:32   23832.6      0.10       6.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:32   23858.8      0.10       5.7       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:32   23842.0      0.10       5.6       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:32   23841.2      0.10       5.7       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:32   23841.8      0.10       5.7       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:32   23842.3      0.10       5.7       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:32   23856.2      0.10       5.5       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:33   23857.8      0.10       5.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:33   23863.9      0.10       5.3       0.0                          
    0:00:33   23870.2      0.09       5.2       0.0                          
    0:00:33   23880.9      0.09       5.1       0.0                          
    0:00:33   23882.2      0.09       5.0       0.0                          
    0:00:33   23888.8      0.09       5.0       0.0                          
    0:00:33   23893.3      0.09       5.0       0.0                          
    0:00:33   23905.8      0.09       4.9       0.0                          
    0:00:33   23913.9      0.09       4.9       0.0                          
    0:00:33   23915.0      0.09       4.8       0.0                          
    0:00:33   23916.2      0.08       4.8       0.0                          
    0:00:33   23915.5      0.08       4.8       0.0                          
    0:00:33   23915.5      0.08       4.8       0.0                          
    0:00:33   23965.0      0.08       4.7       0.0                          
    0:00:33   23964.8      0.08       4.7       0.0                          
    0:00:33   23976.2      0.08       4.5       0.0                          
    0:00:33   23992.2      0.08       4.4       0.0                          
    0:00:33   23997.3      0.08       4.4       0.0                          
    0:00:34   24027.8      0.08       4.2       0.0                          
    0:00:34   24027.8      0.08       4.2       0.0                          
    0:00:34   24031.1      0.08       4.1       0.0                          
    0:00:34   24035.2      0.08       4.1       0.0                          
    0:00:34   24032.1      0.08       4.0       0.0                          
    0:00:34   24059.3      0.08       3.8       0.0                          
    0:00:34   24061.6      0.08       3.8       0.0                          
    0:00:34   24063.9      0.08       3.8       0.0                          
    0:00:34   24100.5      0.08       3.7       0.0                          
    0:00:34   24101.2      0.08       3.7       0.0                          
    0:00:34   24105.1      0.08       3.6       0.0                          
    0:00:34   24107.8      0.08       3.6       0.0                          
    0:00:34   24107.8      0.08       3.6       0.0                          
    0:00:34   24109.9      0.08       3.5       0.0                          
    0:00:34   24120.3      0.08       3.5       0.0                          
    0:00:34   24132.0      0.08       3.4       0.0                          
    0:00:34   24134.5      0.08       3.4       0.0                          
    0:00:35   24181.8      0.08       3.2       0.0                          
    0:00:35   24194.0      0.08       3.2       0.0                          
    0:00:35   24216.4      0.08       3.1       0.0                          
    0:00:35   24288.3      0.08       2.7       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:35   24302.3      0.07       2.6       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:35   24307.9      0.07       2.5       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D
    0:00:35   24318.8      0.06       2.5       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D
    0:00:35   24322.3      0.06       2.5       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D
    0:00:35   24323.6      0.06       2.5       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D
    0:00:35   24329.7      0.06       2.4       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:35   24362.8      0.06       2.4       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:35   24392.5      0.06       2.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:35   24419.4      0.06       2.4       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:35   24448.1      0.06       2.5       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:35   24459.6      0.06       2.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:36   24462.4      0.05       2.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:36   24487.5      0.05       2.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:36   24501.8      0.05       2.3       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:36   24517.3      0.05       2.0       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:36   24517.3      0.05       2.0       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:36   24520.8      0.05       1.9       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:36   24525.7      0.05       1.9       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:36   24532.3      0.05       1.9       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:36   24554.6      0.05       1.7       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:36   24560.0      0.05       1.7       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:36   24572.9      0.05       1.7       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:36   24588.7      0.04       1.7       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:36   24603.9      0.04       1.7       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:36   24612.1      0.04       1.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:36   24632.9      0.04       1.6       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:36   24642.6      0.04       1.6       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:37   24650.2      0.04       1.5       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:37   24654.3      0.04       1.5       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:37   24659.1      0.04       1.4       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:37   24668.7      0.04       1.4       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:37   24698.2      0.04       1.4       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:37   24710.9      0.03       1.4       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:37   24714.5      0.03       1.3       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:37   24737.4      0.03       1.3       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:37   24721.1      0.03       1.3       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:37   24720.6      0.03       1.3       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:37   24742.7      0.03       1.2       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:37   24754.4      0.03       1.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D
    0:00:37   24749.1      0.03       1.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:37   24759.0      0.03       1.1       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:37   24763.3      0.03       1.1       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:38   24791.2      0.02       1.0       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:38   24797.1      0.02       1.0       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D
    0:00:38   24803.7      0.02       1.0       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[7]/D
    0:00:38   24803.7      0.02       1.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   24803.7      0.02       1.0       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:38   24806.0      0.02       1.0       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   24806.0      0.02       1.0       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   24809.0      0.02       0.9       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   24812.6      0.02       0.9       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:38   24814.1      0.02       0.9       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[7]/D
    0:00:38   24814.4      0.02       0.9       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   24816.9      0.02       0.9       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:38   24818.4      0.02       0.8       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   24821.2      0.02       0.8       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   24821.5      0.02       0.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:39   24821.2      0.02       0.8       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_4' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 11:48:37 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     44
    Unconnected ports (LINT-28)                                    44

Cells                                                             120
    Connected to power or ground (LINT-32)                        116
    Nets connected to multiple pins on same cell (LINT-33)          4
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH16_0', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_1', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_2', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_3', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_4', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_5', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_6', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_7', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_9', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_10', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_11', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_0', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH24_0', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_1', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_2', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_3', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH24_1', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_2', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_3', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_4', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_5', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_6', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_7', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_8', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_9', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_10', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_11', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_12', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_13', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_14', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_15', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'array_4' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 102 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_4 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_4'
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:50   24927.5      0.74      75.4       1.4                                0.00  
    0:00:50   24901.0      0.73      72.7       1.4                                0.00  
    0:00:50   24901.0      0.73      72.7       1.4                                0.00  
    0:00:50   24901.0      0.73      72.7       1.4                                0.00  
    0:00:50   24901.0      0.73      72.7       1.4                                0.00  
    0:00:52   23171.6      0.71      56.1       1.2                                0.00  
    0:00:52   23136.5      0.70      54.9       1.2                                0.00  
    0:00:52   23147.2      0.63      49.2       1.2                                0.00  
    0:00:52   23157.1      0.57      47.0       1.2                                0.00  
    0:00:53   23171.1      0.56      45.6       1.2                                0.00  
    0:00:53   23174.4      0.56      44.6       1.2                                0.00  
    0:00:53   23191.4      0.56      42.6       1.2                                0.00  
    0:00:53   23188.4      0.56      42.1       1.2                                0.00  
    0:00:53   23196.2      0.56      41.5       1.2                                0.00  
    0:00:53   23196.2      0.56      41.5       1.2                                0.00  
    0:00:53   23196.2      0.56      41.5       1.2                                0.00  
    0:00:53   23203.1      0.56      41.5       0.5                                0.00  
    0:00:53   23207.2      0.56      41.3       0.3                                0.00  
    0:00:53   23210.2      0.56      40.9       0.1                                0.00  
    0:00:53   23210.2      0.56      40.9       0.1                                0.00  
    0:00:53   23210.2      0.56      40.9       0.1                                0.00  
    0:00:53   23210.2      0.56      40.9       0.1                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:53   23210.2      0.56      40.9       0.1                                0.00  
    0:00:54   23257.0      0.48      39.8       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:54   23265.4      0.47      39.9       0.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23284.2      0.46      39.3       0.1 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23297.1      0.46      39.0       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:54   23304.5      0.45      38.9       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:54   23324.3      0.45      38.0       0.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23353.5      0.44      36.7       0.1 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23374.6      0.44      36.1       0.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23399.8      0.43      35.7       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:54   23420.6      0.42      34.9       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23429.5      0.42      34.6       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23441.7      0.41      34.4       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23471.0      0.41      34.1       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23474.3      0.40      33.7       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[20]/D      0.00  
    0:00:55   23490.3      0.40      33.2       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23518.2      0.40      32.8       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23533.2      0.39      32.4       0.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23526.4      0.39      32.0       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23540.1      0.38      32.0       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[20]/D      0.00  
    0:00:55   23555.3      0.37      31.1       0.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23566.0      0.37      30.5       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23586.6      0.36      29.9       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[20]/D      0.00  
    0:00:55   23609.5      0.36      29.3       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23634.6      0.36      29.1       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:55   23633.9      0.35      28.9       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23652.4      0.35      27.5       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[20]/D      0.00  
    0:00:56   23671.0      0.34      27.7       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23686.2      0.34      27.7       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23706.6      0.34      27.6       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23731.2      0.33      27.0       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23753.6      0.32      25.9       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23755.1      0.32      25.3       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23757.4      0.32      25.3       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23760.4      0.32      25.1       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23776.4      0.31      24.4       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[20]/D      0.00  
    0:00:56   23804.9      0.31      24.1       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23812.8      0.30      23.4       0.3 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[20]/D      0.00  
    0:00:57   23823.0      0.29      21.9       0.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23835.4      0.29      21.6       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:57   23846.1      0.28      20.9       0.3 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23848.1      0.28      20.8       0.3 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23873.3      0.28      20.6       0.3 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23881.7      0.27      20.4       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:57   23893.6      0.27      20.4       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:57   23917.5      0.27      20.1       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23921.8      0.27      19.9       0.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23933.0      0.26      19.9       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23942.4      0.26      19.6       0.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   23949.5      0.26      19.4       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   23965.8      0.26      19.2       0.3 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   23989.4      0.25      18.8       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   23990.7      0.25      18.6       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   23999.6      0.25      18.4       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   24016.9      0.24      18.0       0.3 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   24028.8      0.24      17.8       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:58   24035.9      0.24      17.6       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:58   24044.3      0.24      17.2       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   24040.0      0.24      17.3       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   24052.4      0.23      17.2       0.3 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   24069.7      0.23      17.2       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   24074.0      0.23      17.3       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   24096.7      0.23      16.8       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   24102.8      0.23      16.6       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   24127.4      0.22      16.2       0.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   24133.8      0.22      16.2       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   24144.7      0.22      16.2       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   24152.1      0.22      16.2       0.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   24177.0      0.22      15.9       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[20]/D      0.00  
    0:00:59   24194.5      0.22      15.4       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:59   24215.1      0.21      15.2       0.3 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:00:59   24217.9      0.21      15.2       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   24216.9      0.21      15.2       0.3 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   24217.1      0.21      14.9       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   24243.6      0.20      14.7       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:00:59   24250.9      0.20      14.2       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   24258.0      0.20      14.1       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   24272.3      0.19      14.0       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   24279.6      0.19      13.2       0.3 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:00   24303.3      0.19      13.1       0.3                                0.00  
    0:01:00   24308.9      0.19      12.7       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:00   24320.6      0.19      12.7       0.3 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:01   24330.0      0.19      12.5       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:01   24339.1      0.18      12.4       0.3 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:01   24366.6      0.18      12.2       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   24370.6      0.18      12.1       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:01   24369.9      0.18      11.7       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:01   24375.0      0.18      11.6       0.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:01   24377.5      0.18      11.6       0.3 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:01   24382.3      0.18      11.5       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:01   24383.3      0.18      11.4       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   24382.3      0.17      11.4       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   24395.0      0.17      11.5       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:01   24401.9      0.17      11.2       0.3 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[20]/D      0.00  
    0:01:01   24398.8      0.17      11.1       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:02   24400.6      0.17      11.0       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:02   24404.4      0.17      10.7       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:02   24403.7      0.17      10.7       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:02   24415.9      0.16      10.6       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:02   24419.9      0.16      10.5       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:02   24432.1      0.16      10.5       0.3 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:02   24431.4      0.16      10.4       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:02   24426.5      0.16      10.1       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:02   24424.8      0.16      10.1       0.3 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:02   24433.7      0.16       9.8       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:02   24434.7      0.16       9.8       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:02   24446.4      0.16       9.8       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:02   24456.8      0.15       9.7       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:03   24464.4      0.15       9.6       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:03   24467.0      0.15       9.6       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:03   24469.0      0.15       9.6       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:03   24475.1      0.15       9.7       0.3                                0.00  
    0:01:04   24494.4      0.15       9.6       0.3                                0.00  
    0:01:04   24487.5      0.15       9.6       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:04   24491.1      0.15       9.6       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:04   24491.3      0.15       9.5       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:04   24497.4      0.15       9.2       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:04   24514.0      0.15       8.9       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:04   24531.5      0.15       8.6       0.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:04   24528.7      0.14       8.6       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:04   24539.6      0.14       8.4       0.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:04   24553.4      0.14       8.4       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:04   24567.3      0.14       8.3       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:05   24574.2      0.14       8.2       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:05   24571.4      0.14       8.2       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:06   24587.7      0.14       7.7       0.3                                0.00  
    0:01:06   24598.1      0.13       7.6       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:06   24599.1      0.13       7.3       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:06   24617.4      0.13       7.1       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:06   24626.0      0.13       6.3       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:06   24631.9      0.13       6.3       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:06   24639.5      0.12       6.0       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:06   24657.1      0.12       5.8       0.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:06   24677.9      0.12       5.6       0.3 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:06   24683.2      0.11       5.5       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:06   24684.0      0.11       5.5       0.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:07   24690.3      0.11       5.5       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:07   24689.1      0.11       5.4       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:07   24706.1      0.11       5.2       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:07   24727.2      0.11       5.0       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:07   24735.6      0.10       4.7       0.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:07   24736.6      0.10       4.7       0.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:07   24744.5      0.10       4.6       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:07   24751.1      0.09       4.5       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:07   24757.7      0.09       4.2       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:07   24774.5      0.09       4.2       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:07   24790.2      0.09       4.0       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:07   24803.2      0.09       3.8       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:07   24809.0      0.09       3.8       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:07   24837.7      0.09       3.7       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:08   24845.1      0.08       3.7       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:08   24847.7      0.08       3.6       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:08   24854.0      0.08       3.6       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:08   24854.0      0.08       3.6       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:08   24856.0      0.08       3.6       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:08   24848.9      0.08       3.4       0.2                                0.00  
    0:01:08   24869.8      0.08       3.3       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   24879.9      0.08       3.1       0.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   24897.7      0.07       2.9       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   24913.0      0.07       2.8       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:09   24913.0      0.07       2.8       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   24915.5      0.07       2.7       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   24922.4      0.07       2.7       0.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   24922.4      0.07       2.7       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   24929.5      0.07       2.6       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:09   24935.6      0.07       2.6       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:09   24947.0      0.07       2.6       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   24959.2      0.06       2.6       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   24958.7      0.06       2.4       0.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   24972.7      0.06       2.3       0.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   24974.2      0.06       2.3       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:10   24975.0      0.06       2.3       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:10   24970.7      0.06       2.2       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:10   24970.7      0.06       2.2       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:10   24976.8      0.06       2.1       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:10   24983.4      0.06       2.1       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:10   25016.2      0.06       2.0       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:10   25020.7      0.05       2.0       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:10   25020.5      0.05       2.0       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:10   25015.9      0.05       1.9       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:10   25037.3      0.05       2.0       0.2                                0.00  
    0:01:10   25037.3      0.05       2.0       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:11   25037.0      0.05       2.0       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:11   25037.0      0.05       2.0       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:11   25037.0      0.05       2.0       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:13   25045.4      0.05       1.9       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:14   25034.7      0.05       1.6       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D      0.00  
    0:01:14   25056.3      0.05       1.6       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:14   25060.9      0.04       1.5       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:14   25060.4      0.04       1.5       0.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:15   25063.4      0.04       1.5       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:15   25068.3      0.04       1.4       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:15   25073.8      0.04       1.4       0.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:15   25075.9      0.04       1.4       0.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:15   25086.3      0.04       1.3       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:15   25087.8      0.04       1.3       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:15   25091.4      0.04       1.3       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:15   25091.1      0.04       1.3       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:16   25116.3      0.04       1.3       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:16   25139.2      0.04       1.2       0.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:16   25127.5      0.04       1.2       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:16   25130.3      0.04       1.2       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:16   25143.0      0.04       1.1       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:01:16   25141.7      0.04       1.1       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:17   25144.8      0.04       1.1       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:17   25147.5      0.04       1.1       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D      0.00  
    0:01:17   25151.1      0.03       1.1       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:17   25152.6      0.03       1.1       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:01:17   25157.0      0.03       1.1       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:18   25158.5      0.03       1.0       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:18   25158.5      0.03       1.0       0.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:18   25187.2      0.03       1.0       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:01:18   25217.7      0.03       0.9       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:01:18   25222.5      0.03       0.9       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:19   25224.6      0.03       0.9       0.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:19   25234.7      0.03       0.8       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:19   25234.5      0.03       0.8       0.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:19   25236.5      0.03       0.8       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:19   25238.3      0.03       0.8       0.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:19   25237.0      0.03       0.8       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:19   25238.5      0.03       0.8       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D      0.00  
    0:01:19   25261.4      0.03       0.8       0.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:20   25263.2      0.03       0.8       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:20   25264.5      0.03       0.8       0.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:20   25264.5      0.03       0.8       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:20   25264.7      0.03       0.8       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:20   25275.1      0.03       0.7       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:20   25276.4      0.03       0.7       0.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:20   25281.5      0.03       0.7       0.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:20   25286.3      0.03       0.7       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:20   25286.3      0.03       0.7       0.2                                0.00  
    0:01:21   24911.4      0.03       0.7       2.2                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:21   24911.4      0.03       0.7       2.2                               -0.11  
    0:01:22   24919.6      0.03       0.6       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:22   24923.6      0.03       0.6       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:22   24919.8      0.03       0.6       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:22   24925.7      0.02       0.6       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:22   24927.0      0.02       0.5       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:22   24928.7      0.02       0.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:22   24923.6      0.02       0.4       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:22   24945.8      0.02       0.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:22   24950.3      0.02       0.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:22   24936.6      0.02       0.4       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:22   24936.6      0.02       0.4       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[19]/D     -0.11  
    0:01:22   24935.1      0.02       0.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:22   24933.1      0.02       0.4       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:23   24932.8      0.02       0.4       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:23   24932.5      0.02       0.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:23   24933.6      0.02       0.3       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:23   24932.8      0.02       0.3       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:23   24933.1      0.02       0.3       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:23   24933.1      0.02       0.3       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:23   24932.8      0.01       0.3       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:23   24932.8      0.01       0.3       0.0 net81258                      -0.11  
    0:01:24   24932.5      0.01       0.3       0.0                               -0.11  
    0:01:24   24932.5      0.01       0.3       0.0                               -0.11  
    0:01:24   24931.3      0.01       0.3       0.0                               -0.11  
    0:01:24   24931.8      0.01       0.3       0.0                               -0.11  
    0:01:24   24930.3      0.01       0.3       0.0                               -0.11  
    0:01:24   24928.7      0.01       0.2       0.0                               -0.11  
    0:01:24   24923.9      0.01       0.2       0.0                               -0.11  
    0:01:24   24913.2      0.01       0.2       0.0                               -0.11  
    0:01:24   24923.6      0.01       0.2       0.0                               -0.11  
    0:01:24   24922.4      0.01       0.2       0.0                               -0.11  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:24   24922.4      0.01       0.2       0.0                               -0.11  
    0:01:24   24922.4      0.01       0.2       0.0                               -0.11  
    0:01:25   23790.9      0.02       0.3       0.0                               -0.11  
    0:01:25   23551.8      0.03       0.4       0.0                               -0.11  
    0:01:25   23503.2      0.03       0.4       0.0                               -0.11  
    0:01:25   23486.7      0.03       0.4       0.0                               -0.11  
    0:01:25   23469.4      0.03       0.4       0.0                               -0.11  
    0:01:25   23469.4      0.03       0.4       0.0                               -0.11  
    0:01:26   23472.0      0.02       0.4       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:26   23465.4      0.02       0.3       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:26   23462.8      0.02       0.3       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:26   23464.4      0.02       0.3       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:26   23464.1      0.01       0.3       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:27   23463.3      0.01       0.3       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:27   23463.1      0.01       0.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[20]/D     -0.11  
    0:01:27   23463.1      0.01       0.3       0.0                               -0.11  
    0:01:27   23463.1      0.01       0.3       0.0                               -0.11  
    0:01:27   23182.3      0.02       0.3       0.0                               -0.11  
    0:01:27   23111.9      0.04       0.4       0.1                               -0.11  
    0:01:27   23104.5      0.04       0.4       0.1                               -0.11  
    0:01:27   23104.5      0.04       0.4       0.1                               -0.11  
    0:01:27   23104.5      0.04       0.4       0.1                               -0.11  
    0:01:27   23104.5      0.04       0.4       0.1                               -0.11  
    0:01:27   23104.5      0.04       0.4       0.1                               -0.11  
    0:01:27   23104.5      0.04       0.4       0.1                               -0.11  
    0:01:28   23106.3      0.04       0.4       0.1 net77376                      -0.11  
    0:01:28   23109.6      0.03       0.4       0.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:28   23114.9      0.02       0.4       0.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:28   23116.7      0.02       0.4       0.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:28   23118.7      0.02       0.4       0.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:28   23131.2      0.02       0.3       0.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:28   23130.7      0.02       0.3       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:29   23128.6      0.02       0.3       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:29   23128.9      0.02       0.3       0.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:29   23133.7      0.02       0.3       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:30   23230.0      0.02       0.3       0.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:30   23239.9      0.01       0.2       0.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:30   23261.8      0.01       0.2       0.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D     -0.11  
    0:01:30   23260.5      0.01       0.2       0.1                               -0.11  
    0:01:30   23266.6      0.01       0.2       0.1                                0.00  
    0:01:30   23265.1      0.01       0.2       0.0                                0.00  
    0:01:30   23265.9      0.03       0.3       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[19]/D      0.00  
    0:01:30   23265.1      0.02       0.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:31   23265.1      0.01       0.2       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_4' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_4_area.txt
report_power > array_4_power.txt
report_timing -delay min > array_4_min_delay.txt
report_timing -delay max > array_4_max_delay.txt
#### write out final netlist ######
write -format verilog array_4 -output array_4.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_4.vg'.
1
exit
Memory usage for this session 189 Mbytes.
Memory usage for this session including child processes 189 Mbytes.
CPU usage for this session 91 seconds ( 0.03 hours ).
Elapsed time for this session 94 seconds ( 0.03 hours ).

Thank you...
