
STM32_RTOS_QUEUE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800384c  0800384c  0000484c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038b8  080038b8  00005058  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080038b8  080038b8  000048b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038c0  080038c0  00005058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038c0  080038c0  000048c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080038c4  080038c4  000048c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000058  20000000  080038c8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ebc  20000058  08003920  00005058  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002f14  08003920  00005f14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005058  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b31c  00000000  00000000  00005088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c08  00000000  00000000  000103a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a48  00000000  00000000  00011fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007c4  00000000  00000000  000129f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002a34  00000000  00000000  000131bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009f80  00000000  00000000  00015bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec8df  00000000  00000000  0001fb70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010c44f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e98  00000000  00000000  0010c494  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0010f32c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000058 	.word	0x20000058
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003834 	.word	0x08003834

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000005c 	.word	0x2000005c
 80001cc:	08003834 	.word	0x08003834

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
void ReceiverTask(void *pvParameters);
static void SysTick_Handler(void);


int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af02      	add	r7, sp, #8
    UART2_Init();
 8000276:	f000 f873 	bl	8000360 <UART2_Init>

    /* Create Queue
       Length = 5
       Item size = uint32_t
    */
    myQueue = xQueueCreate(5, sizeof(uint32_t));
 800027a:	2200      	movs	r2, #0
 800027c:	2104      	movs	r1, #4
 800027e:	2005      	movs	r0, #5
 8000280:	f000 fb49 	bl	8000916 <xQueueGenericCreate>
 8000284:	4603      	mov	r3, r0
 8000286:	4a11      	ldr	r2, [pc, #68]	@ (80002cc <main+0x5c>)
 8000288:	6013      	str	r3, [r2, #0]

    if(myQueue == NULL)
 800028a:	4b10      	ldr	r3, [pc, #64]	@ (80002cc <main+0x5c>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	2b00      	cmp	r3, #0
 8000290:	d101      	bne.n	8000296 <main+0x26>
    {
        while(1); // Queue creation failed
 8000292:	bf00      	nop
 8000294:	e7fd      	b.n	8000292 <main+0x22>
    }

    /* Create Tasks */
    xTaskCreate(SenderTask, "Sender", 512, NULL, 1, NULL);
 8000296:	2300      	movs	r3, #0
 8000298:	9301      	str	r3, [sp, #4]
 800029a:	2301      	movs	r3, #1
 800029c:	9300      	str	r3, [sp, #0]
 800029e:	2300      	movs	r3, #0
 80002a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002a4:	490a      	ldr	r1, [pc, #40]	@ (80002d0 <main+0x60>)
 80002a6:	480b      	ldr	r0, [pc, #44]	@ (80002d4 <main+0x64>)
 80002a8:	f000 ffe4 	bl	8001274 <xTaskCreate>
    xTaskCreate(ReceiverTask, "Receiver", 512, NULL, 1, NULL);
 80002ac:	2300      	movs	r3, #0
 80002ae:	9301      	str	r3, [sp, #4]
 80002b0:	2301      	movs	r3, #1
 80002b2:	9300      	str	r3, [sp, #0]
 80002b4:	2300      	movs	r3, #0
 80002b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002ba:	4907      	ldr	r1, [pc, #28]	@ (80002d8 <main+0x68>)
 80002bc:	4807      	ldr	r0, [pc, #28]	@ (80002dc <main+0x6c>)
 80002be:	f000 ffd9 	bl	8001274 <xTaskCreate>

    /* Start Scheduler */
    vTaskStartScheduler();
 80002c2:	f001 f953 	bl	800156c <vTaskStartScheduler>

    while(1);
 80002c6:	bf00      	nop
 80002c8:	e7fd      	b.n	80002c6 <main+0x56>
 80002ca:	bf00      	nop
 80002cc:	20000074 	.word	0x20000074
 80002d0:	0800384c 	.word	0x0800384c
 80002d4:	080002e1 	.word	0x080002e1
 80002d8:	08003854 	.word	0x08003854
 80002dc:	08000319 	.word	0x08000319

080002e0 <SenderTask>:
}

void SenderTask(void *pvParameters)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b084      	sub	sp, #16
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
    uint8_t counter = 0;
 80002e8:	2300      	movs	r3, #0
 80002ea:	73fb      	strb	r3, [r7, #15]

    while(1)
    {
        counter++;
 80002ec:	7bfb      	ldrb	r3, [r7, #15]
 80002ee:	3301      	adds	r3, #1
 80002f0:	b2db      	uxtb	r3, r3
 80002f2:	73fb      	strb	r3, [r7, #15]

        /* Send to Queue */
        xQueueSend(myQueue, &counter, portMAX_DELAY);
 80002f4:	4b07      	ldr	r3, [pc, #28]	@ (8000314 <SenderTask+0x34>)
 80002f6:	6818      	ldr	r0, [r3, #0]
 80002f8:	f107 010f 	add.w	r1, r7, #15
 80002fc:	2300      	movs	r3, #0
 80002fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000302:	f000 fb67 	bl	80009d4 <xQueueGenericSend>

        vTaskDelay(pdMS_TO_TICKS(1000));
 8000306:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800030a:	f001 f8f9 	bl	8001500 <vTaskDelay>
        counter++;
 800030e:	bf00      	nop
 8000310:	e7ec      	b.n	80002ec <SenderTask+0xc>
 8000312:	bf00      	nop
 8000314:	20000074 	.word	0x20000074

08000318 <ReceiverTask>:
    }
}

void ReceiverTask(void *pvParameters)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b090      	sub	sp, #64	@ 0x40
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
    uint8_t receivedValue;
    char msg[50];

    while(1)
    {
        if(xQueueReceive(myQueue, &receivedValue, portMAX_DELAY) == pdTRUE)
 8000320:	4b0d      	ldr	r3, [pc, #52]	@ (8000358 <ReceiverTask+0x40>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	f107 013f 	add.w	r1, r7, #63	@ 0x3f
 8000328:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800032c:	4618      	mov	r0, r3
 800032e:	f000 fcf1 	bl	8000d14 <xQueueReceive>
 8000332:	4603      	mov	r3, r0
 8000334:	2b01      	cmp	r3, #1
 8000336:	d1f3      	bne.n	8000320 <ReceiverTask+0x8>
        {
            sprintf(msg, "Received: %u\r\n", receivedValue);
 8000338:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800033c:	461a      	mov	r2, r3
 800033e:	f107 030c 	add.w	r3, r7, #12
 8000342:	4906      	ldr	r1, [pc, #24]	@ (800035c <ReceiverTask+0x44>)
 8000344:	4618      	mov	r0, r3
 8000346:	f002 fdd5 	bl	8002ef4 <siprintf>
            UART_SendString(msg);
 800034a:	f107 030c 	add.w	r3, r7, #12
 800034e:	4618      	mov	r0, r3
 8000350:	f000 f844 	bl	80003dc <UART_SendString>
        if(xQueueReceive(myQueue, &receivedValue, portMAX_DELAY) == pdTRUE)
 8000354:	e7e4      	b.n	8000320 <ReceiverTask+0x8>
 8000356:	bf00      	nop
 8000358:	20000074 	.word	0x20000074
 800035c:	08003860 	.word	0x08003860

08000360 <UART2_Init>:
        }
    }
}

void UART2_Init(void)
{
 8000360:	b480      	push	{r7}
 8000362:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000364:	4b1b      	ldr	r3, [pc, #108]	@ (80003d4 <UART2_Init+0x74>)
 8000366:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000368:	4a1a      	ldr	r2, [pc, #104]	@ (80003d4 <UART2_Init+0x74>)
 800036a:	f043 0301 	orr.w	r3, r3, #1
 800036e:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;
 8000370:	4b18      	ldr	r3, [pc, #96]	@ (80003d4 <UART2_Init+0x74>)
 8000372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000374:	4a17      	ldr	r2, [pc, #92]	@ (80003d4 <UART2_Init+0x74>)
 8000376:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800037a:	6593      	str	r3, [r2, #88]	@ 0x58

    /* PA2 -> Alternate Function */
    GPIOA->MODER &= ~(3 << (2*2));
 800037c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000386:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800038a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (2 << (2*2));
 800038c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000396:	f043 0320 	orr.w	r3, r3, #32
 800039a:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] |= (7 << (4*2)); // AF7 USART2
 800039c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003a0:	6a1b      	ldr	r3, [r3, #32]
 80003a2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80003a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80003aa:	6213      	str	r3, [r2, #32]

    USART2->BRR = 4000000 / 115200; // 4 MHz clock
 80003ac:	4b0a      	ldr	r3, [pc, #40]	@ (80003d8 <UART2_Init+0x78>)
 80003ae:	2222      	movs	r2, #34	@ 0x22
 80003b0:	60da      	str	r2, [r3, #12]
    USART2->CR1 |= USART_CR1_TE;
 80003b2:	4b09      	ldr	r3, [pc, #36]	@ (80003d8 <UART2_Init+0x78>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4a08      	ldr	r2, [pc, #32]	@ (80003d8 <UART2_Init+0x78>)
 80003b8:	f043 0308 	orr.w	r3, r3, #8
 80003bc:	6013      	str	r3, [r2, #0]
    USART2->CR1 |= USART_CR1_UE;
 80003be:	4b06      	ldr	r3, [pc, #24]	@ (80003d8 <UART2_Init+0x78>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	4a05      	ldr	r2, [pc, #20]	@ (80003d8 <UART2_Init+0x78>)
 80003c4:	f043 0301 	orr.w	r3, r3, #1
 80003c8:	6013      	str	r3, [r2, #0]
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	40021000 	.word	0x40021000
 80003d8:	40004400 	.word	0x40004400

080003dc <UART_SendString>:

void UART_SendString(char *str)
{
 80003dc:	b480      	push	{r7}
 80003de:	b083      	sub	sp, #12
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
    while(*str)
 80003e4:	e00c      	b.n	8000400 <UART_SendString+0x24>
    {
        while(!(USART2->ISR & USART_ISR_TXE));
 80003e6:	bf00      	nop
 80003e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000418 <UART_SendString+0x3c>)
 80003ea:	69db      	ldr	r3, [r3, #28]
 80003ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d0f9      	beq.n	80003e8 <UART_SendString+0xc>
        USART2->TDR = *str++;
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	1c5a      	adds	r2, r3, #1
 80003f8:	607a      	str	r2, [r7, #4]
 80003fa:	781a      	ldrb	r2, [r3, #0]
 80003fc:	4b06      	ldr	r3, [pc, #24]	@ (8000418 <UART_SendString+0x3c>)
 80003fe:	629a      	str	r2, [r3, #40]	@ 0x28
    while(*str)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d1ee      	bne.n	80003e6 <UART_SendString+0xa>
    }
}
 8000408:	bf00      	nop
 800040a:	bf00      	nop
 800040c:	370c      	adds	r7, #12
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	40004400 	.word	0x40004400

0800041c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000420:	bf00      	nop
 8000422:	e7fd      	b.n	8000420 <NMI_Handler+0x4>

08000424 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000428:	bf00      	nop
 800042a:	e7fd      	b.n	8000428 <HardFault_Handler+0x4>

0800042c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000430:	bf00      	nop
 8000432:	e7fd      	b.n	8000430 <MemManage_Handler+0x4>

08000434 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000438:	bf00      	nop
 800043a:	e7fd      	b.n	8000438 <BusFault_Handler+0x4>

0800043c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000440:	bf00      	nop
 8000442:	e7fd      	b.n	8000440 <UsageFault_Handler+0x4>

08000444 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000448:	bf00      	nop
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr

08000452 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000452:	b580      	push	{r7, lr}
 8000454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000456:	f000 f87b 	bl	8000550 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800045a:	f001 fcd5 	bl	8001e08 <xTaskGetSchedulerState>
 800045e:	4603      	mov	r3, r0
 8000460:	2b01      	cmp	r3, #1
 8000462:	d001      	beq.n	8000468 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000464:	f002 fad0 	bl	8002a08 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}

0800046c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b086      	sub	sp, #24
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000474:	4a14      	ldr	r2, [pc, #80]	@ (80004c8 <_sbrk+0x5c>)
 8000476:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <_sbrk+0x60>)
 8000478:	1ad3      	subs	r3, r2, r3
 800047a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800047c:	697b      	ldr	r3, [r7, #20]
 800047e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000480:	4b13      	ldr	r3, [pc, #76]	@ (80004d0 <_sbrk+0x64>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	2b00      	cmp	r3, #0
 8000486:	d102      	bne.n	800048e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000488:	4b11      	ldr	r3, [pc, #68]	@ (80004d0 <_sbrk+0x64>)
 800048a:	4a12      	ldr	r2, [pc, #72]	@ (80004d4 <_sbrk+0x68>)
 800048c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800048e:	4b10      	ldr	r3, [pc, #64]	@ (80004d0 <_sbrk+0x64>)
 8000490:	681a      	ldr	r2, [r3, #0]
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	4413      	add	r3, r2
 8000496:	693a      	ldr	r2, [r7, #16]
 8000498:	429a      	cmp	r2, r3
 800049a:	d207      	bcs.n	80004ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800049c:	f002 fd54 	bl	8002f48 <__errno>
 80004a0:	4603      	mov	r3, r0
 80004a2:	220c      	movs	r2, #12
 80004a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80004a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80004aa:	e009      	b.n	80004c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80004ac:	4b08      	ldr	r3, [pc, #32]	@ (80004d0 <_sbrk+0x64>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80004b2:	4b07      	ldr	r3, [pc, #28]	@ (80004d0 <_sbrk+0x64>)
 80004b4:	681a      	ldr	r2, [r3, #0]
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	4413      	add	r3, r2
 80004ba:	4a05      	ldr	r2, [pc, #20]	@ (80004d0 <_sbrk+0x64>)
 80004bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80004be:	68fb      	ldr	r3, [r7, #12]
}
 80004c0:	4618      	mov	r0, r3
 80004c2:	3718      	adds	r7, #24
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	20018000 	.word	0x20018000
 80004cc:	00000400 	.word	0x00000400
 80004d0:	20000078 	.word	0x20000078
 80004d4:	20002f18 	.word	0x20002f18

080004d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80004dc:	4b06      	ldr	r3, [pc, #24]	@ (80004f8 <SystemInit+0x20>)
 80004de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80004e2:	4a05      	ldr	r2, [pc, #20]	@ (80004f8 <SystemInit+0x20>)
 80004e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80004e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80004ec:	bf00      	nop
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop
 80004f8:	e000ed00 	.word	0xe000ed00

080004fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80004fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000534 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000500:	f7ff ffea 	bl	80004d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000504:	480c      	ldr	r0, [pc, #48]	@ (8000538 <LoopForever+0x6>)
  ldr r1, =_edata
 8000506:	490d      	ldr	r1, [pc, #52]	@ (800053c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000508:	4a0d      	ldr	r2, [pc, #52]	@ (8000540 <LoopForever+0xe>)
  movs r3, #0
 800050a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800050c:	e002      	b.n	8000514 <LoopCopyDataInit>

0800050e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800050e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000512:	3304      	adds	r3, #4

08000514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000518:	d3f9      	bcc.n	800050e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800051a:	4a0a      	ldr	r2, [pc, #40]	@ (8000544 <LoopForever+0x12>)
  ldr r4, =_ebss
 800051c:	4c0a      	ldr	r4, [pc, #40]	@ (8000548 <LoopForever+0x16>)
  movs r3, #0
 800051e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000520:	e001      	b.n	8000526 <LoopFillZerobss>

08000522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000524:	3204      	adds	r2, #4

08000526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000528:	d3fb      	bcc.n	8000522 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800052a:	f002 fd13 	bl	8002f54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800052e:	f7ff fe9f 	bl	8000270 <main>

08000532 <LoopForever>:

LoopForever:
    b LoopForever
 8000532:	e7fe      	b.n	8000532 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000534:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000538:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800053c:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8000540:	080038c8 	.word	0x080038c8
  ldr r2, =_sbss
 8000544:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8000548:	20002f14 	.word	0x20002f14

0800054c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800054c:	e7fe      	b.n	800054c <ADC1_2_IRQHandler>
	...

08000550 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000554:	4b06      	ldr	r3, [pc, #24]	@ (8000570 <HAL_IncTick+0x20>)
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	461a      	mov	r2, r3
 800055a:	4b06      	ldr	r3, [pc, #24]	@ (8000574 <HAL_IncTick+0x24>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4413      	add	r3, r2
 8000560:	4a04      	ldr	r2, [pc, #16]	@ (8000574 <HAL_IncTick+0x24>)
 8000562:	6013      	str	r3, [r2, #0]
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop
 8000570:	20000000 	.word	0x20000000
 8000574:	2000007c 	.word	0x2000007c

08000578 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8000578:	b480      	push	{r7}
 800057a:	b085      	sub	sp, #20
 800057c:	af00      	add	r7, sp, #0
 800057e:	60f8      	str	r0, [r7, #12]
 8000580:	60b9      	str	r1, [r7, #8]
 8000582:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	4a07      	ldr	r2, [pc, #28]	@ (80005a4 <vApplicationGetIdleTaskMemory+0x2c>)
 8000588:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800058a:	68bb      	ldr	r3, [r7, #8]
 800058c:	4a06      	ldr	r2, [pc, #24]	@ (80005a8 <vApplicationGetIdleTaskMemory+0x30>)
 800058e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	2280      	movs	r2, #128	@ 0x80
 8000594:	601a      	str	r2, [r3, #0]
}
 8000596:	bf00      	nop
 8000598:	3714      	adds	r7, #20
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	20000080 	.word	0x20000080
 80005a8:	200000dc 	.word	0x200000dc

080005ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetTimerTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetTimerTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005ca:	601a      	str	r2, [r3, #0]
}
 80005cc:	bf00      	nop
 80005ce:	3714      	adds	r7, #20
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr
 80005d8:	200002dc 	.word	0x200002dc
 80005dc:	20000338 	.word	0x20000338

080005e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f103 0208 	add.w	r2, r3, #8
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80005f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	f103 0208 	add.w	r2, r3, #8
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	f103 0208 	add.w	r2, r3, #8
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000614:	bf00      	nop
 8000616:	370c      	adds	r7, #12
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr

08000620 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2200      	movs	r2, #0
 800062c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800062e:	bf00      	nop
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800063a:	b480      	push	{r7}
 800063c:	b085      	sub	sp, #20
 800063e:	af00      	add	r7, sp, #0
 8000640:	6078      	str	r0, [r7, #4]
 8000642:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	68fa      	ldr	r2, [r7, #12]
 800064e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	689a      	ldr	r2, [r3, #8]
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	689b      	ldr	r3, [r3, #8]
 800065c:	683a      	ldr	r2, [r7, #0]
 800065e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	683a      	ldr	r2, [r7, #0]
 8000664:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	687a      	ldr	r2, [r7, #4]
 800066a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	1c5a      	adds	r2, r3, #1
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	601a      	str	r2, [r3, #0]
}
 8000676:	bf00      	nop
 8000678:	3714      	adds	r7, #20
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr

08000682 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000682:	b480      	push	{r7}
 8000684:	b085      	sub	sp, #20
 8000686:	af00      	add	r7, sp, #0
 8000688:	6078      	str	r0, [r7, #4]
 800068a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000692:	68bb      	ldr	r3, [r7, #8]
 8000694:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000698:	d103      	bne.n	80006a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	691b      	ldr	r3, [r3, #16]
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	e00c      	b.n	80006bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	3308      	adds	r3, #8
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	e002      	b.n	80006b0 <vListInsert+0x2e>
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	685b      	ldr	r3, [r3, #4]
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	685b      	ldr	r3, [r3, #4]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	68ba      	ldr	r2, [r7, #8]
 80006b8:	429a      	cmp	r2, r3
 80006ba:	d2f6      	bcs.n	80006aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	685a      	ldr	r2, [r3, #4]
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	685b      	ldr	r3, [r3, #4]
 80006c8:	683a      	ldr	r2, [r7, #0]
 80006ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	68fa      	ldr	r2, [r7, #12]
 80006d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	683a      	ldr	r2, [r7, #0]
 80006d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80006d8:	683b      	ldr	r3, [r7, #0]
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	1c5a      	adds	r2, r3, #1
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	601a      	str	r2, [r3, #0]
}
 80006e8:	bf00      	nop
 80006ea:	3714      	adds	r7, #20
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr

080006f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	691b      	ldr	r3, [r3, #16]
 8000700:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	685b      	ldr	r3, [r3, #4]
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	6892      	ldr	r2, [r2, #8]
 800070a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	689b      	ldr	r3, [r3, #8]
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	6852      	ldr	r2, [r2, #4]
 8000714:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	685b      	ldr	r3, [r3, #4]
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	429a      	cmp	r2, r3
 800071e:	d103      	bne.n	8000728 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	689a      	ldr	r2, [r3, #8]
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2200      	movs	r2, #0
 800072c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	1e5a      	subs	r2, r3, #1
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	681b      	ldr	r3, [r3, #0]
}
 800073c:	4618      	mov	r0, r3
 800073e:	3714      	adds	r7, #20
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr

08000748 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b084      	sub	sp, #16
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d10b      	bne.n	8000774 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800075c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000760:	f383 8811 	msr	BASEPRI, r3
 8000764:	f3bf 8f6f 	isb	sy
 8000768:	f3bf 8f4f 	dsb	sy
 800076c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800076e:	bf00      	nop
 8000770:	bf00      	nop
 8000772:	e7fd      	b.n	8000770 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8000774:	f002 f8b8 	bl	80028e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	681a      	ldr	r2, [r3, #0]
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000780:	68f9      	ldr	r1, [r7, #12]
 8000782:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000784:	fb01 f303 	mul.w	r3, r1, r3
 8000788:	441a      	add	r2, r3
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	2200      	movs	r2, #0
 8000792:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	681a      	ldr	r2, [r3, #0]
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80007a4:	3b01      	subs	r3, #1
 80007a6:	68f9      	ldr	r1, [r7, #12]
 80007a8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80007aa:	fb01 f303 	mul.w	r3, r1, r3
 80007ae:	441a      	add	r2, r3
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	22ff      	movs	r2, #255	@ 0xff
 80007b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	22ff      	movs	r2, #255	@ 0xff
 80007c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d114      	bne.n	80007f4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	691b      	ldr	r3, [r3, #16]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d01a      	beq.n	8000808 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	3310      	adds	r3, #16
 80007d6:	4618      	mov	r0, r3
 80007d8:	f001 f956 	bl	8001a88 <xTaskRemoveFromEventList>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d012      	beq.n	8000808 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80007e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000818 <xQueueGenericReset+0xd0>)
 80007e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	f3bf 8f4f 	dsb	sy
 80007ee:	f3bf 8f6f 	isb	sy
 80007f2:	e009      	b.n	8000808 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	3310      	adds	r3, #16
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff fef1 	bl	80005e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	3324      	adds	r3, #36	@ 0x24
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff feec 	bl	80005e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8000808:	f002 f8a0 	bl	800294c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800080c:	2301      	movs	r3, #1
}
 800080e:	4618      	mov	r0, r3
 8000810:	3710      	adds	r7, #16
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	e000ed04 	.word	0xe000ed04

0800081c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800081c:	b580      	push	{r7, lr}
 800081e:	b08e      	sub	sp, #56	@ 0x38
 8000820:	af02      	add	r7, sp, #8
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
 8000828:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d10b      	bne.n	8000848 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8000830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000834:	f383 8811 	msr	BASEPRI, r3
 8000838:	f3bf 8f6f 	isb	sy
 800083c:	f3bf 8f4f 	dsb	sy
 8000840:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8000842:	bf00      	nop
 8000844:	bf00      	nop
 8000846:	e7fd      	b.n	8000844 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d10b      	bne.n	8000866 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800084e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000852:	f383 8811 	msr	BASEPRI, r3
 8000856:	f3bf 8f6f 	isb	sy
 800085a:	f3bf 8f4f 	dsb	sy
 800085e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8000860:	bf00      	nop
 8000862:	bf00      	nop
 8000864:	e7fd      	b.n	8000862 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d002      	beq.n	8000872 <xQueueGenericCreateStatic+0x56>
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <xQueueGenericCreateStatic+0x5a>
 8000872:	2301      	movs	r3, #1
 8000874:	e000      	b.n	8000878 <xQueueGenericCreateStatic+0x5c>
 8000876:	2300      	movs	r3, #0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d10b      	bne.n	8000894 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800087c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000880:	f383 8811 	msr	BASEPRI, r3
 8000884:	f3bf 8f6f 	isb	sy
 8000888:	f3bf 8f4f 	dsb	sy
 800088c:	623b      	str	r3, [r7, #32]
}
 800088e:	bf00      	nop
 8000890:	bf00      	nop
 8000892:	e7fd      	b.n	8000890 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d102      	bne.n	80008a0 <xQueueGenericCreateStatic+0x84>
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d101      	bne.n	80008a4 <xQueueGenericCreateStatic+0x88>
 80008a0:	2301      	movs	r3, #1
 80008a2:	e000      	b.n	80008a6 <xQueueGenericCreateStatic+0x8a>
 80008a4:	2300      	movs	r3, #0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d10b      	bne.n	80008c2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80008aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008ae:	f383 8811 	msr	BASEPRI, r3
 80008b2:	f3bf 8f6f 	isb	sy
 80008b6:	f3bf 8f4f 	dsb	sy
 80008ba:	61fb      	str	r3, [r7, #28]
}
 80008bc:	bf00      	nop
 80008be:	bf00      	nop
 80008c0:	e7fd      	b.n	80008be <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80008c2:	2350      	movs	r3, #80	@ 0x50
 80008c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	2b50      	cmp	r3, #80	@ 0x50
 80008ca:	d00b      	beq.n	80008e4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80008cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008d0:	f383 8811 	msr	BASEPRI, r3
 80008d4:	f3bf 8f6f 	isb	sy
 80008d8:	f3bf 8f4f 	dsb	sy
 80008dc:	61bb      	str	r3, [r7, #24]
}
 80008de:	bf00      	nop
 80008e0:	bf00      	nop
 80008e2:	e7fd      	b.n	80008e0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80008e4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80008ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d00d      	beq.n	800090c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80008f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008f2:	2201      	movs	r2, #1
 80008f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80008f8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80008fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008fe:	9300      	str	r3, [sp, #0]
 8000900:	4613      	mov	r3, r2
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	68b9      	ldr	r1, [r7, #8]
 8000906:	68f8      	ldr	r0, [r7, #12]
 8000908:	f000 f840 	bl	800098c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800090c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800090e:	4618      	mov	r0, r3
 8000910:	3730      	adds	r7, #48	@ 0x30
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8000916:	b580      	push	{r7, lr}
 8000918:	b08a      	sub	sp, #40	@ 0x28
 800091a:	af02      	add	r7, sp, #8
 800091c:	60f8      	str	r0, [r7, #12]
 800091e:	60b9      	str	r1, [r7, #8]
 8000920:	4613      	mov	r3, r2
 8000922:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d10b      	bne.n	8000942 <xQueueGenericCreate+0x2c>
	__asm volatile
 800092a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800092e:	f383 8811 	msr	BASEPRI, r3
 8000932:	f3bf 8f6f 	isb	sy
 8000936:	f3bf 8f4f 	dsb	sy
 800093a:	613b      	str	r3, [r7, #16]
}
 800093c:	bf00      	nop
 800093e:	bf00      	nop
 8000940:	e7fd      	b.n	800093e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	68ba      	ldr	r2, [r7, #8]
 8000946:	fb02 f303 	mul.w	r3, r2, r3
 800094a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800094c:	69fb      	ldr	r3, [r7, #28]
 800094e:	3350      	adds	r3, #80	@ 0x50
 8000950:	4618      	mov	r0, r3
 8000952:	f002 f8e1 	bl	8002b18 <pvPortMalloc>
 8000956:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8000958:	69bb      	ldr	r3, [r7, #24]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d011      	beq.n	8000982 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800095e:	69bb      	ldr	r3, [r7, #24]
 8000960:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000962:	697b      	ldr	r3, [r7, #20]
 8000964:	3350      	adds	r3, #80	@ 0x50
 8000966:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8000968:	69bb      	ldr	r3, [r7, #24]
 800096a:	2200      	movs	r2, #0
 800096c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000970:	79fa      	ldrb	r2, [r7, #7]
 8000972:	69bb      	ldr	r3, [r7, #24]
 8000974:	9300      	str	r3, [sp, #0]
 8000976:	4613      	mov	r3, r2
 8000978:	697a      	ldr	r2, [r7, #20]
 800097a:	68b9      	ldr	r1, [r7, #8]
 800097c:	68f8      	ldr	r0, [r7, #12]
 800097e:	f000 f805 	bl	800098c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8000982:	69bb      	ldr	r3, [r7, #24]
	}
 8000984:	4618      	mov	r0, r3
 8000986:	3720      	adds	r7, #32
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}

0800098c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af00      	add	r7, sp, #0
 8000992:	60f8      	str	r0, [r7, #12]
 8000994:	60b9      	str	r1, [r7, #8]
 8000996:	607a      	str	r2, [r7, #4]
 8000998:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800099a:	68bb      	ldr	r3, [r7, #8]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d103      	bne.n	80009a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80009a0:	69bb      	ldr	r3, [r7, #24]
 80009a2:	69ba      	ldr	r2, [r7, #24]
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	e002      	b.n	80009ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80009a8:	69bb      	ldr	r3, [r7, #24]
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80009ae:	69bb      	ldr	r3, [r7, #24]
 80009b0:	68fa      	ldr	r2, [r7, #12]
 80009b2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	68ba      	ldr	r2, [r7, #8]
 80009b8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80009ba:	2101      	movs	r1, #1
 80009bc:	69b8      	ldr	r0, [r7, #24]
 80009be:	f7ff fec3 	bl	8000748 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80009c2:	69bb      	ldr	r3, [r7, #24]
 80009c4:	78fa      	ldrb	r2, [r7, #3]
 80009c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80009ca:	bf00      	nop
 80009cc:	3710      	adds	r7, #16
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
	...

080009d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08e      	sub	sp, #56	@ 0x38
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	607a      	str	r2, [r7, #4]
 80009e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80009e2:	2300      	movs	r3, #0
 80009e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80009ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d10b      	bne.n	8000a08 <xQueueGenericSend+0x34>
	__asm volatile
 80009f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80009f4:	f383 8811 	msr	BASEPRI, r3
 80009f8:	f3bf 8f6f 	isb	sy
 80009fc:	f3bf 8f4f 	dsb	sy
 8000a00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8000a02:	bf00      	nop
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d103      	bne.n	8000a16 <xQueueGenericSend+0x42>
 8000a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d101      	bne.n	8000a1a <xQueueGenericSend+0x46>
 8000a16:	2301      	movs	r3, #1
 8000a18:	e000      	b.n	8000a1c <xQueueGenericSend+0x48>
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d10b      	bne.n	8000a38 <xQueueGenericSend+0x64>
	__asm volatile
 8000a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a24:	f383 8811 	msr	BASEPRI, r3
 8000a28:	f3bf 8f6f 	isb	sy
 8000a2c:	f3bf 8f4f 	dsb	sy
 8000a30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8000a32:	bf00      	nop
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	2b02      	cmp	r3, #2
 8000a3c:	d103      	bne.n	8000a46 <xQueueGenericSend+0x72>
 8000a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d101      	bne.n	8000a4a <xQueueGenericSend+0x76>
 8000a46:	2301      	movs	r3, #1
 8000a48:	e000      	b.n	8000a4c <xQueueGenericSend+0x78>
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d10b      	bne.n	8000a68 <xQueueGenericSend+0x94>
	__asm volatile
 8000a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a54:	f383 8811 	msr	BASEPRI, r3
 8000a58:	f3bf 8f6f 	isb	sy
 8000a5c:	f3bf 8f4f 	dsb	sy
 8000a60:	623b      	str	r3, [r7, #32]
}
 8000a62:	bf00      	nop
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000a68:	f001 f9ce 	bl	8001e08 <xTaskGetSchedulerState>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d102      	bne.n	8000a78 <xQueueGenericSend+0xa4>
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d101      	bne.n	8000a7c <xQueueGenericSend+0xa8>
 8000a78:	2301      	movs	r3, #1
 8000a7a:	e000      	b.n	8000a7e <xQueueGenericSend+0xaa>
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d10b      	bne.n	8000a9a <xQueueGenericSend+0xc6>
	__asm volatile
 8000a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a86:	f383 8811 	msr	BASEPRI, r3
 8000a8a:	f3bf 8f6f 	isb	sy
 8000a8e:	f3bf 8f4f 	dsb	sy
 8000a92:	61fb      	str	r3, [r7, #28]
}
 8000a94:	bf00      	nop
 8000a96:	bf00      	nop
 8000a98:	e7fd      	b.n	8000a96 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000a9a:	f001 ff25 	bl	80028e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000aa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000aa6:	429a      	cmp	r2, r3
 8000aa8:	d302      	bcc.n	8000ab0 <xQueueGenericSend+0xdc>
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	2b02      	cmp	r3, #2
 8000aae:	d129      	bne.n	8000b04 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000ab0:	683a      	ldr	r2, [r7, #0]
 8000ab2:	68b9      	ldr	r1, [r7, #8]
 8000ab4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000ab6:	f000 fa0f 	bl	8000ed8 <prvCopyDataToQueue>
 8000aba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d010      	beq.n	8000ae6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ac6:	3324      	adds	r3, #36	@ 0x24
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f000 ffdd 	bl	8001a88 <xTaskRemoveFromEventList>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d013      	beq.n	8000afc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000ad4:	4b3f      	ldr	r3, [pc, #252]	@ (8000bd4 <xQueueGenericSend+0x200>)
 8000ad6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	f3bf 8f4f 	dsb	sy
 8000ae0:	f3bf 8f6f 	isb	sy
 8000ae4:	e00a      	b.n	8000afc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8000ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d007      	beq.n	8000afc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8000aec:	4b39      	ldr	r3, [pc, #228]	@ (8000bd4 <xQueueGenericSend+0x200>)
 8000aee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	f3bf 8f4f 	dsb	sy
 8000af8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8000afc:	f001 ff26 	bl	800294c <vPortExitCritical>
				return pdPASS;
 8000b00:	2301      	movs	r3, #1
 8000b02:	e063      	b.n	8000bcc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d103      	bne.n	8000b12 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000b0a:	f001 ff1f 	bl	800294c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	e05c      	b.n	8000bcc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d106      	bne.n	8000b26 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f001 f817 	bl	8001b50 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000b22:	2301      	movs	r3, #1
 8000b24:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000b26:	f001 ff11 	bl	800294c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000b2a:	f000 fd87 	bl	800163c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000b2e:	f001 fedb 	bl	80028e8 <vPortEnterCritical>
 8000b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000b38:	b25b      	sxtb	r3, r3
 8000b3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b3e:	d103      	bne.n	8000b48 <xQueueGenericSend+0x174>
 8000b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b42:	2200      	movs	r2, #0
 8000b44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000b4e:	b25b      	sxtb	r3, r3
 8000b50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b54:	d103      	bne.n	8000b5e <xQueueGenericSend+0x18a>
 8000b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000b5e:	f001 fef5 	bl	800294c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000b62:	1d3a      	adds	r2, r7, #4
 8000b64:	f107 0314 	add.w	r3, r7, #20
 8000b68:	4611      	mov	r1, r2
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f001 f806 	bl	8001b7c <xTaskCheckForTimeOut>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d124      	bne.n	8000bc0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000b76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000b78:	f000 faa6 	bl	80010c8 <prvIsQueueFull>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d018      	beq.n	8000bb4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b84:	3310      	adds	r3, #16
 8000b86:	687a      	ldr	r2, [r7, #4]
 8000b88:	4611      	mov	r1, r2
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f000 ff2a 	bl	80019e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8000b90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000b92:	f000 fa31 	bl	8000ff8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8000b96:	f000 fd5f 	bl	8001658 <xTaskResumeAll>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	f47f af7c 	bne.w	8000a9a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8000ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd4 <xQueueGenericSend+0x200>)
 8000ba4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ba8:	601a      	str	r2, [r3, #0]
 8000baa:	f3bf 8f4f 	dsb	sy
 8000bae:	f3bf 8f6f 	isb	sy
 8000bb2:	e772      	b.n	8000a9a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8000bb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000bb6:	f000 fa1f 	bl	8000ff8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000bba:	f000 fd4d 	bl	8001658 <xTaskResumeAll>
 8000bbe:	e76c      	b.n	8000a9a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8000bc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000bc2:	f000 fa19 	bl	8000ff8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000bc6:	f000 fd47 	bl	8001658 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8000bca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3738      	adds	r7, #56	@ 0x38
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	e000ed04 	.word	0xe000ed04

08000bd8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b090      	sub	sp, #64	@ 0x40
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
 8000be4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8000bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d10b      	bne.n	8000c08 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8000bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000bf4:	f383 8811 	msr	BASEPRI, r3
 8000bf8:	f3bf 8f6f 	isb	sy
 8000bfc:	f3bf 8f4f 	dsb	sy
 8000c00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8000c02:	bf00      	nop
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d103      	bne.n	8000c16 <xQueueGenericSendFromISR+0x3e>
 8000c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d101      	bne.n	8000c1a <xQueueGenericSendFromISR+0x42>
 8000c16:	2301      	movs	r3, #1
 8000c18:	e000      	b.n	8000c1c <xQueueGenericSendFromISR+0x44>
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d10b      	bne.n	8000c38 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8000c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c24:	f383 8811 	msr	BASEPRI, r3
 8000c28:	f3bf 8f6f 	isb	sy
 8000c2c:	f3bf 8f4f 	dsb	sy
 8000c30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8000c32:	bf00      	nop
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	2b02      	cmp	r3, #2
 8000c3c:	d103      	bne.n	8000c46 <xQueueGenericSendFromISR+0x6e>
 8000c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d101      	bne.n	8000c4a <xQueueGenericSendFromISR+0x72>
 8000c46:	2301      	movs	r3, #1
 8000c48:	e000      	b.n	8000c4c <xQueueGenericSendFromISR+0x74>
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d10b      	bne.n	8000c68 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8000c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c54:	f383 8811 	msr	BASEPRI, r3
 8000c58:	f3bf 8f6f 	isb	sy
 8000c5c:	f3bf 8f4f 	dsb	sy
 8000c60:	623b      	str	r3, [r7, #32]
}
 8000c62:	bf00      	nop
 8000c64:	bf00      	nop
 8000c66:	e7fd      	b.n	8000c64 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000c68:	f001 ff14 	bl	8002a94 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8000c6c:	f3ef 8211 	mrs	r2, BASEPRI
 8000c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c74:	f383 8811 	msr	BASEPRI, r3
 8000c78:	f3bf 8f6f 	isb	sy
 8000c7c:	f3bf 8f4f 	dsb	sy
 8000c80:	61fa      	str	r2, [r7, #28]
 8000c82:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8000c84:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000c86:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d302      	bcc.n	8000c9a <xQueueGenericSendFromISR+0xc2>
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	d12f      	bne.n	8000cfa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8000c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000ca0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000caa:	683a      	ldr	r2, [r7, #0]
 8000cac:	68b9      	ldr	r1, [r7, #8]
 8000cae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000cb0:	f000 f912 	bl	8000ed8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8000cb4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8000cb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000cbc:	d112      	bne.n	8000ce4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d016      	beq.n	8000cf4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cc8:	3324      	adds	r3, #36	@ 0x24
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f000 fedc 	bl	8001a88 <xTaskRemoveFromEventList>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d00e      	beq.n	8000cf4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d00b      	beq.n	8000cf4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2201      	movs	r2, #1
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	e007      	b.n	8000cf4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000ce4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ce8:	3301      	adds	r3, #1
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	b25a      	sxtb	r2, r3
 8000cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8000cf8:	e001      	b.n	8000cfe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d00:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8000d08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8000d0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3740      	adds	r7, #64	@ 0x40
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b08c      	sub	sp, #48	@ 0x30
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8000d20:	2300      	movs	r3, #0
 8000d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8000d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d10b      	bne.n	8000d46 <xQueueReceive+0x32>
	__asm volatile
 8000d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d32:	f383 8811 	msr	BASEPRI, r3
 8000d36:	f3bf 8f6f 	isb	sy
 8000d3a:	f3bf 8f4f 	dsb	sy
 8000d3e:	623b      	str	r3, [r7, #32]
}
 8000d40:	bf00      	nop
 8000d42:	bf00      	nop
 8000d44:	e7fd      	b.n	8000d42 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d103      	bne.n	8000d54 <xQueueReceive+0x40>
 8000d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d101      	bne.n	8000d58 <xQueueReceive+0x44>
 8000d54:	2301      	movs	r3, #1
 8000d56:	e000      	b.n	8000d5a <xQueueReceive+0x46>
 8000d58:	2300      	movs	r3, #0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d10b      	bne.n	8000d76 <xQueueReceive+0x62>
	__asm volatile
 8000d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d62:	f383 8811 	msr	BASEPRI, r3
 8000d66:	f3bf 8f6f 	isb	sy
 8000d6a:	f3bf 8f4f 	dsb	sy
 8000d6e:	61fb      	str	r3, [r7, #28]
}
 8000d70:	bf00      	nop
 8000d72:	bf00      	nop
 8000d74:	e7fd      	b.n	8000d72 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000d76:	f001 f847 	bl	8001e08 <xTaskGetSchedulerState>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d102      	bne.n	8000d86 <xQueueReceive+0x72>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d101      	bne.n	8000d8a <xQueueReceive+0x76>
 8000d86:	2301      	movs	r3, #1
 8000d88:	e000      	b.n	8000d8c <xQueueReceive+0x78>
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d10b      	bne.n	8000da8 <xQueueReceive+0x94>
	__asm volatile
 8000d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d94:	f383 8811 	msr	BASEPRI, r3
 8000d98:	f3bf 8f6f 	isb	sy
 8000d9c:	f3bf 8f4f 	dsb	sy
 8000da0:	61bb      	str	r3, [r7, #24]
}
 8000da2:	bf00      	nop
 8000da4:	bf00      	nop
 8000da6:	e7fd      	b.n	8000da4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000da8:	f001 fd9e 	bl	80028e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000db0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d01f      	beq.n	8000df8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000db8:	68b9      	ldr	r1, [r7, #8]
 8000dba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000dbc:	f000 f8f6 	bl	8000fac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8000dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dc2:	1e5a      	subs	r2, r3, #1
 8000dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dc6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dca:	691b      	ldr	r3, [r3, #16]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d00f      	beq.n	8000df0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dd2:	3310      	adds	r3, #16
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f000 fe57 	bl	8001a88 <xTaskRemoveFromEventList>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d007      	beq.n	8000df0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8000de0:	4b3c      	ldr	r3, [pc, #240]	@ (8000ed4 <xQueueReceive+0x1c0>)
 8000de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	f3bf 8f4f 	dsb	sy
 8000dec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8000df0:	f001 fdac 	bl	800294c <vPortExitCritical>
				return pdPASS;
 8000df4:	2301      	movs	r3, #1
 8000df6:	e069      	b.n	8000ecc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d103      	bne.n	8000e06 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000dfe:	f001 fda5 	bl	800294c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8000e02:	2300      	movs	r3, #0
 8000e04:	e062      	b.n	8000ecc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d106      	bne.n	8000e1a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000e0c:	f107 0310 	add.w	r3, r7, #16
 8000e10:	4618      	mov	r0, r3
 8000e12:	f000 fe9d 	bl	8001b50 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000e16:	2301      	movs	r3, #1
 8000e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000e1a:	f001 fd97 	bl	800294c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000e1e:	f000 fc0d 	bl	800163c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000e22:	f001 fd61 	bl	80028e8 <vPortEnterCritical>
 8000e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000e2c:	b25b      	sxtb	r3, r3
 8000e2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e32:	d103      	bne.n	8000e3c <xQueueReceive+0x128>
 8000e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e36:	2200      	movs	r2, #0
 8000e38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000e42:	b25b      	sxtb	r3, r3
 8000e44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e48:	d103      	bne.n	8000e52 <xQueueReceive+0x13e>
 8000e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000e52:	f001 fd7b 	bl	800294c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000e56:	1d3a      	adds	r2, r7, #4
 8000e58:	f107 0310 	add.w	r3, r7, #16
 8000e5c:	4611      	mov	r1, r2
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f000 fe8c 	bl	8001b7c <xTaskCheckForTimeOut>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d123      	bne.n	8000eb2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000e6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000e6c:	f000 f916 	bl	800109c <prvIsQueueEmpty>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d017      	beq.n	8000ea6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e78:	3324      	adds	r3, #36	@ 0x24
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	4611      	mov	r1, r2
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f000 fdb0 	bl	80019e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8000e84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000e86:	f000 f8b7 	bl	8000ff8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8000e8a:	f000 fbe5 	bl	8001658 <xTaskResumeAll>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d189      	bne.n	8000da8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8000e94:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <xQueueReceive+0x1c0>)
 8000e96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	f3bf 8f4f 	dsb	sy
 8000ea0:	f3bf 8f6f 	isb	sy
 8000ea4:	e780      	b.n	8000da8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8000ea6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000ea8:	f000 f8a6 	bl	8000ff8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000eac:	f000 fbd4 	bl	8001658 <xTaskResumeAll>
 8000eb0:	e77a      	b.n	8000da8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8000eb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000eb4:	f000 f8a0 	bl	8000ff8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000eb8:	f000 fbce 	bl	8001658 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000ebc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000ebe:	f000 f8ed 	bl	800109c <prvIsQueueEmpty>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	f43f af6f 	beq.w	8000da8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8000eca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3730      	adds	r7, #48	@ 0x30
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	e000ed04 	.word	0xe000ed04

08000ed8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000eec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d10d      	bne.n	8000f12 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d14d      	bne.n	8000f9a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f000 ff9e 	bl	8001e44 <xTaskPriorityDisinherit>
 8000f08:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	e043      	b.n	8000f9a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d119      	bne.n	8000f4c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	6858      	ldr	r0, [r3, #4]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f20:	461a      	mov	r2, r3
 8000f22:	68b9      	ldr	r1, [r7, #8]
 8000f24:	f002 f83c 	bl	8002fa0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	685a      	ldr	r2, [r3, #4]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f30:	441a      	add	r2, r3
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	685a      	ldr	r2, [r3, #4]
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d32b      	bcc.n	8000f9a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	e026      	b.n	8000f9a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	68d8      	ldr	r0, [r3, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f54:	461a      	mov	r2, r3
 8000f56:	68b9      	ldr	r1, [r7, #8]
 8000f58:	f002 f822 	bl	8002fa0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	68da      	ldr	r2, [r3, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f64:	425b      	negs	r3, r3
 8000f66:	441a      	add	r2, r3
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	68da      	ldr	r2, [r3, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d207      	bcs.n	8000f88 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	689a      	ldr	r2, [r3, #8]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f80:	425b      	negs	r3, r3
 8000f82:	441a      	add	r2, r3
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d105      	bne.n	8000f9a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d002      	beq.n	8000f9a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	3b01      	subs	r3, #1
 8000f98:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	1c5a      	adds	r2, r3, #1
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8000fa2:	697b      	ldr	r3, [r7, #20]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3718      	adds	r7, #24
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d018      	beq.n	8000ff0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	68da      	ldr	r2, [r3, #12]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc6:	441a      	add	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68da      	ldr	r2, [r3, #12]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d303      	bcc.n	8000fe0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	68d9      	ldr	r1, [r3, #12]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe8:	461a      	mov	r2, r3
 8000fea:	6838      	ldr	r0, [r7, #0]
 8000fec:	f001 ffd8 	bl	8002fa0 <memcpy>
	}
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001000:	f001 fc72 	bl	80028e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800100a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800100c:	e011      	b.n	8001032 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001012:	2b00      	cmp	r3, #0
 8001014:	d012      	beq.n	800103c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3324      	adds	r3, #36	@ 0x24
 800101a:	4618      	mov	r0, r3
 800101c:	f000 fd34 	bl	8001a88 <xTaskRemoveFromEventList>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001026:	f000 fe0d 	bl	8001c44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800102a:	7bfb      	ldrb	r3, [r7, #15]
 800102c:	3b01      	subs	r3, #1
 800102e:	b2db      	uxtb	r3, r3
 8001030:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001036:	2b00      	cmp	r3, #0
 8001038:	dce9      	bgt.n	800100e <prvUnlockQueue+0x16>
 800103a:	e000      	b.n	800103e <prvUnlockQueue+0x46>
					break;
 800103c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	22ff      	movs	r2, #255	@ 0xff
 8001042:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8001046:	f001 fc81 	bl	800294c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800104a:	f001 fc4d 	bl	80028e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001054:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001056:	e011      	b.n	800107c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	691b      	ldr	r3, [r3, #16]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d012      	beq.n	8001086 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	3310      	adds	r3, #16
 8001064:	4618      	mov	r0, r3
 8001066:	f000 fd0f 	bl	8001a88 <xTaskRemoveFromEventList>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001070:	f000 fde8 	bl	8001c44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001074:	7bbb      	ldrb	r3, [r7, #14]
 8001076:	3b01      	subs	r3, #1
 8001078:	b2db      	uxtb	r3, r3
 800107a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800107c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001080:	2b00      	cmp	r3, #0
 8001082:	dce9      	bgt.n	8001058 <prvUnlockQueue+0x60>
 8001084:	e000      	b.n	8001088 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001086:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	22ff      	movs	r2, #255	@ 0xff
 800108c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8001090:	f001 fc5c 	bl	800294c <vPortExitCritical>
}
 8001094:	bf00      	nop
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80010a4:	f001 fc20 	bl	80028e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d102      	bne.n	80010b6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80010b0:	2301      	movs	r3, #1
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	e001      	b.n	80010ba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80010ba:	f001 fc47 	bl	800294c <vPortExitCritical>

	return xReturn;
 80010be:	68fb      	ldr	r3, [r7, #12]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80010d0:	f001 fc0a 	bl	80028e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010dc:	429a      	cmp	r2, r3
 80010de:	d102      	bne.n	80010e6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80010e0:	2301      	movs	r3, #1
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	e001      	b.n	80010ea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80010ea:	f001 fc2f 	bl	800294c <vPortExitCritical>

	return xReturn;
 80010ee:	68fb      	ldr	r3, [r7, #12]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	e014      	b.n	8001132 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001108:	4a0f      	ldr	r2, [pc, #60]	@ (8001148 <vQueueAddToRegistry+0x50>)
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d10b      	bne.n	800112c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001114:	490c      	ldr	r1, [pc, #48]	@ (8001148 <vQueueAddToRegistry+0x50>)
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	683a      	ldr	r2, [r7, #0]
 800111a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800111e:	4a0a      	ldr	r2, [pc, #40]	@ (8001148 <vQueueAddToRegistry+0x50>)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	00db      	lsls	r3, r3, #3
 8001124:	4413      	add	r3, r2
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800112a:	e006      	b.n	800113a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	3301      	adds	r3, #1
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	2b07      	cmp	r3, #7
 8001136:	d9e7      	bls.n	8001108 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8001138:	bf00      	nop
 800113a:	bf00      	nop
 800113c:	3714      	adds	r7, #20
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	20000738 	.word	0x20000738

0800114c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800115c:	f001 fbc4 	bl	80028e8 <vPortEnterCritical>
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001166:	b25b      	sxtb	r3, r3
 8001168:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800116c:	d103      	bne.n	8001176 <vQueueWaitForMessageRestricted+0x2a>
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	2200      	movs	r2, #0
 8001172:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800117c:	b25b      	sxtb	r3, r3
 800117e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001182:	d103      	bne.n	800118c <vQueueWaitForMessageRestricted+0x40>
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	2200      	movs	r2, #0
 8001188:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800118c:	f001 fbde 	bl	800294c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001194:	2b00      	cmp	r3, #0
 8001196:	d106      	bne.n	80011a6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	3324      	adds	r3, #36	@ 0x24
 800119c:	687a      	ldr	r2, [r7, #4]
 800119e:	68b9      	ldr	r1, [r7, #8]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f000 fc45 	bl	8001a30 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80011a6:	6978      	ldr	r0, [r7, #20]
 80011a8:	f7ff ff26 	bl	8000ff8 <prvUnlockQueue>
	}
 80011ac:	bf00      	nop
 80011ae:	3718      	adds	r7, #24
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08e      	sub	sp, #56	@ 0x38
 80011b8:	af04      	add	r7, sp, #16
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607a      	str	r2, [r7, #4]
 80011c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80011c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d10b      	bne.n	80011e0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80011c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011cc:	f383 8811 	msr	BASEPRI, r3
 80011d0:	f3bf 8f6f 	isb	sy
 80011d4:	f3bf 8f4f 	dsb	sy
 80011d8:	623b      	str	r3, [r7, #32]
}
 80011da:	bf00      	nop
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80011e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10b      	bne.n	80011fe <xTaskCreateStatic+0x4a>
	__asm volatile
 80011e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011ea:	f383 8811 	msr	BASEPRI, r3
 80011ee:	f3bf 8f6f 	isb	sy
 80011f2:	f3bf 8f4f 	dsb	sy
 80011f6:	61fb      	str	r3, [r7, #28]
}
 80011f8:	bf00      	nop
 80011fa:	bf00      	nop
 80011fc:	e7fd      	b.n	80011fa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80011fe:	235c      	movs	r3, #92	@ 0x5c
 8001200:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	2b5c      	cmp	r3, #92	@ 0x5c
 8001206:	d00b      	beq.n	8001220 <xTaskCreateStatic+0x6c>
	__asm volatile
 8001208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800120c:	f383 8811 	msr	BASEPRI, r3
 8001210:	f3bf 8f6f 	isb	sy
 8001214:	f3bf 8f4f 	dsb	sy
 8001218:	61bb      	str	r3, [r7, #24]
}
 800121a:	bf00      	nop
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8001220:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001224:	2b00      	cmp	r3, #0
 8001226:	d01e      	beq.n	8001266 <xTaskCreateStatic+0xb2>
 8001228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800122a:	2b00      	cmp	r3, #0
 800122c:	d01b      	beq.n	8001266 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800122e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001234:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001236:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800123a:	2202      	movs	r2, #2
 800123c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001240:	2300      	movs	r3, #0
 8001242:	9303      	str	r3, [sp, #12]
 8001244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001246:	9302      	str	r3, [sp, #8]
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	9301      	str	r3, [sp, #4]
 800124e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	68b9      	ldr	r1, [r7, #8]
 8001258:	68f8      	ldr	r0, [r7, #12]
 800125a:	f000 f850 	bl	80012fe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800125e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001260:	f000 f8de 	bl	8001420 <prvAddNewTaskToReadyList>
 8001264:	e001      	b.n	800126a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8001266:	2300      	movs	r3, #0
 8001268:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800126a:	697b      	ldr	r3, [r7, #20]
	}
 800126c:	4618      	mov	r0, r3
 800126e:	3728      	adds	r7, #40	@ 0x28
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}

08001274 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08c      	sub	sp, #48	@ 0x30
 8001278:	af04      	add	r7, sp, #16
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	603b      	str	r3, [r7, #0]
 8001280:	4613      	mov	r3, r2
 8001282:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001284:	88fb      	ldrh	r3, [r7, #6]
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	4618      	mov	r0, r3
 800128a:	f001 fc45 	bl	8002b18 <pvPortMalloc>
 800128e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d00e      	beq.n	80012b4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001296:	205c      	movs	r0, #92	@ 0x5c
 8001298:	f001 fc3e 	bl	8002b18 <pvPortMalloc>
 800129c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d003      	beq.n	80012ac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	697a      	ldr	r2, [r7, #20]
 80012a8:	631a      	str	r2, [r3, #48]	@ 0x30
 80012aa:	e005      	b.n	80012b8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80012ac:	6978      	ldr	r0, [r7, #20]
 80012ae:	f001 fd01 	bl	8002cb4 <vPortFree>
 80012b2:	e001      	b.n	80012b8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d017      	beq.n	80012ee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	2200      	movs	r2, #0
 80012c2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80012c6:	88fa      	ldrh	r2, [r7, #6]
 80012c8:	2300      	movs	r3, #0
 80012ca:	9303      	str	r3, [sp, #12]
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	9302      	str	r3, [sp, #8]
 80012d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012d2:	9301      	str	r3, [sp, #4]
 80012d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	68b9      	ldr	r1, [r7, #8]
 80012dc:	68f8      	ldr	r0, [r7, #12]
 80012de:	f000 f80e 	bl	80012fe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80012e2:	69f8      	ldr	r0, [r7, #28]
 80012e4:	f000 f89c 	bl	8001420 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80012e8:	2301      	movs	r3, #1
 80012ea:	61bb      	str	r3, [r7, #24]
 80012ec:	e002      	b.n	80012f4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012f2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80012f4:	69bb      	ldr	r3, [r7, #24]
	}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3720      	adds	r7, #32
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b088      	sub	sp, #32
 8001302:	af00      	add	r7, sp, #0
 8001304:	60f8      	str	r0, [r7, #12]
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
 800130a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800130c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800130e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	461a      	mov	r2, r3
 8001316:	21a5      	movs	r1, #165	@ 0xa5
 8001318:	f001 fe0e 	bl	8002f38 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800131c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800131e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001326:	3b01      	subs	r3, #1
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	4413      	add	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	f023 0307 	bic.w	r3, r3, #7
 8001334:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	f003 0307 	and.w	r3, r3, #7
 800133c:	2b00      	cmp	r3, #0
 800133e:	d00b      	beq.n	8001358 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8001340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001344:	f383 8811 	msr	BASEPRI, r3
 8001348:	f3bf 8f6f 	isb	sy
 800134c:	f3bf 8f4f 	dsb	sy
 8001350:	617b      	str	r3, [r7, #20]
}
 8001352:	bf00      	nop
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d01f      	beq.n	800139e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800135e:	2300      	movs	r3, #0
 8001360:	61fb      	str	r3, [r7, #28]
 8001362:	e012      	b.n	800138a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001364:	68ba      	ldr	r2, [r7, #8]
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	4413      	add	r3, r2
 800136a:	7819      	ldrb	r1, [r3, #0]
 800136c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	4413      	add	r3, r2
 8001372:	3334      	adds	r3, #52	@ 0x34
 8001374:	460a      	mov	r2, r1
 8001376:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8001378:	68ba      	ldr	r2, [r7, #8]
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	4413      	add	r3, r2
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d006      	beq.n	8001392 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	3301      	adds	r3, #1
 8001388:	61fb      	str	r3, [r7, #28]
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	2b0f      	cmp	r3, #15
 800138e:	d9e9      	bls.n	8001364 <prvInitialiseNewTask+0x66>
 8001390:	e000      	b.n	8001394 <prvInitialiseNewTask+0x96>
			{
				break;
 8001392:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001396:	2200      	movs	r2, #0
 8001398:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800139c:	e003      	b.n	80013a6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800139e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013a0:	2200      	movs	r2, #0
 80013a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80013a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013a8:	2b37      	cmp	r3, #55	@ 0x37
 80013aa:	d901      	bls.n	80013b0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80013ac:	2337      	movs	r3, #55	@ 0x37
 80013ae:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80013b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80013b4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80013b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80013ba:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80013bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013be:	2200      	movs	r2, #0
 80013c0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80013c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013c4:	3304      	adds	r3, #4
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff f92a 	bl	8000620 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80013cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013ce:	3318      	adds	r3, #24
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f925 	bl	8000620 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80013d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80013da:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80013dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013de:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80013e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013e4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80013e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80013ea:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80013ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013ee:	2200      	movs	r2, #0
 80013f0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80013f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	68f9      	ldr	r1, [r7, #12]
 80013fe:	69b8      	ldr	r0, [r7, #24]
 8001400:	f001 f93e 	bl	8002680 <pxPortInitialiseStack>
 8001404:	4602      	mov	r2, r0
 8001406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001408:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800140a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800140c:	2b00      	cmp	r3, #0
 800140e:	d002      	beq.n	8001416 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001412:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001414:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001416:	bf00      	nop
 8001418:	3720      	adds	r7, #32
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001428:	f001 fa5e 	bl	80028e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800142c:	4b2d      	ldr	r3, [pc, #180]	@ (80014e4 <prvAddNewTaskToReadyList+0xc4>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	3301      	adds	r3, #1
 8001432:	4a2c      	ldr	r2, [pc, #176]	@ (80014e4 <prvAddNewTaskToReadyList+0xc4>)
 8001434:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001436:	4b2c      	ldr	r3, [pc, #176]	@ (80014e8 <prvAddNewTaskToReadyList+0xc8>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d109      	bne.n	8001452 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800143e:	4a2a      	ldr	r2, [pc, #168]	@ (80014e8 <prvAddNewTaskToReadyList+0xc8>)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001444:	4b27      	ldr	r3, [pc, #156]	@ (80014e4 <prvAddNewTaskToReadyList+0xc4>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d110      	bne.n	800146e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800144c:	f000 fc1e 	bl	8001c8c <prvInitialiseTaskLists>
 8001450:	e00d      	b.n	800146e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001452:	4b26      	ldr	r3, [pc, #152]	@ (80014ec <prvAddNewTaskToReadyList+0xcc>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d109      	bne.n	800146e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800145a:	4b23      	ldr	r3, [pc, #140]	@ (80014e8 <prvAddNewTaskToReadyList+0xc8>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001464:	429a      	cmp	r2, r3
 8001466:	d802      	bhi.n	800146e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001468:	4a1f      	ldr	r2, [pc, #124]	@ (80014e8 <prvAddNewTaskToReadyList+0xc8>)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800146e:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <prvAddNewTaskToReadyList+0xd0>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	3301      	adds	r3, #1
 8001474:	4a1e      	ldr	r2, [pc, #120]	@ (80014f0 <prvAddNewTaskToReadyList+0xd0>)
 8001476:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001478:	4b1d      	ldr	r3, [pc, #116]	@ (80014f0 <prvAddNewTaskToReadyList+0xd0>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001484:	4b1b      	ldr	r3, [pc, #108]	@ (80014f4 <prvAddNewTaskToReadyList+0xd4>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	429a      	cmp	r2, r3
 800148a:	d903      	bls.n	8001494 <prvAddNewTaskToReadyList+0x74>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001490:	4a18      	ldr	r2, [pc, #96]	@ (80014f4 <prvAddNewTaskToReadyList+0xd4>)
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001498:	4613      	mov	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	4a15      	ldr	r2, [pc, #84]	@ (80014f8 <prvAddNewTaskToReadyList+0xd8>)
 80014a2:	441a      	add	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	3304      	adds	r3, #4
 80014a8:	4619      	mov	r1, r3
 80014aa:	4610      	mov	r0, r2
 80014ac:	f7ff f8c5 	bl	800063a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80014b0:	f001 fa4c 	bl	800294c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80014b4:	4b0d      	ldr	r3, [pc, #52]	@ (80014ec <prvAddNewTaskToReadyList+0xcc>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d00e      	beq.n	80014da <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80014bc:	4b0a      	ldr	r3, [pc, #40]	@ (80014e8 <prvAddNewTaskToReadyList+0xc8>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d207      	bcs.n	80014da <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80014ca:	4b0c      	ldr	r3, [pc, #48]	@ (80014fc <prvAddNewTaskToReadyList+0xdc>)
 80014cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	f3bf 8f4f 	dsb	sy
 80014d6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000c4c 	.word	0x20000c4c
 80014e8:	20000778 	.word	0x20000778
 80014ec:	20000c58 	.word	0x20000c58
 80014f0:	20000c68 	.word	0x20000c68
 80014f4:	20000c54 	.word	0x20000c54
 80014f8:	2000077c 	.word	0x2000077c
 80014fc:	e000ed04 	.word	0xe000ed04

08001500 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001508:	2300      	movs	r3, #0
 800150a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d018      	beq.n	8001544 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001512:	4b14      	ldr	r3, [pc, #80]	@ (8001564 <vTaskDelay+0x64>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d00b      	beq.n	8001532 <vTaskDelay+0x32>
	__asm volatile
 800151a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800151e:	f383 8811 	msr	BASEPRI, r3
 8001522:	f3bf 8f6f 	isb	sy
 8001526:	f3bf 8f4f 	dsb	sy
 800152a:	60bb      	str	r3, [r7, #8]
}
 800152c:	bf00      	nop
 800152e:	bf00      	nop
 8001530:	e7fd      	b.n	800152e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8001532:	f000 f883 	bl	800163c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001536:	2100      	movs	r1, #0
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f000 fcf3 	bl	8001f24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800153e:	f000 f88b 	bl	8001658 <xTaskResumeAll>
 8001542:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d107      	bne.n	800155a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800154a:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <vTaskDelay+0x68>)
 800154c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	f3bf 8f4f 	dsb	sy
 8001556:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800155a:	bf00      	nop
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000c74 	.word	0x20000c74
 8001568:	e000ed04 	.word	0xe000ed04

0800156c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b08a      	sub	sp, #40	@ 0x28
 8001570:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001572:	2300      	movs	r3, #0
 8001574:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800157a:	463a      	mov	r2, r7
 800157c:	1d39      	adds	r1, r7, #4
 800157e:	f107 0308 	add.w	r3, r7, #8
 8001582:	4618      	mov	r0, r3
 8001584:	f7fe fff8 	bl	8000578 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001588:	6839      	ldr	r1, [r7, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	68ba      	ldr	r2, [r7, #8]
 800158e:	9202      	str	r2, [sp, #8]
 8001590:	9301      	str	r3, [sp, #4]
 8001592:	2300      	movs	r3, #0
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	2300      	movs	r3, #0
 8001598:	460a      	mov	r2, r1
 800159a:	4922      	ldr	r1, [pc, #136]	@ (8001624 <vTaskStartScheduler+0xb8>)
 800159c:	4822      	ldr	r0, [pc, #136]	@ (8001628 <vTaskStartScheduler+0xbc>)
 800159e:	f7ff fe09 	bl	80011b4 <xTaskCreateStatic>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4a21      	ldr	r2, [pc, #132]	@ (800162c <vTaskStartScheduler+0xc0>)
 80015a6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80015a8:	4b20      	ldr	r3, [pc, #128]	@ (800162c <vTaskStartScheduler+0xc0>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d002      	beq.n	80015b6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80015b0:	2301      	movs	r3, #1
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	e001      	b.n	80015ba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d102      	bne.n	80015c6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80015c0:	f000 fd04 	bl	8001fcc <xTimerCreateTimerTask>
 80015c4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d116      	bne.n	80015fa <vTaskStartScheduler+0x8e>
	__asm volatile
 80015cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80015d0:	f383 8811 	msr	BASEPRI, r3
 80015d4:	f3bf 8f6f 	isb	sy
 80015d8:	f3bf 8f4f 	dsb	sy
 80015dc:	613b      	str	r3, [r7, #16]
}
 80015de:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80015e0:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <vTaskStartScheduler+0xc4>)
 80015e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015e6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80015e8:	4b12      	ldr	r3, [pc, #72]	@ (8001634 <vTaskStartScheduler+0xc8>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80015ee:	4b12      	ldr	r3, [pc, #72]	@ (8001638 <vTaskStartScheduler+0xcc>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80015f4:	f001 f8d4 	bl	80027a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80015f8:	e00f      	b.n	800161a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001600:	d10b      	bne.n	800161a <vTaskStartScheduler+0xae>
	__asm volatile
 8001602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001606:	f383 8811 	msr	BASEPRI, r3
 800160a:	f3bf 8f6f 	isb	sy
 800160e:	f3bf 8f4f 	dsb	sy
 8001612:	60fb      	str	r3, [r7, #12]
}
 8001614:	bf00      	nop
 8001616:	bf00      	nop
 8001618:	e7fd      	b.n	8001616 <vTaskStartScheduler+0xaa>
}
 800161a:	bf00      	nop
 800161c:	3718      	adds	r7, #24
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	08003870 	.word	0x08003870
 8001628:	08001c5d 	.word	0x08001c5d
 800162c:	20000c70 	.word	0x20000c70
 8001630:	20000c6c 	.word	0x20000c6c
 8001634:	20000c58 	.word	0x20000c58
 8001638:	20000c50 	.word	0x20000c50

0800163c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001640:	4b04      	ldr	r3, [pc, #16]	@ (8001654 <vTaskSuspendAll+0x18>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	3301      	adds	r3, #1
 8001646:	4a03      	ldr	r2, [pc, #12]	@ (8001654 <vTaskSuspendAll+0x18>)
 8001648:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	20000c74 	.word	0x20000c74

08001658 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800165e:	2300      	movs	r3, #0
 8001660:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001662:	2300      	movs	r3, #0
 8001664:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001666:	4b42      	ldr	r3, [pc, #264]	@ (8001770 <xTaskResumeAll+0x118>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d10b      	bne.n	8001686 <xTaskResumeAll+0x2e>
	__asm volatile
 800166e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001672:	f383 8811 	msr	BASEPRI, r3
 8001676:	f3bf 8f6f 	isb	sy
 800167a:	f3bf 8f4f 	dsb	sy
 800167e:	603b      	str	r3, [r7, #0]
}
 8001680:	bf00      	nop
 8001682:	bf00      	nop
 8001684:	e7fd      	b.n	8001682 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001686:	f001 f92f 	bl	80028e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800168a:	4b39      	ldr	r3, [pc, #228]	@ (8001770 <xTaskResumeAll+0x118>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	3b01      	subs	r3, #1
 8001690:	4a37      	ldr	r2, [pc, #220]	@ (8001770 <xTaskResumeAll+0x118>)
 8001692:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001694:	4b36      	ldr	r3, [pc, #216]	@ (8001770 <xTaskResumeAll+0x118>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d162      	bne.n	8001762 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800169c:	4b35      	ldr	r3, [pc, #212]	@ (8001774 <xTaskResumeAll+0x11c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d05e      	beq.n	8001762 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80016a4:	e02f      	b.n	8001706 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80016a6:	4b34      	ldr	r3, [pc, #208]	@ (8001778 <xTaskResumeAll+0x120>)
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	3318      	adds	r3, #24
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff f81e 	bl	80006f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	3304      	adds	r3, #4
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff f819 	bl	80006f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016c6:	4b2d      	ldr	r3, [pc, #180]	@ (800177c <xTaskResumeAll+0x124>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d903      	bls.n	80016d6 <xTaskResumeAll+0x7e>
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d2:	4a2a      	ldr	r2, [pc, #168]	@ (800177c <xTaskResumeAll+0x124>)
 80016d4:	6013      	str	r3, [r2, #0]
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016da:	4613      	mov	r3, r2
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	4413      	add	r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	4a27      	ldr	r2, [pc, #156]	@ (8001780 <xTaskResumeAll+0x128>)
 80016e4:	441a      	add	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	3304      	adds	r3, #4
 80016ea:	4619      	mov	r1, r3
 80016ec:	4610      	mov	r0, r2
 80016ee:	f7fe ffa4 	bl	800063a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016f6:	4b23      	ldr	r3, [pc, #140]	@ (8001784 <xTaskResumeAll+0x12c>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d302      	bcc.n	8001706 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8001700:	4b21      	ldr	r3, [pc, #132]	@ (8001788 <xTaskResumeAll+0x130>)
 8001702:	2201      	movs	r2, #1
 8001704:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001706:	4b1c      	ldr	r3, [pc, #112]	@ (8001778 <xTaskResumeAll+0x120>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d1cb      	bne.n	80016a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001714:	f000 fb58 	bl	8001dc8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001718:	4b1c      	ldr	r3, [pc, #112]	@ (800178c <xTaskResumeAll+0x134>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d010      	beq.n	8001746 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001724:	f000 f846 	bl	80017b4 <xTaskIncrementTick>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d002      	beq.n	8001734 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800172e:	4b16      	ldr	r3, [pc, #88]	@ (8001788 <xTaskResumeAll+0x130>)
 8001730:	2201      	movs	r2, #1
 8001732:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3b01      	subs	r3, #1
 8001738:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1f1      	bne.n	8001724 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8001740:	4b12      	ldr	r3, [pc, #72]	@ (800178c <xTaskResumeAll+0x134>)
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001746:	4b10      	ldr	r3, [pc, #64]	@ (8001788 <xTaskResumeAll+0x130>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d009      	beq.n	8001762 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800174e:	2301      	movs	r3, #1
 8001750:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001752:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <xTaskResumeAll+0x138>)
 8001754:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	f3bf 8f4f 	dsb	sy
 800175e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001762:	f001 f8f3 	bl	800294c <vPortExitCritical>

	return xAlreadyYielded;
 8001766:	68bb      	ldr	r3, [r7, #8]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3710      	adds	r7, #16
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000c74 	.word	0x20000c74
 8001774:	20000c4c 	.word	0x20000c4c
 8001778:	20000c0c 	.word	0x20000c0c
 800177c:	20000c54 	.word	0x20000c54
 8001780:	2000077c 	.word	0x2000077c
 8001784:	20000778 	.word	0x20000778
 8001788:	20000c60 	.word	0x20000c60
 800178c:	20000c5c 	.word	0x20000c5c
 8001790:	e000ed04 	.word	0xe000ed04

08001794 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800179a:	4b05      	ldr	r3, [pc, #20]	@ (80017b0 <xTaskGetTickCount+0x1c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80017a0:	687b      	ldr	r3, [r7, #4]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000c50 	.word	0x20000c50

080017b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80017ba:	2300      	movs	r3, #0
 80017bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80017be:	4b4f      	ldr	r3, [pc, #316]	@ (80018fc <xTaskIncrementTick+0x148>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f040 8090 	bne.w	80018e8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80017c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001900 <xTaskIncrementTick+0x14c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	3301      	adds	r3, #1
 80017ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80017d0:	4a4b      	ldr	r2, [pc, #300]	@ (8001900 <xTaskIncrementTick+0x14c>)
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d121      	bne.n	8001820 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80017dc:	4b49      	ldr	r3, [pc, #292]	@ (8001904 <xTaskIncrementTick+0x150>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d00b      	beq.n	80017fe <xTaskIncrementTick+0x4a>
	__asm volatile
 80017e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017ea:	f383 8811 	msr	BASEPRI, r3
 80017ee:	f3bf 8f6f 	isb	sy
 80017f2:	f3bf 8f4f 	dsb	sy
 80017f6:	603b      	str	r3, [r7, #0]
}
 80017f8:	bf00      	nop
 80017fa:	bf00      	nop
 80017fc:	e7fd      	b.n	80017fa <xTaskIncrementTick+0x46>
 80017fe:	4b41      	ldr	r3, [pc, #260]	@ (8001904 <xTaskIncrementTick+0x150>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	4b40      	ldr	r3, [pc, #256]	@ (8001908 <xTaskIncrementTick+0x154>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a3e      	ldr	r2, [pc, #248]	@ (8001904 <xTaskIncrementTick+0x150>)
 800180a:	6013      	str	r3, [r2, #0]
 800180c:	4a3e      	ldr	r2, [pc, #248]	@ (8001908 <xTaskIncrementTick+0x154>)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	4b3e      	ldr	r3, [pc, #248]	@ (800190c <xTaskIncrementTick+0x158>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	3301      	adds	r3, #1
 8001818:	4a3c      	ldr	r2, [pc, #240]	@ (800190c <xTaskIncrementTick+0x158>)
 800181a:	6013      	str	r3, [r2, #0]
 800181c:	f000 fad4 	bl	8001dc8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001820:	4b3b      	ldr	r3, [pc, #236]	@ (8001910 <xTaskIncrementTick+0x15c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	429a      	cmp	r2, r3
 8001828:	d349      	bcc.n	80018be <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800182a:	4b36      	ldr	r3, [pc, #216]	@ (8001904 <xTaskIncrementTick+0x150>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d104      	bne.n	800183e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001834:	4b36      	ldr	r3, [pc, #216]	@ (8001910 <xTaskIncrementTick+0x15c>)
 8001836:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800183a:	601a      	str	r2, [r3, #0]
					break;
 800183c:	e03f      	b.n	80018be <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800183e:	4b31      	ldr	r3, [pc, #196]	@ (8001904 <xTaskIncrementTick+0x150>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	429a      	cmp	r2, r3
 8001854:	d203      	bcs.n	800185e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001856:	4a2e      	ldr	r2, [pc, #184]	@ (8001910 <xTaskIncrementTick+0x15c>)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800185c:	e02f      	b.n	80018be <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	3304      	adds	r3, #4
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe ff46 	bl	80006f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800186c:	2b00      	cmp	r3, #0
 800186e:	d004      	beq.n	800187a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	3318      	adds	r3, #24
 8001874:	4618      	mov	r0, r3
 8001876:	f7fe ff3d 	bl	80006f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800187e:	4b25      	ldr	r3, [pc, #148]	@ (8001914 <xTaskIncrementTick+0x160>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	429a      	cmp	r2, r3
 8001884:	d903      	bls.n	800188e <xTaskIncrementTick+0xda>
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800188a:	4a22      	ldr	r2, [pc, #136]	@ (8001914 <xTaskIncrementTick+0x160>)
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001892:	4613      	mov	r3, r2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4413      	add	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	4a1f      	ldr	r2, [pc, #124]	@ (8001918 <xTaskIncrementTick+0x164>)
 800189c:	441a      	add	r2, r3
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	3304      	adds	r3, #4
 80018a2:	4619      	mov	r1, r3
 80018a4:	4610      	mov	r0, r2
 80018a6:	f7fe fec8 	bl	800063a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018ae:	4b1b      	ldr	r3, [pc, #108]	@ (800191c <xTaskIncrementTick+0x168>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d3b8      	bcc.n	800182a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80018b8:	2301      	movs	r3, #1
 80018ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80018bc:	e7b5      	b.n	800182a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80018be:	4b17      	ldr	r3, [pc, #92]	@ (800191c <xTaskIncrementTick+0x168>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018c4:	4914      	ldr	r1, [pc, #80]	@ (8001918 <xTaskIncrementTick+0x164>)
 80018c6:	4613      	mov	r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	4413      	add	r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	440b      	add	r3, r1
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d901      	bls.n	80018da <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80018d6:	2301      	movs	r3, #1
 80018d8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80018da:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <xTaskIncrementTick+0x16c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d007      	beq.n	80018f2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80018e2:	2301      	movs	r3, #1
 80018e4:	617b      	str	r3, [r7, #20]
 80018e6:	e004      	b.n	80018f2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80018e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001924 <xTaskIncrementTick+0x170>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	3301      	adds	r3, #1
 80018ee:	4a0d      	ldr	r2, [pc, #52]	@ (8001924 <xTaskIncrementTick+0x170>)
 80018f0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80018f2:	697b      	ldr	r3, [r7, #20]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3718      	adds	r7, #24
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000c74 	.word	0x20000c74
 8001900:	20000c50 	.word	0x20000c50
 8001904:	20000c04 	.word	0x20000c04
 8001908:	20000c08 	.word	0x20000c08
 800190c:	20000c64 	.word	0x20000c64
 8001910:	20000c6c 	.word	0x20000c6c
 8001914:	20000c54 	.word	0x20000c54
 8001918:	2000077c 	.word	0x2000077c
 800191c:	20000778 	.word	0x20000778
 8001920:	20000c60 	.word	0x20000c60
 8001924:	20000c5c 	.word	0x20000c5c

08001928 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800192e:	4b28      	ldr	r3, [pc, #160]	@ (80019d0 <vTaskSwitchContext+0xa8>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d003      	beq.n	800193e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001936:	4b27      	ldr	r3, [pc, #156]	@ (80019d4 <vTaskSwitchContext+0xac>)
 8001938:	2201      	movs	r2, #1
 800193a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800193c:	e042      	b.n	80019c4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800193e:	4b25      	ldr	r3, [pc, #148]	@ (80019d4 <vTaskSwitchContext+0xac>)
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001944:	4b24      	ldr	r3, [pc, #144]	@ (80019d8 <vTaskSwitchContext+0xb0>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	e011      	b.n	8001970 <vTaskSwitchContext+0x48>
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d10b      	bne.n	800196a <vTaskSwitchContext+0x42>
	__asm volatile
 8001952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001956:	f383 8811 	msr	BASEPRI, r3
 800195a:	f3bf 8f6f 	isb	sy
 800195e:	f3bf 8f4f 	dsb	sy
 8001962:	607b      	str	r3, [r7, #4]
}
 8001964:	bf00      	nop
 8001966:	bf00      	nop
 8001968:	e7fd      	b.n	8001966 <vTaskSwitchContext+0x3e>
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	3b01      	subs	r3, #1
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	491a      	ldr	r1, [pc, #104]	@ (80019dc <vTaskSwitchContext+0xb4>)
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	4613      	mov	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	440b      	add	r3, r1
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0e3      	beq.n	800194c <vTaskSwitchContext+0x24>
 8001984:	68fa      	ldr	r2, [r7, #12]
 8001986:	4613      	mov	r3, r2
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	4413      	add	r3, r2
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	4a13      	ldr	r2, [pc, #76]	@ (80019dc <vTaskSwitchContext+0xb4>)
 8001990:	4413      	add	r3, r2
 8001992:	60bb      	str	r3, [r7, #8]
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	685a      	ldr	r2, [r3, #4]
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	605a      	str	r2, [r3, #4]
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	685a      	ldr	r2, [r3, #4]
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	3308      	adds	r3, #8
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d104      	bne.n	80019b4 <vTaskSwitchContext+0x8c>
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	685a      	ldr	r2, [r3, #4]
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	605a      	str	r2, [r3, #4]
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	4a09      	ldr	r2, [pc, #36]	@ (80019e0 <vTaskSwitchContext+0xb8>)
 80019bc:	6013      	str	r3, [r2, #0]
 80019be:	4a06      	ldr	r2, [pc, #24]	@ (80019d8 <vTaskSwitchContext+0xb0>)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6013      	str	r3, [r2, #0]
}
 80019c4:	bf00      	nop
 80019c6:	3714      	adds	r7, #20
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	20000c74 	.word	0x20000c74
 80019d4:	20000c60 	.word	0x20000c60
 80019d8:	20000c54 	.word	0x20000c54
 80019dc:	2000077c 	.word	0x2000077c
 80019e0:	20000778 	.word	0x20000778

080019e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d10b      	bne.n	8001a0c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80019f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019f8:	f383 8811 	msr	BASEPRI, r3
 80019fc:	f3bf 8f6f 	isb	sy
 8001a00:	f3bf 8f4f 	dsb	sy
 8001a04:	60fb      	str	r3, [r7, #12]
}
 8001a06:	bf00      	nop
 8001a08:	bf00      	nop
 8001a0a:	e7fd      	b.n	8001a08 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001a0c:	4b07      	ldr	r3, [pc, #28]	@ (8001a2c <vTaskPlaceOnEventList+0x48>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	3318      	adds	r3, #24
 8001a12:	4619      	mov	r1, r3
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f7fe fe34 	bl	8000682 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	6838      	ldr	r0, [r7, #0]
 8001a1e:	f000 fa81 	bl	8001f24 <prvAddCurrentTaskToDelayedList>
}
 8001a22:	bf00      	nop
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000778 	.word	0x20000778

08001a30 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d10b      	bne.n	8001a5a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8001a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a46:	f383 8811 	msr	BASEPRI, r3
 8001a4a:	f3bf 8f6f 	isb	sy
 8001a4e:	f3bf 8f4f 	dsb	sy
 8001a52:	617b      	str	r3, [r7, #20]
}
 8001a54:	bf00      	nop
 8001a56:	bf00      	nop
 8001a58:	e7fd      	b.n	8001a56 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a84 <vTaskPlaceOnEventListRestricted+0x54>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	3318      	adds	r3, #24
 8001a60:	4619      	mov	r1, r3
 8001a62:	68f8      	ldr	r0, [r7, #12]
 8001a64:	f7fe fde9 	bl	800063a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d002      	beq.n	8001a74 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8001a6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a72:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001a74:	6879      	ldr	r1, [r7, #4]
 8001a76:	68b8      	ldr	r0, [r7, #8]
 8001a78:	f000 fa54 	bl	8001f24 <prvAddCurrentTaskToDelayedList>
	}
 8001a7c:	bf00      	nop
 8001a7e:	3718      	adds	r7, #24
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20000778 	.word	0x20000778

08001a88 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d10b      	bne.n	8001ab6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8001a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001aa2:	f383 8811 	msr	BASEPRI, r3
 8001aa6:	f3bf 8f6f 	isb	sy
 8001aaa:	f3bf 8f4f 	dsb	sy
 8001aae:	60fb      	str	r3, [r7, #12]
}
 8001ab0:	bf00      	nop
 8001ab2:	bf00      	nop
 8001ab4:	e7fd      	b.n	8001ab2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	3318      	adds	r3, #24
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fe1a 	bl	80006f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b38 <xTaskRemoveFromEventList+0xb0>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d11d      	bne.n	8001b04 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	3304      	adds	r3, #4
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7fe fe11 	bl	80006f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ad6:	4b19      	ldr	r3, [pc, #100]	@ (8001b3c <xTaskRemoveFromEventList+0xb4>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d903      	bls.n	8001ae6 <xTaskRemoveFromEventList+0x5e>
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae2:	4a16      	ldr	r2, [pc, #88]	@ (8001b3c <xTaskRemoveFromEventList+0xb4>)
 8001ae4:	6013      	str	r3, [r2, #0]
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001aea:	4613      	mov	r3, r2
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	4413      	add	r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	4a13      	ldr	r2, [pc, #76]	@ (8001b40 <xTaskRemoveFromEventList+0xb8>)
 8001af4:	441a      	add	r2, r3
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	3304      	adds	r3, #4
 8001afa:	4619      	mov	r1, r3
 8001afc:	4610      	mov	r0, r2
 8001afe:	f7fe fd9c 	bl	800063a <vListInsertEnd>
 8001b02:	e005      	b.n	8001b10 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	3318      	adds	r3, #24
 8001b08:	4619      	mov	r1, r3
 8001b0a:	480e      	ldr	r0, [pc, #56]	@ (8001b44 <xTaskRemoveFromEventList+0xbc>)
 8001b0c:	f7fe fd95 	bl	800063a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b14:	4b0c      	ldr	r3, [pc, #48]	@ (8001b48 <xTaskRemoveFromEventList+0xc0>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d905      	bls.n	8001b2a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8001b22:	4b0a      	ldr	r3, [pc, #40]	@ (8001b4c <xTaskRemoveFromEventList+0xc4>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	e001      	b.n	8001b2e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8001b2e:	697b      	ldr	r3, [r7, #20]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20000c74 	.word	0x20000c74
 8001b3c:	20000c54 	.word	0x20000c54
 8001b40:	2000077c 	.word	0x2000077c
 8001b44:	20000c0c 	.word	0x20000c0c
 8001b48:	20000778 	.word	0x20000778
 8001b4c:	20000c60 	.word	0x20000c60

08001b50 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001b58:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <vTaskInternalSetTimeOutState+0x24>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001b60:	4b05      	ldr	r3, [pc, #20]	@ (8001b78 <vTaskInternalSetTimeOutState+0x28>)
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	605a      	str	r2, [r3, #4]
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	20000c64 	.word	0x20000c64
 8001b78:	20000c50 	.word	0x20000c50

08001b7c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b088      	sub	sp, #32
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d10b      	bne.n	8001ba4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8001b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b90:	f383 8811 	msr	BASEPRI, r3
 8001b94:	f3bf 8f6f 	isb	sy
 8001b98:	f3bf 8f4f 	dsb	sy
 8001b9c:	613b      	str	r3, [r7, #16]
}
 8001b9e:	bf00      	nop
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d10b      	bne.n	8001bc2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8001baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bae:	f383 8811 	msr	BASEPRI, r3
 8001bb2:	f3bf 8f6f 	isb	sy
 8001bb6:	f3bf 8f4f 	dsb	sy
 8001bba:	60fb      	str	r3, [r7, #12]
}
 8001bbc:	bf00      	nop
 8001bbe:	bf00      	nop
 8001bc0:	e7fd      	b.n	8001bbe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8001bc2:	f000 fe91 	bl	80028e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8001bc6:	4b1d      	ldr	r3, [pc, #116]	@ (8001c3c <xTaskCheckForTimeOut+0xc0>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001bde:	d102      	bne.n	8001be6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8001be0:	2300      	movs	r3, #0
 8001be2:	61fb      	str	r3, [r7, #28]
 8001be4:	e023      	b.n	8001c2e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	4b15      	ldr	r3, [pc, #84]	@ (8001c40 <xTaskCheckForTimeOut+0xc4>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d007      	beq.n	8001c02 <xTaskCheckForTimeOut+0x86>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d302      	bcc.n	8001c02 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	61fb      	str	r3, [r7, #28]
 8001c00:	e015      	b.n	8001c2e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d20b      	bcs.n	8001c24 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	1ad2      	subs	r2, r2, r3
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff ff99 	bl	8001b50 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	61fb      	str	r3, [r7, #28]
 8001c22:	e004      	b.n	8001c2e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8001c2e:	f000 fe8d 	bl	800294c <vPortExitCritical>

	return xReturn;
 8001c32:	69fb      	ldr	r3, [r7, #28]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3720      	adds	r7, #32
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20000c50 	.word	0x20000c50
 8001c40:	20000c64 	.word	0x20000c64

08001c44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8001c48:	4b03      	ldr	r3, [pc, #12]	@ (8001c58 <vTaskMissedYield+0x14>)
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	601a      	str	r2, [r3, #0]
}
 8001c4e:	bf00      	nop
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	20000c60 	.word	0x20000c60

08001c5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001c64:	f000 f852 	bl	8001d0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001c68:	4b06      	ldr	r3, [pc, #24]	@ (8001c84 <prvIdleTask+0x28>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d9f9      	bls.n	8001c64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8001c70:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <prvIdleTask+0x2c>)
 8001c72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	f3bf 8f4f 	dsb	sy
 8001c7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8001c80:	e7f0      	b.n	8001c64 <prvIdleTask+0x8>
 8001c82:	bf00      	nop
 8001c84:	2000077c 	.word	0x2000077c
 8001c88:	e000ed04 	.word	0xe000ed04

08001c8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001c92:	2300      	movs	r3, #0
 8001c94:	607b      	str	r3, [r7, #4]
 8001c96:	e00c      	b.n	8001cb2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	4413      	add	r3, r2
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	4a12      	ldr	r2, [pc, #72]	@ (8001cec <prvInitialiseTaskLists+0x60>)
 8001ca4:	4413      	add	r3, r2
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7fe fc9a 	bl	80005e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	607b      	str	r3, [r7, #4]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2b37      	cmp	r3, #55	@ 0x37
 8001cb6:	d9ef      	bls.n	8001c98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001cb8:	480d      	ldr	r0, [pc, #52]	@ (8001cf0 <prvInitialiseTaskLists+0x64>)
 8001cba:	f7fe fc91 	bl	80005e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001cbe:	480d      	ldr	r0, [pc, #52]	@ (8001cf4 <prvInitialiseTaskLists+0x68>)
 8001cc0:	f7fe fc8e 	bl	80005e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001cc4:	480c      	ldr	r0, [pc, #48]	@ (8001cf8 <prvInitialiseTaskLists+0x6c>)
 8001cc6:	f7fe fc8b 	bl	80005e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001cca:	480c      	ldr	r0, [pc, #48]	@ (8001cfc <prvInitialiseTaskLists+0x70>)
 8001ccc:	f7fe fc88 	bl	80005e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001cd0:	480b      	ldr	r0, [pc, #44]	@ (8001d00 <prvInitialiseTaskLists+0x74>)
 8001cd2:	f7fe fc85 	bl	80005e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d04 <prvInitialiseTaskLists+0x78>)
 8001cd8:	4a05      	ldr	r2, [pc, #20]	@ (8001cf0 <prvInitialiseTaskLists+0x64>)
 8001cda:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8001d08 <prvInitialiseTaskLists+0x7c>)
 8001cde:	4a05      	ldr	r2, [pc, #20]	@ (8001cf4 <prvInitialiseTaskLists+0x68>)
 8001ce0:	601a      	str	r2, [r3, #0]
}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	2000077c 	.word	0x2000077c
 8001cf0:	20000bdc 	.word	0x20000bdc
 8001cf4:	20000bf0 	.word	0x20000bf0
 8001cf8:	20000c0c 	.word	0x20000c0c
 8001cfc:	20000c20 	.word	0x20000c20
 8001d00:	20000c38 	.word	0x20000c38
 8001d04:	20000c04 	.word	0x20000c04
 8001d08:	20000c08 	.word	0x20000c08

08001d0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d12:	e019      	b.n	8001d48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8001d14:	f000 fde8 	bl	80028e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d18:	4b10      	ldr	r3, [pc, #64]	@ (8001d5c <prvCheckTasksWaitingTermination+0x50>)
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3304      	adds	r3, #4
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7fe fce5 	bl	80006f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d60 <prvCheckTasksWaitingTermination+0x54>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	4a0b      	ldr	r2, [pc, #44]	@ (8001d60 <prvCheckTasksWaitingTermination+0x54>)
 8001d32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001d34:	4b0b      	ldr	r3, [pc, #44]	@ (8001d64 <prvCheckTasksWaitingTermination+0x58>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d64 <prvCheckTasksWaitingTermination+0x58>)
 8001d3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8001d3e:	f000 fe05 	bl	800294c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f000 f810 	bl	8001d68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d48:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <prvCheckTasksWaitingTermination+0x58>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d1e1      	bne.n	8001d14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001d50:	bf00      	nop
 8001d52:	bf00      	nop
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20000c20 	.word	0x20000c20
 8001d60:	20000c4c 	.word	0x20000c4c
 8001d64:	20000c34 	.word	0x20000c34

08001d68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d108      	bne.n	8001d8c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f000 ff98 	bl	8002cb4 <vPortFree>
				vPortFree( pxTCB );
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 ff95 	bl	8002cb4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001d8a:	e019      	b.n	8001dc0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d103      	bne.n	8001d9e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 ff8c 	bl	8002cb4 <vPortFree>
	}
 8001d9c:	e010      	b.n	8001dc0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d00b      	beq.n	8001dc0 <prvDeleteTCB+0x58>
	__asm volatile
 8001da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dac:	f383 8811 	msr	BASEPRI, r3
 8001db0:	f3bf 8f6f 	isb	sy
 8001db4:	f3bf 8f4f 	dsb	sy
 8001db8:	60fb      	str	r3, [r7, #12]
}
 8001dba:	bf00      	nop
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <prvDeleteTCB+0x54>
	}
 8001dc0:	bf00      	nop
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001dce:	4b0c      	ldr	r3, [pc, #48]	@ (8001e00 <prvResetNextTaskUnblockTime+0x38>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d104      	bne.n	8001de2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e04 <prvResetNextTaskUnblockTime+0x3c>)
 8001dda:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001dde:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001de0:	e008      	b.n	8001df4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001de2:	4b07      	ldr	r3, [pc, #28]	@ (8001e00 <prvResetNextTaskUnblockTime+0x38>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	4a04      	ldr	r2, [pc, #16]	@ (8001e04 <prvResetNextTaskUnblockTime+0x3c>)
 8001df2:	6013      	str	r3, [r2, #0]
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	20000c04 	.word	0x20000c04
 8001e04:	20000c6c 	.word	0x20000c6c

08001e08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e3c <xTaskGetSchedulerState+0x34>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d102      	bne.n	8001e1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001e16:	2301      	movs	r3, #1
 8001e18:	607b      	str	r3, [r7, #4]
 8001e1a:	e008      	b.n	8001e2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e1c:	4b08      	ldr	r3, [pc, #32]	@ (8001e40 <xTaskGetSchedulerState+0x38>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d102      	bne.n	8001e2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001e24:	2302      	movs	r3, #2
 8001e26:	607b      	str	r3, [r7, #4]
 8001e28:	e001      	b.n	8001e2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001e2e:	687b      	ldr	r3, [r7, #4]
	}
 8001e30:	4618      	mov	r0, r3
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	20000c58 	.word	0x20000c58
 8001e40:	20000c74 	.word	0x20000c74

08001e44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d058      	beq.n	8001f0c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8001e5a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f18 <xTaskPriorityDisinherit+0xd4>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d00b      	beq.n	8001e7c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8001e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e68:	f383 8811 	msr	BASEPRI, r3
 8001e6c:	f3bf 8f6f 	isb	sy
 8001e70:	f3bf 8f4f 	dsb	sy
 8001e74:	60fb      	str	r3, [r7, #12]
}
 8001e76:	bf00      	nop
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d10b      	bne.n	8001e9c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8001e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e88:	f383 8811 	msr	BASEPRI, r3
 8001e8c:	f3bf 8f6f 	isb	sy
 8001e90:	f3bf 8f4f 	dsb	sy
 8001e94:	60bb      	str	r3, [r7, #8]
}
 8001e96:	bf00      	nop
 8001e98:	bf00      	nop
 8001e9a:	e7fd      	b.n	8001e98 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ea0:	1e5a      	subs	r2, r3, #1
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d02c      	beq.n	8001f0c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d128      	bne.n	8001f0c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	3304      	adds	r3, #4
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe fc18 	bl	80006f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001edc:	4b0f      	ldr	r3, [pc, #60]	@ (8001f1c <xTaskPriorityDisinherit+0xd8>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d903      	bls.n	8001eec <xTaskPriorityDisinherit+0xa8>
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ee8:	4a0c      	ldr	r2, [pc, #48]	@ (8001f1c <xTaskPriorityDisinherit+0xd8>)
 8001eea:	6013      	str	r3, [r2, #0]
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	4413      	add	r3, r2
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4a09      	ldr	r2, [pc, #36]	@ (8001f20 <xTaskPriorityDisinherit+0xdc>)
 8001efa:	441a      	add	r2, r3
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	3304      	adds	r3, #4
 8001f00:	4619      	mov	r1, r3
 8001f02:	4610      	mov	r0, r2
 8001f04:	f7fe fb99 	bl	800063a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8001f0c:	697b      	ldr	r3, [r7, #20]
	}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000778 	.word	0x20000778
 8001f1c:	20000c54 	.word	0x20000c54
 8001f20:	2000077c 	.word	0x2000077c

08001f24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001f2e:	4b21      	ldr	r3, [pc, #132]	@ (8001fb4 <prvAddCurrentTaskToDelayedList+0x90>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001f34:	4b20      	ldr	r3, [pc, #128]	@ (8001fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	3304      	adds	r3, #4
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe fbda 	bl	80006f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f46:	d10a      	bne.n	8001f5e <prvAddCurrentTaskToDelayedList+0x3a>
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d007      	beq.n	8001f5e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	3304      	adds	r3, #4
 8001f54:	4619      	mov	r1, r3
 8001f56:	4819      	ldr	r0, [pc, #100]	@ (8001fbc <prvAddCurrentTaskToDelayedList+0x98>)
 8001f58:	f7fe fb6f 	bl	800063a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001f5c:	e026      	b.n	8001fac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4413      	add	r3, r2
 8001f64:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001f66:	4b14      	ldr	r3, [pc, #80]	@ (8001fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	68ba      	ldr	r2, [r7, #8]
 8001f6c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001f6e:	68ba      	ldr	r2, [r7, #8]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d209      	bcs.n	8001f8a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f76:	4b12      	ldr	r3, [pc, #72]	@ (8001fc0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	3304      	adds	r3, #4
 8001f80:	4619      	mov	r1, r3
 8001f82:	4610      	mov	r0, r2
 8001f84:	f7fe fb7d 	bl	8000682 <vListInsert>
}
 8001f88:	e010      	b.n	8001fac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	3304      	adds	r3, #4
 8001f94:	4619      	mov	r1, r3
 8001f96:	4610      	mov	r0, r2
 8001f98:	f7fe fb73 	bl	8000682 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68ba      	ldr	r2, [r7, #8]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d202      	bcs.n	8001fac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8001fa6:	4a08      	ldr	r2, [pc, #32]	@ (8001fc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	6013      	str	r3, [r2, #0]
}
 8001fac:	bf00      	nop
 8001fae:	3710      	adds	r7, #16
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20000c50 	.word	0x20000c50
 8001fb8:	20000778 	.word	0x20000778
 8001fbc:	20000c38 	.word	0x20000c38
 8001fc0:	20000c08 	.word	0x20000c08
 8001fc4:	20000c04 	.word	0x20000c04
 8001fc8:	20000c6c 	.word	0x20000c6c

08001fcc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b08a      	sub	sp, #40	@ 0x28
 8001fd0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8001fd6:	f000 fb13 	bl	8002600 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8001fda:	4b1d      	ldr	r3, [pc, #116]	@ (8002050 <xTimerCreateTimerTask+0x84>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d021      	beq.n	8002026 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8001fea:	1d3a      	adds	r2, r7, #4
 8001fec:	f107 0108 	add.w	r1, r7, #8
 8001ff0:	f107 030c 	add.w	r3, r7, #12
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7fe fad9 	bl	80005ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8001ffa:	6879      	ldr	r1, [r7, #4]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	68fa      	ldr	r2, [r7, #12]
 8002000:	9202      	str	r2, [sp, #8]
 8002002:	9301      	str	r3, [sp, #4]
 8002004:	2302      	movs	r3, #2
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	2300      	movs	r3, #0
 800200a:	460a      	mov	r2, r1
 800200c:	4911      	ldr	r1, [pc, #68]	@ (8002054 <xTimerCreateTimerTask+0x88>)
 800200e:	4812      	ldr	r0, [pc, #72]	@ (8002058 <xTimerCreateTimerTask+0x8c>)
 8002010:	f7ff f8d0 	bl	80011b4 <xTaskCreateStatic>
 8002014:	4603      	mov	r3, r0
 8002016:	4a11      	ldr	r2, [pc, #68]	@ (800205c <xTimerCreateTimerTask+0x90>)
 8002018:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800201a:	4b10      	ldr	r3, [pc, #64]	@ (800205c <xTimerCreateTimerTask+0x90>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8002022:	2301      	movs	r3, #1
 8002024:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d10b      	bne.n	8002044 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800202c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002030:	f383 8811 	msr	BASEPRI, r3
 8002034:	f3bf 8f6f 	isb	sy
 8002038:	f3bf 8f4f 	dsb	sy
 800203c:	613b      	str	r3, [r7, #16]
}
 800203e:	bf00      	nop
 8002040:	bf00      	nop
 8002042:	e7fd      	b.n	8002040 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8002044:	697b      	ldr	r3, [r7, #20]
}
 8002046:	4618      	mov	r0, r3
 8002048:	3718      	adds	r7, #24
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000ca8 	.word	0x20000ca8
 8002054:	08003878 	.word	0x08003878
 8002058:	08002199 	.word	0x08002199
 800205c:	20000cac 	.word	0x20000cac

08002060 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08a      	sub	sp, #40	@ 0x28
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
 800206c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800206e:	2300      	movs	r3, #0
 8002070:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d10b      	bne.n	8002090 <xTimerGenericCommand+0x30>
	__asm volatile
 8002078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800207c:	f383 8811 	msr	BASEPRI, r3
 8002080:	f3bf 8f6f 	isb	sy
 8002084:	f3bf 8f4f 	dsb	sy
 8002088:	623b      	str	r3, [r7, #32]
}
 800208a:	bf00      	nop
 800208c:	bf00      	nop
 800208e:	e7fd      	b.n	800208c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002090:	4b19      	ldr	r3, [pc, #100]	@ (80020f8 <xTimerGenericCommand+0x98>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d02a      	beq.n	80020ee <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2b05      	cmp	r3, #5
 80020a8:	dc18      	bgt.n	80020dc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80020aa:	f7ff fead 	bl	8001e08 <xTaskGetSchedulerState>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d109      	bne.n	80020c8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80020b4:	4b10      	ldr	r3, [pc, #64]	@ (80020f8 <xTimerGenericCommand+0x98>)
 80020b6:	6818      	ldr	r0, [r3, #0]
 80020b8:	f107 0110 	add.w	r1, r7, #16
 80020bc:	2300      	movs	r3, #0
 80020be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020c0:	f7fe fc88 	bl	80009d4 <xQueueGenericSend>
 80020c4:	6278      	str	r0, [r7, #36]	@ 0x24
 80020c6:	e012      	b.n	80020ee <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80020c8:	4b0b      	ldr	r3, [pc, #44]	@ (80020f8 <xTimerGenericCommand+0x98>)
 80020ca:	6818      	ldr	r0, [r3, #0]
 80020cc:	f107 0110 	add.w	r1, r7, #16
 80020d0:	2300      	movs	r3, #0
 80020d2:	2200      	movs	r2, #0
 80020d4:	f7fe fc7e 	bl	80009d4 <xQueueGenericSend>
 80020d8:	6278      	str	r0, [r7, #36]	@ 0x24
 80020da:	e008      	b.n	80020ee <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80020dc:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <xTimerGenericCommand+0x98>)
 80020de:	6818      	ldr	r0, [r3, #0]
 80020e0:	f107 0110 	add.w	r1, r7, #16
 80020e4:	2300      	movs	r3, #0
 80020e6:	683a      	ldr	r2, [r7, #0]
 80020e8:	f7fe fd76 	bl	8000bd8 <xQueueGenericSendFromISR>
 80020ec:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80020ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3728      	adds	r7, #40	@ 0x28
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000ca8 	.word	0x20000ca8

080020fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b088      	sub	sp, #32
 8002100:	af02      	add	r7, sp, #8
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002106:	4b23      	ldr	r3, [pc, #140]	@ (8002194 <prvProcessExpiredTimer+0x98>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	3304      	adds	r3, #4
 8002114:	4618      	mov	r0, r3
 8002116:	f7fe faed 	bl	80006f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002120:	f003 0304 	and.w	r3, r3, #4
 8002124:	2b00      	cmp	r3, #0
 8002126:	d023      	beq.n	8002170 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	699a      	ldr	r2, [r3, #24]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	18d1      	adds	r1, r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	6978      	ldr	r0, [r7, #20]
 8002136:	f000 f8d5 	bl	80022e4 <prvInsertTimerInActiveList>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d020      	beq.n	8002182 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002140:	2300      	movs	r3, #0
 8002142:	9300      	str	r3, [sp, #0]
 8002144:	2300      	movs	r3, #0
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	2100      	movs	r1, #0
 800214a:	6978      	ldr	r0, [r7, #20]
 800214c:	f7ff ff88 	bl	8002060 <xTimerGenericCommand>
 8002150:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d114      	bne.n	8002182 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8002158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800215c:	f383 8811 	msr	BASEPRI, r3
 8002160:	f3bf 8f6f 	isb	sy
 8002164:	f3bf 8f4f 	dsb	sy
 8002168:	60fb      	str	r3, [r7, #12]
}
 800216a:	bf00      	nop
 800216c:	bf00      	nop
 800216e:	e7fd      	b.n	800216c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002176:	f023 0301 	bic.w	r3, r3, #1
 800217a:	b2da      	uxtb	r2, r3
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	6978      	ldr	r0, [r7, #20]
 8002188:	4798      	blx	r3
}
 800218a:	bf00      	nop
 800218c:	3718      	adds	r7, #24
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000ca0 	.word	0x20000ca0

08002198 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80021a0:	f107 0308 	add.w	r3, r7, #8
 80021a4:	4618      	mov	r0, r3
 80021a6:	f000 f859 	bl	800225c <prvGetNextExpireTime>
 80021aa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	4619      	mov	r1, r3
 80021b0:	68f8      	ldr	r0, [r7, #12]
 80021b2:	f000 f805 	bl	80021c0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80021b6:	f000 f8d7 	bl	8002368 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80021ba:	bf00      	nop
 80021bc:	e7f0      	b.n	80021a0 <prvTimerTask+0x8>
	...

080021c0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80021ca:	f7ff fa37 	bl	800163c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80021ce:	f107 0308 	add.w	r3, r7, #8
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 f866 	bl	80022a4 <prvSampleTimeNow>
 80021d8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d130      	bne.n	8002242 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d10a      	bne.n	80021fc <prvProcessTimerOrBlockTask+0x3c>
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d806      	bhi.n	80021fc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80021ee:	f7ff fa33 	bl	8001658 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80021f2:	68f9      	ldr	r1, [r7, #12]
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff ff81 	bl	80020fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80021fa:	e024      	b.n	8002246 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d008      	beq.n	8002214 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002202:	4b13      	ldr	r3, [pc, #76]	@ (8002250 <prvProcessTimerOrBlockTask+0x90>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d101      	bne.n	8002210 <prvProcessTimerOrBlockTask+0x50>
 800220c:	2301      	movs	r3, #1
 800220e:	e000      	b.n	8002212 <prvProcessTimerOrBlockTask+0x52>
 8002210:	2300      	movs	r3, #0
 8002212:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002214:	4b0f      	ldr	r3, [pc, #60]	@ (8002254 <prvProcessTimerOrBlockTask+0x94>)
 8002216:	6818      	ldr	r0, [r3, #0]
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	4619      	mov	r1, r3
 8002222:	f7fe ff93 	bl	800114c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002226:	f7ff fa17 	bl	8001658 <xTaskResumeAll>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d10a      	bne.n	8002246 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8002230:	4b09      	ldr	r3, [pc, #36]	@ (8002258 <prvProcessTimerOrBlockTask+0x98>)
 8002232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	f3bf 8f4f 	dsb	sy
 800223c:	f3bf 8f6f 	isb	sy
}
 8002240:	e001      	b.n	8002246 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8002242:	f7ff fa09 	bl	8001658 <xTaskResumeAll>
}
 8002246:	bf00      	nop
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000ca4 	.word	0x20000ca4
 8002254:	20000ca8 	.word	0x20000ca8
 8002258:	e000ed04 	.word	0xe000ed04

0800225c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002264:	4b0e      	ldr	r3, [pc, #56]	@ (80022a0 <prvGetNextExpireTime+0x44>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <prvGetNextExpireTime+0x16>
 800226e:	2201      	movs	r2, #1
 8002270:	e000      	b.n	8002274 <prvGetNextExpireTime+0x18>
 8002272:	2200      	movs	r2, #0
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d105      	bne.n	800228c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002280:	4b07      	ldr	r3, [pc, #28]	@ (80022a0 <prvGetNextExpireTime+0x44>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	e001      	b.n	8002290 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800228c:	2300      	movs	r3, #0
 800228e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002290:	68fb      	ldr	r3, [r7, #12]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	20000ca0 	.word	0x20000ca0

080022a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80022ac:	f7ff fa72 	bl	8001794 <xTaskGetTickCount>
 80022b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80022b2:	4b0b      	ldr	r3, [pc, #44]	@ (80022e0 <prvSampleTimeNow+0x3c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68fa      	ldr	r2, [r7, #12]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d205      	bcs.n	80022c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80022bc:	f000 f93a 	bl	8002534 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	601a      	str	r2, [r3, #0]
 80022c6:	e002      	b.n	80022ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80022ce:	4a04      	ldr	r2, [pc, #16]	@ (80022e0 <prvSampleTimeNow+0x3c>)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80022d4:	68fb      	ldr	r3, [r7, #12]
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000cb0 	.word	0x20000cb0

080022e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
 80022f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	68ba      	ldr	r2, [r7, #8]
 80022fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	429a      	cmp	r2, r3
 8002308:	d812      	bhi.n	8002330 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	1ad2      	subs	r2, r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	429a      	cmp	r2, r3
 8002316:	d302      	bcc.n	800231e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002318:	2301      	movs	r3, #1
 800231a:	617b      	str	r3, [r7, #20]
 800231c:	e01b      	b.n	8002356 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800231e:	4b10      	ldr	r3, [pc, #64]	@ (8002360 <prvInsertTimerInActiveList+0x7c>)
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	3304      	adds	r3, #4
 8002326:	4619      	mov	r1, r3
 8002328:	4610      	mov	r0, r2
 800232a:	f7fe f9aa 	bl	8000682 <vListInsert>
 800232e:	e012      	b.n	8002356 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	429a      	cmp	r2, r3
 8002336:	d206      	bcs.n	8002346 <prvInsertTimerInActiveList+0x62>
 8002338:	68ba      	ldr	r2, [r7, #8]
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	429a      	cmp	r2, r3
 800233e:	d302      	bcc.n	8002346 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8002340:	2301      	movs	r3, #1
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	e007      	b.n	8002356 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <prvInsertTimerInActiveList+0x80>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	3304      	adds	r3, #4
 800234e:	4619      	mov	r1, r3
 8002350:	4610      	mov	r0, r2
 8002352:	f7fe f996 	bl	8000682 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8002356:	697b      	ldr	r3, [r7, #20]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3718      	adds	r7, #24
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	20000ca4 	.word	0x20000ca4
 8002364:	20000ca0 	.word	0x20000ca0

08002368 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08e      	sub	sp, #56	@ 0x38
 800236c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800236e:	e0ce      	b.n	800250e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	da19      	bge.n	80023aa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8002376:	1d3b      	adds	r3, r7, #4
 8002378:	3304      	adds	r3, #4
 800237a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800237c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800237e:	2b00      	cmp	r3, #0
 8002380:	d10b      	bne.n	800239a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8002382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002386:	f383 8811 	msr	BASEPRI, r3
 800238a:	f3bf 8f6f 	isb	sy
 800238e:	f3bf 8f4f 	dsb	sy
 8002392:	61fb      	str	r3, [r7, #28]
}
 8002394:	bf00      	nop
 8002396:	bf00      	nop
 8002398:	e7fd      	b.n	8002396 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800239a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023a0:	6850      	ldr	r0, [r2, #4]
 80023a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023a4:	6892      	ldr	r2, [r2, #8]
 80023a6:	4611      	mov	r1, r2
 80023a8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f2c0 80ae 	blt.w	800250e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80023b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d004      	beq.n	80023c8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80023be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023c0:	3304      	adds	r3, #4
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7fe f996 	bl	80006f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80023c8:	463b      	mov	r3, r7
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff ff6a 	bl	80022a4 <prvSampleTimeNow>
 80023d0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b09      	cmp	r3, #9
 80023d6:	f200 8097 	bhi.w	8002508 <prvProcessReceivedCommands+0x1a0>
 80023da:	a201      	add	r2, pc, #4	@ (adr r2, 80023e0 <prvProcessReceivedCommands+0x78>)
 80023dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023e0:	08002409 	.word	0x08002409
 80023e4:	08002409 	.word	0x08002409
 80023e8:	08002409 	.word	0x08002409
 80023ec:	0800247f 	.word	0x0800247f
 80023f0:	08002493 	.word	0x08002493
 80023f4:	080024df 	.word	0x080024df
 80023f8:	08002409 	.word	0x08002409
 80023fc:	08002409 	.word	0x08002409
 8002400:	0800247f 	.word	0x0800247f
 8002404:	08002493 	.word	0x08002493
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800240a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	b2da      	uxtb	r2, r3
 8002414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002416:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	18d1      	adds	r1, r2, r3
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002426:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002428:	f7ff ff5c 	bl	80022e4 <prvInsertTimerInActiveList>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d06c      	beq.n	800250c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002438:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800243a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800243c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002440:	f003 0304 	and.w	r3, r3, #4
 8002444:	2b00      	cmp	r3, #0
 8002446:	d061      	beq.n	800250c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002448:	68ba      	ldr	r2, [r7, #8]
 800244a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	441a      	add	r2, r3
 8002450:	2300      	movs	r3, #0
 8002452:	9300      	str	r3, [sp, #0]
 8002454:	2300      	movs	r3, #0
 8002456:	2100      	movs	r1, #0
 8002458:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800245a:	f7ff fe01 	bl	8002060 <xTimerGenericCommand>
 800245e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8002460:	6a3b      	ldr	r3, [r7, #32]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d152      	bne.n	800250c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8002466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800246a:	f383 8811 	msr	BASEPRI, r3
 800246e:	f3bf 8f6f 	isb	sy
 8002472:	f3bf 8f4f 	dsb	sy
 8002476:	61bb      	str	r3, [r7, #24]
}
 8002478:	bf00      	nop
 800247a:	bf00      	nop
 800247c:	e7fd      	b.n	800247a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800247e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002480:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002484:	f023 0301 	bic.w	r3, r3, #1
 8002488:	b2da      	uxtb	r2, r3
 800248a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800248c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8002490:	e03d      	b.n	800250e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002494:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	b2da      	uxtb	r2, r3
 800249e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80024a4:	68ba      	ldr	r2, [r7, #8]
 80024a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80024aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10b      	bne.n	80024ca <prvProcessReceivedCommands+0x162>
	__asm volatile
 80024b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024b6:	f383 8811 	msr	BASEPRI, r3
 80024ba:	f3bf 8f6f 	isb	sy
 80024be:	f3bf 8f4f 	dsb	sy
 80024c2:	617b      	str	r3, [r7, #20]
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	e7fd      	b.n	80024c6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80024ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024cc:	699a      	ldr	r2, [r3, #24]
 80024ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d0:	18d1      	adds	r1, r2, r3
 80024d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80024d8:	f7ff ff04 	bl	80022e4 <prvInsertTimerInActiveList>
					break;
 80024dc:	e017      	b.n	800250e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80024de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d103      	bne.n	80024f4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80024ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80024ee:	f000 fbe1 	bl	8002cb4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80024f2:	e00c      	b.n	800250e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80024f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80024fa:	f023 0301 	bic.w	r3, r3, #1
 80024fe:	b2da      	uxtb	r2, r3
 8002500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002502:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8002506:	e002      	b.n	800250e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8002508:	bf00      	nop
 800250a:	e000      	b.n	800250e <prvProcessReceivedCommands+0x1a6>
					break;
 800250c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800250e:	4b08      	ldr	r3, [pc, #32]	@ (8002530 <prvProcessReceivedCommands+0x1c8>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	1d39      	adds	r1, r7, #4
 8002514:	2200      	movs	r2, #0
 8002516:	4618      	mov	r0, r3
 8002518:	f7fe fbfc 	bl	8000d14 <xQueueReceive>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	f47f af26 	bne.w	8002370 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop
 8002528:	3730      	adds	r7, #48	@ 0x30
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	20000ca8 	.word	0x20000ca8

08002534 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b088      	sub	sp, #32
 8002538:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800253a:	e049      	b.n	80025d0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800253c:	4b2e      	ldr	r3, [pc, #184]	@ (80025f8 <prvSwitchTimerLists+0xc4>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002546:	4b2c      	ldr	r3, [pc, #176]	@ (80025f8 <prvSwitchTimerLists+0xc4>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	3304      	adds	r3, #4
 8002554:	4618      	mov	r0, r3
 8002556:	f7fe f8cd 	bl	80006f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6a1b      	ldr	r3, [r3, #32]
 800255e:	68f8      	ldr	r0, [r7, #12]
 8002560:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002568:	f003 0304 	and.w	r3, r3, #4
 800256c:	2b00      	cmp	r3, #0
 800256e:	d02f      	beq.n	80025d0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	4413      	add	r3, r2
 8002578:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800257a:	68ba      	ldr	r2, [r7, #8]
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	429a      	cmp	r2, r3
 8002580:	d90e      	bls.n	80025a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	68ba      	ldr	r2, [r7, #8]
 8002586:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800258e:	4b1a      	ldr	r3, [pc, #104]	@ (80025f8 <prvSwitchTimerLists+0xc4>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	3304      	adds	r3, #4
 8002596:	4619      	mov	r1, r3
 8002598:	4610      	mov	r0, r2
 800259a:	f7fe f872 	bl	8000682 <vListInsert>
 800259e:	e017      	b.n	80025d0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80025a0:	2300      	movs	r3, #0
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	2300      	movs	r3, #0
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	2100      	movs	r1, #0
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f7ff fd58 	bl	8002060 <xTimerGenericCommand>
 80025b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d10b      	bne.n	80025d0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80025b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025bc:	f383 8811 	msr	BASEPRI, r3
 80025c0:	f3bf 8f6f 	isb	sy
 80025c4:	f3bf 8f4f 	dsb	sy
 80025c8:	603b      	str	r3, [r7, #0]
}
 80025ca:	bf00      	nop
 80025cc:	bf00      	nop
 80025ce:	e7fd      	b.n	80025cc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80025d0:	4b09      	ldr	r3, [pc, #36]	@ (80025f8 <prvSwitchTimerLists+0xc4>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1b0      	bne.n	800253c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80025da:	4b07      	ldr	r3, [pc, #28]	@ (80025f8 <prvSwitchTimerLists+0xc4>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80025e0:	4b06      	ldr	r3, [pc, #24]	@ (80025fc <prvSwitchTimerLists+0xc8>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a04      	ldr	r2, [pc, #16]	@ (80025f8 <prvSwitchTimerLists+0xc4>)
 80025e6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80025e8:	4a04      	ldr	r2, [pc, #16]	@ (80025fc <prvSwitchTimerLists+0xc8>)
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	6013      	str	r3, [r2, #0]
}
 80025ee:	bf00      	nop
 80025f0:	3718      	adds	r7, #24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	20000ca0 	.word	0x20000ca0
 80025fc:	20000ca4 	.word	0x20000ca4

08002600 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002606:	f000 f96f 	bl	80028e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800260a:	4b15      	ldr	r3, [pc, #84]	@ (8002660 <prvCheckForValidListAndQueue+0x60>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d120      	bne.n	8002654 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8002612:	4814      	ldr	r0, [pc, #80]	@ (8002664 <prvCheckForValidListAndQueue+0x64>)
 8002614:	f7fd ffe4 	bl	80005e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002618:	4813      	ldr	r0, [pc, #76]	@ (8002668 <prvCheckForValidListAndQueue+0x68>)
 800261a:	f7fd ffe1 	bl	80005e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800261e:	4b13      	ldr	r3, [pc, #76]	@ (800266c <prvCheckForValidListAndQueue+0x6c>)
 8002620:	4a10      	ldr	r2, [pc, #64]	@ (8002664 <prvCheckForValidListAndQueue+0x64>)
 8002622:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002624:	4b12      	ldr	r3, [pc, #72]	@ (8002670 <prvCheckForValidListAndQueue+0x70>)
 8002626:	4a10      	ldr	r2, [pc, #64]	@ (8002668 <prvCheckForValidListAndQueue+0x68>)
 8002628:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800262a:	2300      	movs	r3, #0
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	4b11      	ldr	r3, [pc, #68]	@ (8002674 <prvCheckForValidListAndQueue+0x74>)
 8002630:	4a11      	ldr	r2, [pc, #68]	@ (8002678 <prvCheckForValidListAndQueue+0x78>)
 8002632:	2110      	movs	r1, #16
 8002634:	200a      	movs	r0, #10
 8002636:	f7fe f8f1 	bl	800081c <xQueueGenericCreateStatic>
 800263a:	4603      	mov	r3, r0
 800263c:	4a08      	ldr	r2, [pc, #32]	@ (8002660 <prvCheckForValidListAndQueue+0x60>)
 800263e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002640:	4b07      	ldr	r3, [pc, #28]	@ (8002660 <prvCheckForValidListAndQueue+0x60>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d005      	beq.n	8002654 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002648:	4b05      	ldr	r3, [pc, #20]	@ (8002660 <prvCheckForValidListAndQueue+0x60>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	490b      	ldr	r1, [pc, #44]	@ (800267c <prvCheckForValidListAndQueue+0x7c>)
 800264e:	4618      	mov	r0, r3
 8002650:	f7fe fd52 	bl	80010f8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002654:	f000 f97a 	bl	800294c <vPortExitCritical>
}
 8002658:	bf00      	nop
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20000ca8 	.word	0x20000ca8
 8002664:	20000c78 	.word	0x20000c78
 8002668:	20000c8c 	.word	0x20000c8c
 800266c:	20000ca0 	.word	0x20000ca0
 8002670:	20000ca4 	.word	0x20000ca4
 8002674:	20000d54 	.word	0x20000d54
 8002678:	20000cb4 	.word	0x20000cb4
 800267c:	08003880 	.word	0x08003880

08002680 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	3b04      	subs	r3, #4
 8002690:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002698:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	3b04      	subs	r3, #4
 800269e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	f023 0201 	bic.w	r2, r3, #1
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	3b04      	subs	r3, #4
 80026ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80026b0:	4a0c      	ldr	r2, [pc, #48]	@ (80026e4 <pxPortInitialiseStack+0x64>)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	3b14      	subs	r3, #20
 80026ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	3b04      	subs	r3, #4
 80026c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f06f 0202 	mvn.w	r2, #2
 80026ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	3b20      	subs	r3, #32
 80026d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80026d6:	68fb      	ldr	r3, [r7, #12]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3714      	adds	r7, #20
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr
 80026e4:	080026e9 	.word	0x080026e9

080026e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80026ee:	2300      	movs	r3, #0
 80026f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80026f2:	4b13      	ldr	r3, [pc, #76]	@ (8002740 <prvTaskExitError+0x58>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026fa:	d00b      	beq.n	8002714 <prvTaskExitError+0x2c>
	__asm volatile
 80026fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002700:	f383 8811 	msr	BASEPRI, r3
 8002704:	f3bf 8f6f 	isb	sy
 8002708:	f3bf 8f4f 	dsb	sy
 800270c:	60fb      	str	r3, [r7, #12]
}
 800270e:	bf00      	nop
 8002710:	bf00      	nop
 8002712:	e7fd      	b.n	8002710 <prvTaskExitError+0x28>
	__asm volatile
 8002714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002718:	f383 8811 	msr	BASEPRI, r3
 800271c:	f3bf 8f6f 	isb	sy
 8002720:	f3bf 8f4f 	dsb	sy
 8002724:	60bb      	str	r3, [r7, #8]
}
 8002726:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002728:	bf00      	nop
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0fc      	beq.n	800272a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002730:	bf00      	nop
 8002732:	bf00      	nop
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	20000004 	.word	0x20000004
	...

08002750 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002750:	4b07      	ldr	r3, [pc, #28]	@ (8002770 <pxCurrentTCBConst2>)
 8002752:	6819      	ldr	r1, [r3, #0]
 8002754:	6808      	ldr	r0, [r1, #0]
 8002756:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800275a:	f380 8809 	msr	PSP, r0
 800275e:	f3bf 8f6f 	isb	sy
 8002762:	f04f 0000 	mov.w	r0, #0
 8002766:	f380 8811 	msr	BASEPRI, r0
 800276a:	4770      	bx	lr
 800276c:	f3af 8000 	nop.w

08002770 <pxCurrentTCBConst2>:
 8002770:	20000778 	.word	0x20000778
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002774:	bf00      	nop
 8002776:	bf00      	nop

08002778 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002778:	4808      	ldr	r0, [pc, #32]	@ (800279c <prvPortStartFirstTask+0x24>)
 800277a:	6800      	ldr	r0, [r0, #0]
 800277c:	6800      	ldr	r0, [r0, #0]
 800277e:	f380 8808 	msr	MSP, r0
 8002782:	f04f 0000 	mov.w	r0, #0
 8002786:	f380 8814 	msr	CONTROL, r0
 800278a:	b662      	cpsie	i
 800278c:	b661      	cpsie	f
 800278e:	f3bf 8f4f 	dsb	sy
 8002792:	f3bf 8f6f 	isb	sy
 8002796:	df00      	svc	0
 8002798:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800279a:	bf00      	nop
 800279c:	e000ed08 	.word	0xe000ed08

080027a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80027a6:	4b47      	ldr	r3, [pc, #284]	@ (80028c4 <xPortStartScheduler+0x124>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a47      	ldr	r2, [pc, #284]	@ (80028c8 <xPortStartScheduler+0x128>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d10b      	bne.n	80027c8 <xPortStartScheduler+0x28>
	__asm volatile
 80027b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027b4:	f383 8811 	msr	BASEPRI, r3
 80027b8:	f3bf 8f6f 	isb	sy
 80027bc:	f3bf 8f4f 	dsb	sy
 80027c0:	60fb      	str	r3, [r7, #12]
}
 80027c2:	bf00      	nop
 80027c4:	bf00      	nop
 80027c6:	e7fd      	b.n	80027c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80027c8:	4b3e      	ldr	r3, [pc, #248]	@ (80028c4 <xPortStartScheduler+0x124>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a3f      	ldr	r2, [pc, #252]	@ (80028cc <xPortStartScheduler+0x12c>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d10b      	bne.n	80027ea <xPortStartScheduler+0x4a>
	__asm volatile
 80027d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027d6:	f383 8811 	msr	BASEPRI, r3
 80027da:	f3bf 8f6f 	isb	sy
 80027de:	f3bf 8f4f 	dsb	sy
 80027e2:	613b      	str	r3, [r7, #16]
}
 80027e4:	bf00      	nop
 80027e6:	bf00      	nop
 80027e8:	e7fd      	b.n	80027e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80027ea:	4b39      	ldr	r3, [pc, #228]	@ (80028d0 <xPortStartScheduler+0x130>)
 80027ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	22ff      	movs	r2, #255	@ 0xff
 80027fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	b2db      	uxtb	r3, r3
 8002802:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002804:	78fb      	ldrb	r3, [r7, #3]
 8002806:	b2db      	uxtb	r3, r3
 8002808:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800280c:	b2da      	uxtb	r2, r3
 800280e:	4b31      	ldr	r3, [pc, #196]	@ (80028d4 <xPortStartScheduler+0x134>)
 8002810:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002812:	4b31      	ldr	r3, [pc, #196]	@ (80028d8 <xPortStartScheduler+0x138>)
 8002814:	2207      	movs	r2, #7
 8002816:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002818:	e009      	b.n	800282e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800281a:	4b2f      	ldr	r3, [pc, #188]	@ (80028d8 <xPortStartScheduler+0x138>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	3b01      	subs	r3, #1
 8002820:	4a2d      	ldr	r2, [pc, #180]	@ (80028d8 <xPortStartScheduler+0x138>)
 8002822:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002824:	78fb      	ldrb	r3, [r7, #3]
 8002826:	b2db      	uxtb	r3, r3
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	b2db      	uxtb	r3, r3
 800282c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800282e:	78fb      	ldrb	r3, [r7, #3]
 8002830:	b2db      	uxtb	r3, r3
 8002832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002836:	2b80      	cmp	r3, #128	@ 0x80
 8002838:	d0ef      	beq.n	800281a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800283a:	4b27      	ldr	r3, [pc, #156]	@ (80028d8 <xPortStartScheduler+0x138>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f1c3 0307 	rsb	r3, r3, #7
 8002842:	2b04      	cmp	r3, #4
 8002844:	d00b      	beq.n	800285e <xPortStartScheduler+0xbe>
	__asm volatile
 8002846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800284a:	f383 8811 	msr	BASEPRI, r3
 800284e:	f3bf 8f6f 	isb	sy
 8002852:	f3bf 8f4f 	dsb	sy
 8002856:	60bb      	str	r3, [r7, #8]
}
 8002858:	bf00      	nop
 800285a:	bf00      	nop
 800285c:	e7fd      	b.n	800285a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800285e:	4b1e      	ldr	r3, [pc, #120]	@ (80028d8 <xPortStartScheduler+0x138>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	021b      	lsls	r3, r3, #8
 8002864:	4a1c      	ldr	r2, [pc, #112]	@ (80028d8 <xPortStartScheduler+0x138>)
 8002866:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002868:	4b1b      	ldr	r3, [pc, #108]	@ (80028d8 <xPortStartScheduler+0x138>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002870:	4a19      	ldr	r2, [pc, #100]	@ (80028d8 <xPortStartScheduler+0x138>)
 8002872:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	b2da      	uxtb	r2, r3
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800287c:	4b17      	ldr	r3, [pc, #92]	@ (80028dc <xPortStartScheduler+0x13c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a16      	ldr	r2, [pc, #88]	@ (80028dc <xPortStartScheduler+0x13c>)
 8002882:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002886:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002888:	4b14      	ldr	r3, [pc, #80]	@ (80028dc <xPortStartScheduler+0x13c>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a13      	ldr	r2, [pc, #76]	@ (80028dc <xPortStartScheduler+0x13c>)
 800288e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002892:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002894:	f000 f8da 	bl	8002a4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002898:	4b11      	ldr	r3, [pc, #68]	@ (80028e0 <xPortStartScheduler+0x140>)
 800289a:	2200      	movs	r2, #0
 800289c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800289e:	f000 f8ef 	bl	8002a80 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80028a2:	4b10      	ldr	r3, [pc, #64]	@ (80028e4 <xPortStartScheduler+0x144>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a0f      	ldr	r2, [pc, #60]	@ (80028e4 <xPortStartScheduler+0x144>)
 80028a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80028ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80028ae:	f7ff ff63 	bl	8002778 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80028b2:	f7ff f839 	bl	8001928 <vTaskSwitchContext>
	prvTaskExitError();
 80028b6:	f7ff ff17 	bl	80026e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	e000ed00 	.word	0xe000ed00
 80028c8:	410fc271 	.word	0x410fc271
 80028cc:	410fc270 	.word	0x410fc270
 80028d0:	e000e400 	.word	0xe000e400
 80028d4:	20000da4 	.word	0x20000da4
 80028d8:	20000da8 	.word	0x20000da8
 80028dc:	e000ed20 	.word	0xe000ed20
 80028e0:	20000004 	.word	0x20000004
 80028e4:	e000ef34 	.word	0xe000ef34

080028e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
	__asm volatile
 80028ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028f2:	f383 8811 	msr	BASEPRI, r3
 80028f6:	f3bf 8f6f 	isb	sy
 80028fa:	f3bf 8f4f 	dsb	sy
 80028fe:	607b      	str	r3, [r7, #4]
}
 8002900:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002902:	4b10      	ldr	r3, [pc, #64]	@ (8002944 <vPortEnterCritical+0x5c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	3301      	adds	r3, #1
 8002908:	4a0e      	ldr	r2, [pc, #56]	@ (8002944 <vPortEnterCritical+0x5c>)
 800290a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800290c:	4b0d      	ldr	r3, [pc, #52]	@ (8002944 <vPortEnterCritical+0x5c>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d110      	bne.n	8002936 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002914:	4b0c      	ldr	r3, [pc, #48]	@ (8002948 <vPortEnterCritical+0x60>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00b      	beq.n	8002936 <vPortEnterCritical+0x4e>
	__asm volatile
 800291e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002922:	f383 8811 	msr	BASEPRI, r3
 8002926:	f3bf 8f6f 	isb	sy
 800292a:	f3bf 8f4f 	dsb	sy
 800292e:	603b      	str	r3, [r7, #0]
}
 8002930:	bf00      	nop
 8002932:	bf00      	nop
 8002934:	e7fd      	b.n	8002932 <vPortEnterCritical+0x4a>
	}
}
 8002936:	bf00      	nop
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	20000004 	.word	0x20000004
 8002948:	e000ed04 	.word	0xe000ed04

0800294c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002952:	4b12      	ldr	r3, [pc, #72]	@ (800299c <vPortExitCritical+0x50>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10b      	bne.n	8002972 <vPortExitCritical+0x26>
	__asm volatile
 800295a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800295e:	f383 8811 	msr	BASEPRI, r3
 8002962:	f3bf 8f6f 	isb	sy
 8002966:	f3bf 8f4f 	dsb	sy
 800296a:	607b      	str	r3, [r7, #4]
}
 800296c:	bf00      	nop
 800296e:	bf00      	nop
 8002970:	e7fd      	b.n	800296e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002972:	4b0a      	ldr	r3, [pc, #40]	@ (800299c <vPortExitCritical+0x50>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	3b01      	subs	r3, #1
 8002978:	4a08      	ldr	r2, [pc, #32]	@ (800299c <vPortExitCritical+0x50>)
 800297a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800297c:	4b07      	ldr	r3, [pc, #28]	@ (800299c <vPortExitCritical+0x50>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d105      	bne.n	8002990 <vPortExitCritical+0x44>
 8002984:	2300      	movs	r3, #0
 8002986:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	f383 8811 	msr	BASEPRI, r3
}
 800298e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	20000004 	.word	0x20000004

080029a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80029a0:	f3ef 8009 	mrs	r0, PSP
 80029a4:	f3bf 8f6f 	isb	sy
 80029a8:	4b15      	ldr	r3, [pc, #84]	@ (8002a00 <pxCurrentTCBConst>)
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	f01e 0f10 	tst.w	lr, #16
 80029b0:	bf08      	it	eq
 80029b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80029b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029ba:	6010      	str	r0, [r2, #0]
 80029bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80029c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80029c4:	f380 8811 	msr	BASEPRI, r0
 80029c8:	f3bf 8f4f 	dsb	sy
 80029cc:	f3bf 8f6f 	isb	sy
 80029d0:	f7fe ffaa 	bl	8001928 <vTaskSwitchContext>
 80029d4:	f04f 0000 	mov.w	r0, #0
 80029d8:	f380 8811 	msr	BASEPRI, r0
 80029dc:	bc09      	pop	{r0, r3}
 80029de:	6819      	ldr	r1, [r3, #0]
 80029e0:	6808      	ldr	r0, [r1, #0]
 80029e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029e6:	f01e 0f10 	tst.w	lr, #16
 80029ea:	bf08      	it	eq
 80029ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80029f0:	f380 8809 	msr	PSP, r0
 80029f4:	f3bf 8f6f 	isb	sy
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	f3af 8000 	nop.w

08002a00 <pxCurrentTCBConst>:
 8002a00:	20000778 	.word	0x20000778
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002a04:	bf00      	nop
 8002a06:	bf00      	nop

08002a08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
	__asm volatile
 8002a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a12:	f383 8811 	msr	BASEPRI, r3
 8002a16:	f3bf 8f6f 	isb	sy
 8002a1a:	f3bf 8f4f 	dsb	sy
 8002a1e:	607b      	str	r3, [r7, #4]
}
 8002a20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002a22:	f7fe fec7 	bl	80017b4 <xTaskIncrementTick>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d003      	beq.n	8002a34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002a2c:	4b06      	ldr	r3, [pc, #24]	@ (8002a48 <xPortSysTickHandler+0x40>)
 8002a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	2300      	movs	r3, #0
 8002a36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	f383 8811 	msr	BASEPRI, r3
}
 8002a3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002a40:	bf00      	nop
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	e000ed04 	.word	0xe000ed04

08002a4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002a50:	4b08      	ldr	r3, [pc, #32]	@ (8002a74 <vPortSetupTimerInterrupt+0x28>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002a56:	4b08      	ldr	r3, [pc, #32]	@ (8002a78 <vPortSetupTimerInterrupt+0x2c>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002a5c:	4b07      	ldr	r3, [pc, #28]	@ (8002a7c <vPortSetupTimerInterrupt+0x30>)
 8002a5e:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8002a62:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002a64:	4b03      	ldr	r3, [pc, #12]	@ (8002a74 <vPortSetupTimerInterrupt+0x28>)
 8002a66:	2207      	movs	r2, #7
 8002a68:	601a      	str	r2, [r3, #0]
}
 8002a6a:	bf00      	nop
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	e000e010 	.word	0xe000e010
 8002a78:	e000e018 	.word	0xe000e018
 8002a7c:	e000e014 	.word	0xe000e014

08002a80 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002a80:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002a90 <vPortEnableVFP+0x10>
 8002a84:	6801      	ldr	r1, [r0, #0]
 8002a86:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002a8a:	6001      	str	r1, [r0, #0]
 8002a8c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002a8e:	bf00      	nop
 8002a90:	e000ed88 	.word	0xe000ed88

08002a94 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8002a9a:	f3ef 8305 	mrs	r3, IPSR
 8002a9e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2b0f      	cmp	r3, #15
 8002aa4:	d915      	bls.n	8002ad2 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002aa6:	4a18      	ldr	r2, [pc, #96]	@ (8002b08 <vPortValidateInterruptPriority+0x74>)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4413      	add	r3, r2
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002ab0:	4b16      	ldr	r3, [pc, #88]	@ (8002b0c <vPortValidateInterruptPriority+0x78>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	7afa      	ldrb	r2, [r7, #11]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d20b      	bcs.n	8002ad2 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8002aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002abe:	f383 8811 	msr	BASEPRI, r3
 8002ac2:	f3bf 8f6f 	isb	sy
 8002ac6:	f3bf 8f4f 	dsb	sy
 8002aca:	607b      	str	r3, [r7, #4]
}
 8002acc:	bf00      	nop
 8002ace:	bf00      	nop
 8002ad0:	e7fd      	b.n	8002ace <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8002b10 <vPortValidateInterruptPriority+0x7c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002ada:	4b0e      	ldr	r3, [pc, #56]	@ (8002b14 <vPortValidateInterruptPriority+0x80>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d90b      	bls.n	8002afa <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8002ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ae6:	f383 8811 	msr	BASEPRI, r3
 8002aea:	f3bf 8f6f 	isb	sy
 8002aee:	f3bf 8f4f 	dsb	sy
 8002af2:	603b      	str	r3, [r7, #0]
}
 8002af4:	bf00      	nop
 8002af6:	bf00      	nop
 8002af8:	e7fd      	b.n	8002af6 <vPortValidateInterruptPriority+0x62>
	}
 8002afa:	bf00      	nop
 8002afc:	3714      	adds	r7, #20
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	e000e3f0 	.word	0xe000e3f0
 8002b0c:	20000da4 	.word	0x20000da4
 8002b10:	e000ed0c 	.word	0xe000ed0c
 8002b14:	20000da8 	.word	0x20000da8

08002b18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b08a      	sub	sp, #40	@ 0x28
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002b20:	2300      	movs	r3, #0
 8002b22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002b24:	f7fe fd8a 	bl	800163c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002b28:	4b5c      	ldr	r3, [pc, #368]	@ (8002c9c <pvPortMalloc+0x184>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d101      	bne.n	8002b34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002b30:	f000 f924 	bl	8002d7c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002b34:	4b5a      	ldr	r3, [pc, #360]	@ (8002ca0 <pvPortMalloc+0x188>)
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f040 8095 	bne.w	8002c6c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d01e      	beq.n	8002b86 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002b48:	2208      	movs	r2, #8
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d015      	beq.n	8002b86 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f023 0307 	bic.w	r3, r3, #7
 8002b60:	3308      	adds	r3, #8
 8002b62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d00b      	beq.n	8002b86 <pvPortMalloc+0x6e>
	__asm volatile
 8002b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b72:	f383 8811 	msr	BASEPRI, r3
 8002b76:	f3bf 8f6f 	isb	sy
 8002b7a:	f3bf 8f4f 	dsb	sy
 8002b7e:	617b      	str	r3, [r7, #20]
}
 8002b80:	bf00      	nop
 8002b82:	bf00      	nop
 8002b84:	e7fd      	b.n	8002b82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d06f      	beq.n	8002c6c <pvPortMalloc+0x154>
 8002b8c:	4b45      	ldr	r3, [pc, #276]	@ (8002ca4 <pvPortMalloc+0x18c>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d86a      	bhi.n	8002c6c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002b96:	4b44      	ldr	r3, [pc, #272]	@ (8002ca8 <pvPortMalloc+0x190>)
 8002b98:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002b9a:	4b43      	ldr	r3, [pc, #268]	@ (8002ca8 <pvPortMalloc+0x190>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002ba0:	e004      	b.n	8002bac <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d903      	bls.n	8002bbe <pvPortMalloc+0xa6>
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1f1      	bne.n	8002ba2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002bbe:	4b37      	ldr	r3, [pc, #220]	@ (8002c9c <pvPortMalloc+0x184>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d051      	beq.n	8002c6c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002bc8:	6a3b      	ldr	r3, [r7, #32]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2208      	movs	r2, #8
 8002bce:	4413      	add	r3, r2
 8002bd0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	6a3b      	ldr	r3, [r7, #32]
 8002bd8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	1ad2      	subs	r2, r2, r3
 8002be2:	2308      	movs	r3, #8
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d920      	bls.n	8002c2c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4413      	add	r3, r2
 8002bf0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	f003 0307 	and.w	r3, r3, #7
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00b      	beq.n	8002c14 <pvPortMalloc+0xfc>
	__asm volatile
 8002bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c00:	f383 8811 	msr	BASEPRI, r3
 8002c04:	f3bf 8f6f 	isb	sy
 8002c08:	f3bf 8f4f 	dsb	sy
 8002c0c:	613b      	str	r3, [r7, #16]
}
 8002c0e:	bf00      	nop
 8002c10:	bf00      	nop
 8002c12:	e7fd      	b.n	8002c10 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	1ad2      	subs	r2, r2, r3
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002c26:	69b8      	ldr	r0, [r7, #24]
 8002c28:	f000 f90a 	bl	8002e40 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ca4 <pvPortMalloc+0x18c>)
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	4a1b      	ldr	r2, [pc, #108]	@ (8002ca4 <pvPortMalloc+0x18c>)
 8002c38:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca4 <pvPortMalloc+0x18c>)
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cac <pvPortMalloc+0x194>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d203      	bcs.n	8002c4e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002c46:	4b17      	ldr	r3, [pc, #92]	@ (8002ca4 <pvPortMalloc+0x18c>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a18      	ldr	r2, [pc, #96]	@ (8002cac <pvPortMalloc+0x194>)
 8002c4c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c50:	685a      	ldr	r2, [r3, #4]
 8002c52:	4b13      	ldr	r3, [pc, #76]	@ (8002ca0 <pvPortMalloc+0x188>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	431a      	orrs	r2, r3
 8002c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5e:	2200      	movs	r2, #0
 8002c60:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8002c62:	4b13      	ldr	r3, [pc, #76]	@ (8002cb0 <pvPortMalloc+0x198>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	3301      	adds	r3, #1
 8002c68:	4a11      	ldr	r2, [pc, #68]	@ (8002cb0 <pvPortMalloc+0x198>)
 8002c6a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002c6c:	f7fe fcf4 	bl	8001658 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	f003 0307 	and.w	r3, r3, #7
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00b      	beq.n	8002c92 <pvPortMalloc+0x17a>
	__asm volatile
 8002c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c7e:	f383 8811 	msr	BASEPRI, r3
 8002c82:	f3bf 8f6f 	isb	sy
 8002c86:	f3bf 8f4f 	dsb	sy
 8002c8a:	60fb      	str	r3, [r7, #12]
}
 8002c8c:	bf00      	nop
 8002c8e:	bf00      	nop
 8002c90:	e7fd      	b.n	8002c8e <pvPortMalloc+0x176>
	return pvReturn;
 8002c92:	69fb      	ldr	r3, [r7, #28]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3728      	adds	r7, #40	@ 0x28
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	20002db4 	.word	0x20002db4
 8002ca0:	20002dc8 	.word	0x20002dc8
 8002ca4:	20002db8 	.word	0x20002db8
 8002ca8:	20002dac 	.word	0x20002dac
 8002cac:	20002dbc 	.word	0x20002dbc
 8002cb0:	20002dc0 	.word	0x20002dc0

08002cb4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d04f      	beq.n	8002d66 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002cc6:	2308      	movs	r3, #8
 8002cc8:	425b      	negs	r3, r3
 8002cca:	697a      	ldr	r2, [r7, #20]
 8002ccc:	4413      	add	r3, r2
 8002cce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	685a      	ldr	r2, [r3, #4]
 8002cd8:	4b25      	ldr	r3, [pc, #148]	@ (8002d70 <vPortFree+0xbc>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d10b      	bne.n	8002cfa <vPortFree+0x46>
	__asm volatile
 8002ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ce6:	f383 8811 	msr	BASEPRI, r3
 8002cea:	f3bf 8f6f 	isb	sy
 8002cee:	f3bf 8f4f 	dsb	sy
 8002cf2:	60fb      	str	r3, [r7, #12]
}
 8002cf4:	bf00      	nop
 8002cf6:	bf00      	nop
 8002cf8:	e7fd      	b.n	8002cf6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d00b      	beq.n	8002d1a <vPortFree+0x66>
	__asm volatile
 8002d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d06:	f383 8811 	msr	BASEPRI, r3
 8002d0a:	f3bf 8f6f 	isb	sy
 8002d0e:	f3bf 8f4f 	dsb	sy
 8002d12:	60bb      	str	r3, [r7, #8]
}
 8002d14:	bf00      	nop
 8002d16:	bf00      	nop
 8002d18:	e7fd      	b.n	8002d16 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	685a      	ldr	r2, [r3, #4]
 8002d1e:	4b14      	ldr	r3, [pc, #80]	@ (8002d70 <vPortFree+0xbc>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4013      	ands	r3, r2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d01e      	beq.n	8002d66 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d11a      	bne.n	8002d66 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	685a      	ldr	r2, [r3, #4]
 8002d34:	4b0e      	ldr	r3, [pc, #56]	@ (8002d70 <vPortFree+0xbc>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	43db      	mvns	r3, r3
 8002d3a:	401a      	ands	r2, r3
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002d40:	f7fe fc7c 	bl	800163c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	4b0a      	ldr	r3, [pc, #40]	@ (8002d74 <vPortFree+0xc0>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4413      	add	r3, r2
 8002d4e:	4a09      	ldr	r2, [pc, #36]	@ (8002d74 <vPortFree+0xc0>)
 8002d50:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002d52:	6938      	ldr	r0, [r7, #16]
 8002d54:	f000 f874 	bl	8002e40 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002d58:	4b07      	ldr	r3, [pc, #28]	@ (8002d78 <vPortFree+0xc4>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	4a06      	ldr	r2, [pc, #24]	@ (8002d78 <vPortFree+0xc4>)
 8002d60:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002d62:	f7fe fc79 	bl	8001658 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002d66:	bf00      	nop
 8002d68:	3718      	adds	r7, #24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	20002dc8 	.word	0x20002dc8
 8002d74:	20002db8 	.word	0x20002db8
 8002d78:	20002dc4 	.word	0x20002dc4

08002d7c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002d82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d86:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002d88:	4b27      	ldr	r3, [pc, #156]	@ (8002e28 <prvHeapInit+0xac>)
 8002d8a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00c      	beq.n	8002db0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	3307      	adds	r3, #7
 8002d9a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f023 0307 	bic.w	r3, r3, #7
 8002da2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002da4:	68ba      	ldr	r2, [r7, #8]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	4a1f      	ldr	r2, [pc, #124]	@ (8002e28 <prvHeapInit+0xac>)
 8002dac:	4413      	add	r3, r2
 8002dae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002db4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e2c <prvHeapInit+0xb0>)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002dba:	4b1c      	ldr	r3, [pc, #112]	@ (8002e2c <prvHeapInit+0xb0>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002dc8:	2208      	movs	r2, #8
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	1a9b      	subs	r3, r3, r2
 8002dce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f023 0307 	bic.w	r3, r3, #7
 8002dd6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	4a15      	ldr	r2, [pc, #84]	@ (8002e30 <prvHeapInit+0xb4>)
 8002ddc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002dde:	4b14      	ldr	r3, [pc, #80]	@ (8002e30 <prvHeapInit+0xb4>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2200      	movs	r2, #0
 8002de4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002de6:	4b12      	ldr	r3, [pc, #72]	@ (8002e30 <prvHeapInit+0xb4>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2200      	movs	r2, #0
 8002dec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	68fa      	ldr	r2, [r7, #12]
 8002df6:	1ad2      	subs	r2, r2, r3
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8002e30 <prvHeapInit+0xb4>)
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	4a0a      	ldr	r2, [pc, #40]	@ (8002e34 <prvHeapInit+0xb8>)
 8002e0a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	4a09      	ldr	r2, [pc, #36]	@ (8002e38 <prvHeapInit+0xbc>)
 8002e12:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002e14:	4b09      	ldr	r3, [pc, #36]	@ (8002e3c <prvHeapInit+0xc0>)
 8002e16:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002e1a:	601a      	str	r2, [r3, #0]
}
 8002e1c:	bf00      	nop
 8002e1e:	3714      	adds	r7, #20
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	20000dac 	.word	0x20000dac
 8002e2c:	20002dac 	.word	0x20002dac
 8002e30:	20002db4 	.word	0x20002db4
 8002e34:	20002dbc 	.word	0x20002dbc
 8002e38:	20002db8 	.word	0x20002db8
 8002e3c:	20002dc8 	.word	0x20002dc8

08002e40 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002e40:	b480      	push	{r7}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002e48:	4b28      	ldr	r3, [pc, #160]	@ (8002eec <prvInsertBlockIntoFreeList+0xac>)
 8002e4a:	60fb      	str	r3, [r7, #12]
 8002e4c:	e002      	b.n	8002e54 <prvInsertBlockIntoFreeList+0x14>
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	60fb      	str	r3, [r7, #12]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d8f7      	bhi.n	8002e4e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	4413      	add	r3, r2
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d108      	bne.n	8002e82 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	441a      	add	r2, r3
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	441a      	add	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d118      	bne.n	8002ec8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	4b15      	ldr	r3, [pc, #84]	@ (8002ef0 <prvInsertBlockIntoFreeList+0xb0>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d00d      	beq.n	8002ebe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	441a      	add	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	e008      	b.n	8002ed0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef0 <prvInsertBlockIntoFreeList+0xb0>)
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	e003      	b.n	8002ed0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d002      	beq.n	8002ede <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002ede:	bf00      	nop
 8002ee0:	3714      	adds	r7, #20
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	20002dac 	.word	0x20002dac
 8002ef0:	20002db4 	.word	0x20002db4

08002ef4 <siprintf>:
 8002ef4:	b40e      	push	{r1, r2, r3}
 8002ef6:	b510      	push	{r4, lr}
 8002ef8:	b09d      	sub	sp, #116	@ 0x74
 8002efa:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002efc:	9002      	str	r0, [sp, #8]
 8002efe:	9006      	str	r0, [sp, #24]
 8002f00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002f04:	480a      	ldr	r0, [pc, #40]	@ (8002f30 <siprintf+0x3c>)
 8002f06:	9107      	str	r1, [sp, #28]
 8002f08:	9104      	str	r1, [sp, #16]
 8002f0a:	490a      	ldr	r1, [pc, #40]	@ (8002f34 <siprintf+0x40>)
 8002f0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f10:	9105      	str	r1, [sp, #20]
 8002f12:	2400      	movs	r4, #0
 8002f14:	a902      	add	r1, sp, #8
 8002f16:	6800      	ldr	r0, [r0, #0]
 8002f18:	9301      	str	r3, [sp, #4]
 8002f1a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002f1c:	f000 f9a2 	bl	8003264 <_svfiprintf_r>
 8002f20:	9b02      	ldr	r3, [sp, #8]
 8002f22:	701c      	strb	r4, [r3, #0]
 8002f24:	b01d      	add	sp, #116	@ 0x74
 8002f26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f2a:	b003      	add	sp, #12
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20000008 	.word	0x20000008
 8002f34:	ffff0208 	.word	0xffff0208

08002f38 <memset>:
 8002f38:	4402      	add	r2, r0
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d100      	bne.n	8002f42 <memset+0xa>
 8002f40:	4770      	bx	lr
 8002f42:	f803 1b01 	strb.w	r1, [r3], #1
 8002f46:	e7f9      	b.n	8002f3c <memset+0x4>

08002f48 <__errno>:
 8002f48:	4b01      	ldr	r3, [pc, #4]	@ (8002f50 <__errno+0x8>)
 8002f4a:	6818      	ldr	r0, [r3, #0]
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	20000008 	.word	0x20000008

08002f54 <__libc_init_array>:
 8002f54:	b570      	push	{r4, r5, r6, lr}
 8002f56:	4d0d      	ldr	r5, [pc, #52]	@ (8002f8c <__libc_init_array+0x38>)
 8002f58:	4c0d      	ldr	r4, [pc, #52]	@ (8002f90 <__libc_init_array+0x3c>)
 8002f5a:	1b64      	subs	r4, r4, r5
 8002f5c:	10a4      	asrs	r4, r4, #2
 8002f5e:	2600      	movs	r6, #0
 8002f60:	42a6      	cmp	r6, r4
 8002f62:	d109      	bne.n	8002f78 <__libc_init_array+0x24>
 8002f64:	4d0b      	ldr	r5, [pc, #44]	@ (8002f94 <__libc_init_array+0x40>)
 8002f66:	4c0c      	ldr	r4, [pc, #48]	@ (8002f98 <__libc_init_array+0x44>)
 8002f68:	f000 fc64 	bl	8003834 <_init>
 8002f6c:	1b64      	subs	r4, r4, r5
 8002f6e:	10a4      	asrs	r4, r4, #2
 8002f70:	2600      	movs	r6, #0
 8002f72:	42a6      	cmp	r6, r4
 8002f74:	d105      	bne.n	8002f82 <__libc_init_array+0x2e>
 8002f76:	bd70      	pop	{r4, r5, r6, pc}
 8002f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f7c:	4798      	blx	r3
 8002f7e:	3601      	adds	r6, #1
 8002f80:	e7ee      	b.n	8002f60 <__libc_init_array+0xc>
 8002f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f86:	4798      	blx	r3
 8002f88:	3601      	adds	r6, #1
 8002f8a:	e7f2      	b.n	8002f72 <__libc_init_array+0x1e>
 8002f8c:	080038c0 	.word	0x080038c0
 8002f90:	080038c0 	.word	0x080038c0
 8002f94:	080038c0 	.word	0x080038c0
 8002f98:	080038c4 	.word	0x080038c4

08002f9c <__retarget_lock_acquire_recursive>:
 8002f9c:	4770      	bx	lr

08002f9e <__retarget_lock_release_recursive>:
 8002f9e:	4770      	bx	lr

08002fa0 <memcpy>:
 8002fa0:	440a      	add	r2, r1
 8002fa2:	4291      	cmp	r1, r2
 8002fa4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8002fa8:	d100      	bne.n	8002fac <memcpy+0xc>
 8002faa:	4770      	bx	lr
 8002fac:	b510      	push	{r4, lr}
 8002fae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002fb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002fb6:	4291      	cmp	r1, r2
 8002fb8:	d1f9      	bne.n	8002fae <memcpy+0xe>
 8002fba:	bd10      	pop	{r4, pc}

08002fbc <_free_r>:
 8002fbc:	b538      	push	{r3, r4, r5, lr}
 8002fbe:	4605      	mov	r5, r0
 8002fc0:	2900      	cmp	r1, #0
 8002fc2:	d041      	beq.n	8003048 <_free_r+0x8c>
 8002fc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fc8:	1f0c      	subs	r4, r1, #4
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	bfb8      	it	lt
 8002fce:	18e4      	addlt	r4, r4, r3
 8002fd0:	f000 f8e0 	bl	8003194 <__malloc_lock>
 8002fd4:	4a1d      	ldr	r2, [pc, #116]	@ (800304c <_free_r+0x90>)
 8002fd6:	6813      	ldr	r3, [r2, #0]
 8002fd8:	b933      	cbnz	r3, 8002fe8 <_free_r+0x2c>
 8002fda:	6063      	str	r3, [r4, #4]
 8002fdc:	6014      	str	r4, [r2, #0]
 8002fde:	4628      	mov	r0, r5
 8002fe0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002fe4:	f000 b8dc 	b.w	80031a0 <__malloc_unlock>
 8002fe8:	42a3      	cmp	r3, r4
 8002fea:	d908      	bls.n	8002ffe <_free_r+0x42>
 8002fec:	6820      	ldr	r0, [r4, #0]
 8002fee:	1821      	adds	r1, r4, r0
 8002ff0:	428b      	cmp	r3, r1
 8002ff2:	bf01      	itttt	eq
 8002ff4:	6819      	ldreq	r1, [r3, #0]
 8002ff6:	685b      	ldreq	r3, [r3, #4]
 8002ff8:	1809      	addeq	r1, r1, r0
 8002ffa:	6021      	streq	r1, [r4, #0]
 8002ffc:	e7ed      	b.n	8002fda <_free_r+0x1e>
 8002ffe:	461a      	mov	r2, r3
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	b10b      	cbz	r3, 8003008 <_free_r+0x4c>
 8003004:	42a3      	cmp	r3, r4
 8003006:	d9fa      	bls.n	8002ffe <_free_r+0x42>
 8003008:	6811      	ldr	r1, [r2, #0]
 800300a:	1850      	adds	r0, r2, r1
 800300c:	42a0      	cmp	r0, r4
 800300e:	d10b      	bne.n	8003028 <_free_r+0x6c>
 8003010:	6820      	ldr	r0, [r4, #0]
 8003012:	4401      	add	r1, r0
 8003014:	1850      	adds	r0, r2, r1
 8003016:	4283      	cmp	r3, r0
 8003018:	6011      	str	r1, [r2, #0]
 800301a:	d1e0      	bne.n	8002fde <_free_r+0x22>
 800301c:	6818      	ldr	r0, [r3, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	6053      	str	r3, [r2, #4]
 8003022:	4408      	add	r0, r1
 8003024:	6010      	str	r0, [r2, #0]
 8003026:	e7da      	b.n	8002fde <_free_r+0x22>
 8003028:	d902      	bls.n	8003030 <_free_r+0x74>
 800302a:	230c      	movs	r3, #12
 800302c:	602b      	str	r3, [r5, #0]
 800302e:	e7d6      	b.n	8002fde <_free_r+0x22>
 8003030:	6820      	ldr	r0, [r4, #0]
 8003032:	1821      	adds	r1, r4, r0
 8003034:	428b      	cmp	r3, r1
 8003036:	bf04      	itt	eq
 8003038:	6819      	ldreq	r1, [r3, #0]
 800303a:	685b      	ldreq	r3, [r3, #4]
 800303c:	6063      	str	r3, [r4, #4]
 800303e:	bf04      	itt	eq
 8003040:	1809      	addeq	r1, r1, r0
 8003042:	6021      	streq	r1, [r4, #0]
 8003044:	6054      	str	r4, [r2, #4]
 8003046:	e7ca      	b.n	8002fde <_free_r+0x22>
 8003048:	bd38      	pop	{r3, r4, r5, pc}
 800304a:	bf00      	nop
 800304c:	20002f10 	.word	0x20002f10

08003050 <sbrk_aligned>:
 8003050:	b570      	push	{r4, r5, r6, lr}
 8003052:	4e0f      	ldr	r6, [pc, #60]	@ (8003090 <sbrk_aligned+0x40>)
 8003054:	460c      	mov	r4, r1
 8003056:	6831      	ldr	r1, [r6, #0]
 8003058:	4605      	mov	r5, r0
 800305a:	b911      	cbnz	r1, 8003062 <sbrk_aligned+0x12>
 800305c:	f000 fba4 	bl	80037a8 <_sbrk_r>
 8003060:	6030      	str	r0, [r6, #0]
 8003062:	4621      	mov	r1, r4
 8003064:	4628      	mov	r0, r5
 8003066:	f000 fb9f 	bl	80037a8 <_sbrk_r>
 800306a:	1c43      	adds	r3, r0, #1
 800306c:	d103      	bne.n	8003076 <sbrk_aligned+0x26>
 800306e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003072:	4620      	mov	r0, r4
 8003074:	bd70      	pop	{r4, r5, r6, pc}
 8003076:	1cc4      	adds	r4, r0, #3
 8003078:	f024 0403 	bic.w	r4, r4, #3
 800307c:	42a0      	cmp	r0, r4
 800307e:	d0f8      	beq.n	8003072 <sbrk_aligned+0x22>
 8003080:	1a21      	subs	r1, r4, r0
 8003082:	4628      	mov	r0, r5
 8003084:	f000 fb90 	bl	80037a8 <_sbrk_r>
 8003088:	3001      	adds	r0, #1
 800308a:	d1f2      	bne.n	8003072 <sbrk_aligned+0x22>
 800308c:	e7ef      	b.n	800306e <sbrk_aligned+0x1e>
 800308e:	bf00      	nop
 8003090:	20002f0c 	.word	0x20002f0c

08003094 <_malloc_r>:
 8003094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003098:	1ccd      	adds	r5, r1, #3
 800309a:	f025 0503 	bic.w	r5, r5, #3
 800309e:	3508      	adds	r5, #8
 80030a0:	2d0c      	cmp	r5, #12
 80030a2:	bf38      	it	cc
 80030a4:	250c      	movcc	r5, #12
 80030a6:	2d00      	cmp	r5, #0
 80030a8:	4606      	mov	r6, r0
 80030aa:	db01      	blt.n	80030b0 <_malloc_r+0x1c>
 80030ac:	42a9      	cmp	r1, r5
 80030ae:	d904      	bls.n	80030ba <_malloc_r+0x26>
 80030b0:	230c      	movs	r3, #12
 80030b2:	6033      	str	r3, [r6, #0]
 80030b4:	2000      	movs	r0, #0
 80030b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003190 <_malloc_r+0xfc>
 80030be:	f000 f869 	bl	8003194 <__malloc_lock>
 80030c2:	f8d8 3000 	ldr.w	r3, [r8]
 80030c6:	461c      	mov	r4, r3
 80030c8:	bb44      	cbnz	r4, 800311c <_malloc_r+0x88>
 80030ca:	4629      	mov	r1, r5
 80030cc:	4630      	mov	r0, r6
 80030ce:	f7ff ffbf 	bl	8003050 <sbrk_aligned>
 80030d2:	1c43      	adds	r3, r0, #1
 80030d4:	4604      	mov	r4, r0
 80030d6:	d158      	bne.n	800318a <_malloc_r+0xf6>
 80030d8:	f8d8 4000 	ldr.w	r4, [r8]
 80030dc:	4627      	mov	r7, r4
 80030de:	2f00      	cmp	r7, #0
 80030e0:	d143      	bne.n	800316a <_malloc_r+0xd6>
 80030e2:	2c00      	cmp	r4, #0
 80030e4:	d04b      	beq.n	800317e <_malloc_r+0xea>
 80030e6:	6823      	ldr	r3, [r4, #0]
 80030e8:	4639      	mov	r1, r7
 80030ea:	4630      	mov	r0, r6
 80030ec:	eb04 0903 	add.w	r9, r4, r3
 80030f0:	f000 fb5a 	bl	80037a8 <_sbrk_r>
 80030f4:	4581      	cmp	r9, r0
 80030f6:	d142      	bne.n	800317e <_malloc_r+0xea>
 80030f8:	6821      	ldr	r1, [r4, #0]
 80030fa:	1a6d      	subs	r5, r5, r1
 80030fc:	4629      	mov	r1, r5
 80030fe:	4630      	mov	r0, r6
 8003100:	f7ff ffa6 	bl	8003050 <sbrk_aligned>
 8003104:	3001      	adds	r0, #1
 8003106:	d03a      	beq.n	800317e <_malloc_r+0xea>
 8003108:	6823      	ldr	r3, [r4, #0]
 800310a:	442b      	add	r3, r5
 800310c:	6023      	str	r3, [r4, #0]
 800310e:	f8d8 3000 	ldr.w	r3, [r8]
 8003112:	685a      	ldr	r2, [r3, #4]
 8003114:	bb62      	cbnz	r2, 8003170 <_malloc_r+0xdc>
 8003116:	f8c8 7000 	str.w	r7, [r8]
 800311a:	e00f      	b.n	800313c <_malloc_r+0xa8>
 800311c:	6822      	ldr	r2, [r4, #0]
 800311e:	1b52      	subs	r2, r2, r5
 8003120:	d420      	bmi.n	8003164 <_malloc_r+0xd0>
 8003122:	2a0b      	cmp	r2, #11
 8003124:	d917      	bls.n	8003156 <_malloc_r+0xc2>
 8003126:	1961      	adds	r1, r4, r5
 8003128:	42a3      	cmp	r3, r4
 800312a:	6025      	str	r5, [r4, #0]
 800312c:	bf18      	it	ne
 800312e:	6059      	strne	r1, [r3, #4]
 8003130:	6863      	ldr	r3, [r4, #4]
 8003132:	bf08      	it	eq
 8003134:	f8c8 1000 	streq.w	r1, [r8]
 8003138:	5162      	str	r2, [r4, r5]
 800313a:	604b      	str	r3, [r1, #4]
 800313c:	4630      	mov	r0, r6
 800313e:	f000 f82f 	bl	80031a0 <__malloc_unlock>
 8003142:	f104 000b 	add.w	r0, r4, #11
 8003146:	1d23      	adds	r3, r4, #4
 8003148:	f020 0007 	bic.w	r0, r0, #7
 800314c:	1ac2      	subs	r2, r0, r3
 800314e:	bf1c      	itt	ne
 8003150:	1a1b      	subne	r3, r3, r0
 8003152:	50a3      	strne	r3, [r4, r2]
 8003154:	e7af      	b.n	80030b6 <_malloc_r+0x22>
 8003156:	6862      	ldr	r2, [r4, #4]
 8003158:	42a3      	cmp	r3, r4
 800315a:	bf0c      	ite	eq
 800315c:	f8c8 2000 	streq.w	r2, [r8]
 8003160:	605a      	strne	r2, [r3, #4]
 8003162:	e7eb      	b.n	800313c <_malloc_r+0xa8>
 8003164:	4623      	mov	r3, r4
 8003166:	6864      	ldr	r4, [r4, #4]
 8003168:	e7ae      	b.n	80030c8 <_malloc_r+0x34>
 800316a:	463c      	mov	r4, r7
 800316c:	687f      	ldr	r7, [r7, #4]
 800316e:	e7b6      	b.n	80030de <_malloc_r+0x4a>
 8003170:	461a      	mov	r2, r3
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	42a3      	cmp	r3, r4
 8003176:	d1fb      	bne.n	8003170 <_malloc_r+0xdc>
 8003178:	2300      	movs	r3, #0
 800317a:	6053      	str	r3, [r2, #4]
 800317c:	e7de      	b.n	800313c <_malloc_r+0xa8>
 800317e:	230c      	movs	r3, #12
 8003180:	6033      	str	r3, [r6, #0]
 8003182:	4630      	mov	r0, r6
 8003184:	f000 f80c 	bl	80031a0 <__malloc_unlock>
 8003188:	e794      	b.n	80030b4 <_malloc_r+0x20>
 800318a:	6005      	str	r5, [r0, #0]
 800318c:	e7d6      	b.n	800313c <_malloc_r+0xa8>
 800318e:	bf00      	nop
 8003190:	20002f10 	.word	0x20002f10

08003194 <__malloc_lock>:
 8003194:	4801      	ldr	r0, [pc, #4]	@ (800319c <__malloc_lock+0x8>)
 8003196:	f7ff bf01 	b.w	8002f9c <__retarget_lock_acquire_recursive>
 800319a:	bf00      	nop
 800319c:	20002f08 	.word	0x20002f08

080031a0 <__malloc_unlock>:
 80031a0:	4801      	ldr	r0, [pc, #4]	@ (80031a8 <__malloc_unlock+0x8>)
 80031a2:	f7ff befc 	b.w	8002f9e <__retarget_lock_release_recursive>
 80031a6:	bf00      	nop
 80031a8:	20002f08 	.word	0x20002f08

080031ac <__ssputs_r>:
 80031ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031b0:	688e      	ldr	r6, [r1, #8]
 80031b2:	461f      	mov	r7, r3
 80031b4:	42be      	cmp	r6, r7
 80031b6:	680b      	ldr	r3, [r1, #0]
 80031b8:	4682      	mov	sl, r0
 80031ba:	460c      	mov	r4, r1
 80031bc:	4690      	mov	r8, r2
 80031be:	d82d      	bhi.n	800321c <__ssputs_r+0x70>
 80031c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80031c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80031c8:	d026      	beq.n	8003218 <__ssputs_r+0x6c>
 80031ca:	6965      	ldr	r5, [r4, #20]
 80031cc:	6909      	ldr	r1, [r1, #16]
 80031ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80031d2:	eba3 0901 	sub.w	r9, r3, r1
 80031d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80031da:	1c7b      	adds	r3, r7, #1
 80031dc:	444b      	add	r3, r9
 80031de:	106d      	asrs	r5, r5, #1
 80031e0:	429d      	cmp	r5, r3
 80031e2:	bf38      	it	cc
 80031e4:	461d      	movcc	r5, r3
 80031e6:	0553      	lsls	r3, r2, #21
 80031e8:	d527      	bpl.n	800323a <__ssputs_r+0x8e>
 80031ea:	4629      	mov	r1, r5
 80031ec:	f7ff ff52 	bl	8003094 <_malloc_r>
 80031f0:	4606      	mov	r6, r0
 80031f2:	b360      	cbz	r0, 800324e <__ssputs_r+0xa2>
 80031f4:	6921      	ldr	r1, [r4, #16]
 80031f6:	464a      	mov	r2, r9
 80031f8:	f7ff fed2 	bl	8002fa0 <memcpy>
 80031fc:	89a3      	ldrh	r3, [r4, #12]
 80031fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003206:	81a3      	strh	r3, [r4, #12]
 8003208:	6126      	str	r6, [r4, #16]
 800320a:	6165      	str	r5, [r4, #20]
 800320c:	444e      	add	r6, r9
 800320e:	eba5 0509 	sub.w	r5, r5, r9
 8003212:	6026      	str	r6, [r4, #0]
 8003214:	60a5      	str	r5, [r4, #8]
 8003216:	463e      	mov	r6, r7
 8003218:	42be      	cmp	r6, r7
 800321a:	d900      	bls.n	800321e <__ssputs_r+0x72>
 800321c:	463e      	mov	r6, r7
 800321e:	6820      	ldr	r0, [r4, #0]
 8003220:	4632      	mov	r2, r6
 8003222:	4641      	mov	r1, r8
 8003224:	f000 faa6 	bl	8003774 <memmove>
 8003228:	68a3      	ldr	r3, [r4, #8]
 800322a:	1b9b      	subs	r3, r3, r6
 800322c:	60a3      	str	r3, [r4, #8]
 800322e:	6823      	ldr	r3, [r4, #0]
 8003230:	4433      	add	r3, r6
 8003232:	6023      	str	r3, [r4, #0]
 8003234:	2000      	movs	r0, #0
 8003236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800323a:	462a      	mov	r2, r5
 800323c:	f000 fac4 	bl	80037c8 <_realloc_r>
 8003240:	4606      	mov	r6, r0
 8003242:	2800      	cmp	r0, #0
 8003244:	d1e0      	bne.n	8003208 <__ssputs_r+0x5c>
 8003246:	6921      	ldr	r1, [r4, #16]
 8003248:	4650      	mov	r0, sl
 800324a:	f7ff feb7 	bl	8002fbc <_free_r>
 800324e:	230c      	movs	r3, #12
 8003250:	f8ca 3000 	str.w	r3, [sl]
 8003254:	89a3      	ldrh	r3, [r4, #12]
 8003256:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800325a:	81a3      	strh	r3, [r4, #12]
 800325c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003260:	e7e9      	b.n	8003236 <__ssputs_r+0x8a>
	...

08003264 <_svfiprintf_r>:
 8003264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003268:	4698      	mov	r8, r3
 800326a:	898b      	ldrh	r3, [r1, #12]
 800326c:	061b      	lsls	r3, r3, #24
 800326e:	b09d      	sub	sp, #116	@ 0x74
 8003270:	4607      	mov	r7, r0
 8003272:	460d      	mov	r5, r1
 8003274:	4614      	mov	r4, r2
 8003276:	d510      	bpl.n	800329a <_svfiprintf_r+0x36>
 8003278:	690b      	ldr	r3, [r1, #16]
 800327a:	b973      	cbnz	r3, 800329a <_svfiprintf_r+0x36>
 800327c:	2140      	movs	r1, #64	@ 0x40
 800327e:	f7ff ff09 	bl	8003094 <_malloc_r>
 8003282:	6028      	str	r0, [r5, #0]
 8003284:	6128      	str	r0, [r5, #16]
 8003286:	b930      	cbnz	r0, 8003296 <_svfiprintf_r+0x32>
 8003288:	230c      	movs	r3, #12
 800328a:	603b      	str	r3, [r7, #0]
 800328c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003290:	b01d      	add	sp, #116	@ 0x74
 8003292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003296:	2340      	movs	r3, #64	@ 0x40
 8003298:	616b      	str	r3, [r5, #20]
 800329a:	2300      	movs	r3, #0
 800329c:	9309      	str	r3, [sp, #36]	@ 0x24
 800329e:	2320      	movs	r3, #32
 80032a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80032a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80032a8:	2330      	movs	r3, #48	@ 0x30
 80032aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003448 <_svfiprintf_r+0x1e4>
 80032ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80032b2:	f04f 0901 	mov.w	r9, #1
 80032b6:	4623      	mov	r3, r4
 80032b8:	469a      	mov	sl, r3
 80032ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80032be:	b10a      	cbz	r2, 80032c4 <_svfiprintf_r+0x60>
 80032c0:	2a25      	cmp	r2, #37	@ 0x25
 80032c2:	d1f9      	bne.n	80032b8 <_svfiprintf_r+0x54>
 80032c4:	ebba 0b04 	subs.w	fp, sl, r4
 80032c8:	d00b      	beq.n	80032e2 <_svfiprintf_r+0x7e>
 80032ca:	465b      	mov	r3, fp
 80032cc:	4622      	mov	r2, r4
 80032ce:	4629      	mov	r1, r5
 80032d0:	4638      	mov	r0, r7
 80032d2:	f7ff ff6b 	bl	80031ac <__ssputs_r>
 80032d6:	3001      	adds	r0, #1
 80032d8:	f000 80a7 	beq.w	800342a <_svfiprintf_r+0x1c6>
 80032dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80032de:	445a      	add	r2, fp
 80032e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80032e2:	f89a 3000 	ldrb.w	r3, [sl]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f000 809f 	beq.w	800342a <_svfiprintf_r+0x1c6>
 80032ec:	2300      	movs	r3, #0
 80032ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80032f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80032f6:	f10a 0a01 	add.w	sl, sl, #1
 80032fa:	9304      	str	r3, [sp, #16]
 80032fc:	9307      	str	r3, [sp, #28]
 80032fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003302:	931a      	str	r3, [sp, #104]	@ 0x68
 8003304:	4654      	mov	r4, sl
 8003306:	2205      	movs	r2, #5
 8003308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800330c:	484e      	ldr	r0, [pc, #312]	@ (8003448 <_svfiprintf_r+0x1e4>)
 800330e:	f7fc ff5f 	bl	80001d0 <memchr>
 8003312:	9a04      	ldr	r2, [sp, #16]
 8003314:	b9d8      	cbnz	r0, 800334e <_svfiprintf_r+0xea>
 8003316:	06d0      	lsls	r0, r2, #27
 8003318:	bf44      	itt	mi
 800331a:	2320      	movmi	r3, #32
 800331c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003320:	0711      	lsls	r1, r2, #28
 8003322:	bf44      	itt	mi
 8003324:	232b      	movmi	r3, #43	@ 0x2b
 8003326:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800332a:	f89a 3000 	ldrb.w	r3, [sl]
 800332e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003330:	d015      	beq.n	800335e <_svfiprintf_r+0xfa>
 8003332:	9a07      	ldr	r2, [sp, #28]
 8003334:	4654      	mov	r4, sl
 8003336:	2000      	movs	r0, #0
 8003338:	f04f 0c0a 	mov.w	ip, #10
 800333c:	4621      	mov	r1, r4
 800333e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003342:	3b30      	subs	r3, #48	@ 0x30
 8003344:	2b09      	cmp	r3, #9
 8003346:	d94b      	bls.n	80033e0 <_svfiprintf_r+0x17c>
 8003348:	b1b0      	cbz	r0, 8003378 <_svfiprintf_r+0x114>
 800334a:	9207      	str	r2, [sp, #28]
 800334c:	e014      	b.n	8003378 <_svfiprintf_r+0x114>
 800334e:	eba0 0308 	sub.w	r3, r0, r8
 8003352:	fa09 f303 	lsl.w	r3, r9, r3
 8003356:	4313      	orrs	r3, r2
 8003358:	9304      	str	r3, [sp, #16]
 800335a:	46a2      	mov	sl, r4
 800335c:	e7d2      	b.n	8003304 <_svfiprintf_r+0xa0>
 800335e:	9b03      	ldr	r3, [sp, #12]
 8003360:	1d19      	adds	r1, r3, #4
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	9103      	str	r1, [sp, #12]
 8003366:	2b00      	cmp	r3, #0
 8003368:	bfbb      	ittet	lt
 800336a:	425b      	neglt	r3, r3
 800336c:	f042 0202 	orrlt.w	r2, r2, #2
 8003370:	9307      	strge	r3, [sp, #28]
 8003372:	9307      	strlt	r3, [sp, #28]
 8003374:	bfb8      	it	lt
 8003376:	9204      	strlt	r2, [sp, #16]
 8003378:	7823      	ldrb	r3, [r4, #0]
 800337a:	2b2e      	cmp	r3, #46	@ 0x2e
 800337c:	d10a      	bne.n	8003394 <_svfiprintf_r+0x130>
 800337e:	7863      	ldrb	r3, [r4, #1]
 8003380:	2b2a      	cmp	r3, #42	@ 0x2a
 8003382:	d132      	bne.n	80033ea <_svfiprintf_r+0x186>
 8003384:	9b03      	ldr	r3, [sp, #12]
 8003386:	1d1a      	adds	r2, r3, #4
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	9203      	str	r2, [sp, #12]
 800338c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003390:	3402      	adds	r4, #2
 8003392:	9305      	str	r3, [sp, #20]
 8003394:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003458 <_svfiprintf_r+0x1f4>
 8003398:	7821      	ldrb	r1, [r4, #0]
 800339a:	2203      	movs	r2, #3
 800339c:	4650      	mov	r0, sl
 800339e:	f7fc ff17 	bl	80001d0 <memchr>
 80033a2:	b138      	cbz	r0, 80033b4 <_svfiprintf_r+0x150>
 80033a4:	9b04      	ldr	r3, [sp, #16]
 80033a6:	eba0 000a 	sub.w	r0, r0, sl
 80033aa:	2240      	movs	r2, #64	@ 0x40
 80033ac:	4082      	lsls	r2, r0
 80033ae:	4313      	orrs	r3, r2
 80033b0:	3401      	adds	r4, #1
 80033b2:	9304      	str	r3, [sp, #16]
 80033b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033b8:	4824      	ldr	r0, [pc, #144]	@ (800344c <_svfiprintf_r+0x1e8>)
 80033ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80033be:	2206      	movs	r2, #6
 80033c0:	f7fc ff06 	bl	80001d0 <memchr>
 80033c4:	2800      	cmp	r0, #0
 80033c6:	d036      	beq.n	8003436 <_svfiprintf_r+0x1d2>
 80033c8:	4b21      	ldr	r3, [pc, #132]	@ (8003450 <_svfiprintf_r+0x1ec>)
 80033ca:	bb1b      	cbnz	r3, 8003414 <_svfiprintf_r+0x1b0>
 80033cc:	9b03      	ldr	r3, [sp, #12]
 80033ce:	3307      	adds	r3, #7
 80033d0:	f023 0307 	bic.w	r3, r3, #7
 80033d4:	3308      	adds	r3, #8
 80033d6:	9303      	str	r3, [sp, #12]
 80033d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80033da:	4433      	add	r3, r6
 80033dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80033de:	e76a      	b.n	80032b6 <_svfiprintf_r+0x52>
 80033e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80033e4:	460c      	mov	r4, r1
 80033e6:	2001      	movs	r0, #1
 80033e8:	e7a8      	b.n	800333c <_svfiprintf_r+0xd8>
 80033ea:	2300      	movs	r3, #0
 80033ec:	3401      	adds	r4, #1
 80033ee:	9305      	str	r3, [sp, #20]
 80033f0:	4619      	mov	r1, r3
 80033f2:	f04f 0c0a 	mov.w	ip, #10
 80033f6:	4620      	mov	r0, r4
 80033f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80033fc:	3a30      	subs	r2, #48	@ 0x30
 80033fe:	2a09      	cmp	r2, #9
 8003400:	d903      	bls.n	800340a <_svfiprintf_r+0x1a6>
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0c6      	beq.n	8003394 <_svfiprintf_r+0x130>
 8003406:	9105      	str	r1, [sp, #20]
 8003408:	e7c4      	b.n	8003394 <_svfiprintf_r+0x130>
 800340a:	fb0c 2101 	mla	r1, ip, r1, r2
 800340e:	4604      	mov	r4, r0
 8003410:	2301      	movs	r3, #1
 8003412:	e7f0      	b.n	80033f6 <_svfiprintf_r+0x192>
 8003414:	ab03      	add	r3, sp, #12
 8003416:	9300      	str	r3, [sp, #0]
 8003418:	462a      	mov	r2, r5
 800341a:	4b0e      	ldr	r3, [pc, #56]	@ (8003454 <_svfiprintf_r+0x1f0>)
 800341c:	a904      	add	r1, sp, #16
 800341e:	4638      	mov	r0, r7
 8003420:	f3af 8000 	nop.w
 8003424:	1c42      	adds	r2, r0, #1
 8003426:	4606      	mov	r6, r0
 8003428:	d1d6      	bne.n	80033d8 <_svfiprintf_r+0x174>
 800342a:	89ab      	ldrh	r3, [r5, #12]
 800342c:	065b      	lsls	r3, r3, #25
 800342e:	f53f af2d 	bmi.w	800328c <_svfiprintf_r+0x28>
 8003432:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003434:	e72c      	b.n	8003290 <_svfiprintf_r+0x2c>
 8003436:	ab03      	add	r3, sp, #12
 8003438:	9300      	str	r3, [sp, #0]
 800343a:	462a      	mov	r2, r5
 800343c:	4b05      	ldr	r3, [pc, #20]	@ (8003454 <_svfiprintf_r+0x1f0>)
 800343e:	a904      	add	r1, sp, #16
 8003440:	4638      	mov	r0, r7
 8003442:	f000 f879 	bl	8003538 <_printf_i>
 8003446:	e7ed      	b.n	8003424 <_svfiprintf_r+0x1c0>
 8003448:	08003885 	.word	0x08003885
 800344c:	0800388f 	.word	0x0800388f
 8003450:	00000000 	.word	0x00000000
 8003454:	080031ad 	.word	0x080031ad
 8003458:	0800388b 	.word	0x0800388b

0800345c <_printf_common>:
 800345c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003460:	4616      	mov	r6, r2
 8003462:	4698      	mov	r8, r3
 8003464:	688a      	ldr	r2, [r1, #8]
 8003466:	690b      	ldr	r3, [r1, #16]
 8003468:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800346c:	4293      	cmp	r3, r2
 800346e:	bfb8      	it	lt
 8003470:	4613      	movlt	r3, r2
 8003472:	6033      	str	r3, [r6, #0]
 8003474:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003478:	4607      	mov	r7, r0
 800347a:	460c      	mov	r4, r1
 800347c:	b10a      	cbz	r2, 8003482 <_printf_common+0x26>
 800347e:	3301      	adds	r3, #1
 8003480:	6033      	str	r3, [r6, #0]
 8003482:	6823      	ldr	r3, [r4, #0]
 8003484:	0699      	lsls	r1, r3, #26
 8003486:	bf42      	ittt	mi
 8003488:	6833      	ldrmi	r3, [r6, #0]
 800348a:	3302      	addmi	r3, #2
 800348c:	6033      	strmi	r3, [r6, #0]
 800348e:	6825      	ldr	r5, [r4, #0]
 8003490:	f015 0506 	ands.w	r5, r5, #6
 8003494:	d106      	bne.n	80034a4 <_printf_common+0x48>
 8003496:	f104 0a19 	add.w	sl, r4, #25
 800349a:	68e3      	ldr	r3, [r4, #12]
 800349c:	6832      	ldr	r2, [r6, #0]
 800349e:	1a9b      	subs	r3, r3, r2
 80034a0:	42ab      	cmp	r3, r5
 80034a2:	dc26      	bgt.n	80034f2 <_printf_common+0x96>
 80034a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80034a8:	6822      	ldr	r2, [r4, #0]
 80034aa:	3b00      	subs	r3, #0
 80034ac:	bf18      	it	ne
 80034ae:	2301      	movne	r3, #1
 80034b0:	0692      	lsls	r2, r2, #26
 80034b2:	d42b      	bmi.n	800350c <_printf_common+0xb0>
 80034b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80034b8:	4641      	mov	r1, r8
 80034ba:	4638      	mov	r0, r7
 80034bc:	47c8      	blx	r9
 80034be:	3001      	adds	r0, #1
 80034c0:	d01e      	beq.n	8003500 <_printf_common+0xa4>
 80034c2:	6823      	ldr	r3, [r4, #0]
 80034c4:	6922      	ldr	r2, [r4, #16]
 80034c6:	f003 0306 	and.w	r3, r3, #6
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	bf02      	ittt	eq
 80034ce:	68e5      	ldreq	r5, [r4, #12]
 80034d0:	6833      	ldreq	r3, [r6, #0]
 80034d2:	1aed      	subeq	r5, r5, r3
 80034d4:	68a3      	ldr	r3, [r4, #8]
 80034d6:	bf0c      	ite	eq
 80034d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80034dc:	2500      	movne	r5, #0
 80034de:	4293      	cmp	r3, r2
 80034e0:	bfc4      	itt	gt
 80034e2:	1a9b      	subgt	r3, r3, r2
 80034e4:	18ed      	addgt	r5, r5, r3
 80034e6:	2600      	movs	r6, #0
 80034e8:	341a      	adds	r4, #26
 80034ea:	42b5      	cmp	r5, r6
 80034ec:	d11a      	bne.n	8003524 <_printf_common+0xc8>
 80034ee:	2000      	movs	r0, #0
 80034f0:	e008      	b.n	8003504 <_printf_common+0xa8>
 80034f2:	2301      	movs	r3, #1
 80034f4:	4652      	mov	r2, sl
 80034f6:	4641      	mov	r1, r8
 80034f8:	4638      	mov	r0, r7
 80034fa:	47c8      	blx	r9
 80034fc:	3001      	adds	r0, #1
 80034fe:	d103      	bne.n	8003508 <_printf_common+0xac>
 8003500:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003508:	3501      	adds	r5, #1
 800350a:	e7c6      	b.n	800349a <_printf_common+0x3e>
 800350c:	18e1      	adds	r1, r4, r3
 800350e:	1c5a      	adds	r2, r3, #1
 8003510:	2030      	movs	r0, #48	@ 0x30
 8003512:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003516:	4422      	add	r2, r4
 8003518:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800351c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003520:	3302      	adds	r3, #2
 8003522:	e7c7      	b.n	80034b4 <_printf_common+0x58>
 8003524:	2301      	movs	r3, #1
 8003526:	4622      	mov	r2, r4
 8003528:	4641      	mov	r1, r8
 800352a:	4638      	mov	r0, r7
 800352c:	47c8      	blx	r9
 800352e:	3001      	adds	r0, #1
 8003530:	d0e6      	beq.n	8003500 <_printf_common+0xa4>
 8003532:	3601      	adds	r6, #1
 8003534:	e7d9      	b.n	80034ea <_printf_common+0x8e>
	...

08003538 <_printf_i>:
 8003538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800353c:	7e0f      	ldrb	r7, [r1, #24]
 800353e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003540:	2f78      	cmp	r7, #120	@ 0x78
 8003542:	4691      	mov	r9, r2
 8003544:	4680      	mov	r8, r0
 8003546:	460c      	mov	r4, r1
 8003548:	469a      	mov	sl, r3
 800354a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800354e:	d807      	bhi.n	8003560 <_printf_i+0x28>
 8003550:	2f62      	cmp	r7, #98	@ 0x62
 8003552:	d80a      	bhi.n	800356a <_printf_i+0x32>
 8003554:	2f00      	cmp	r7, #0
 8003556:	f000 80d1 	beq.w	80036fc <_printf_i+0x1c4>
 800355a:	2f58      	cmp	r7, #88	@ 0x58
 800355c:	f000 80b8 	beq.w	80036d0 <_printf_i+0x198>
 8003560:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003564:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003568:	e03a      	b.n	80035e0 <_printf_i+0xa8>
 800356a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800356e:	2b15      	cmp	r3, #21
 8003570:	d8f6      	bhi.n	8003560 <_printf_i+0x28>
 8003572:	a101      	add	r1, pc, #4	@ (adr r1, 8003578 <_printf_i+0x40>)
 8003574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003578:	080035d1 	.word	0x080035d1
 800357c:	080035e5 	.word	0x080035e5
 8003580:	08003561 	.word	0x08003561
 8003584:	08003561 	.word	0x08003561
 8003588:	08003561 	.word	0x08003561
 800358c:	08003561 	.word	0x08003561
 8003590:	080035e5 	.word	0x080035e5
 8003594:	08003561 	.word	0x08003561
 8003598:	08003561 	.word	0x08003561
 800359c:	08003561 	.word	0x08003561
 80035a0:	08003561 	.word	0x08003561
 80035a4:	080036e3 	.word	0x080036e3
 80035a8:	0800360f 	.word	0x0800360f
 80035ac:	0800369d 	.word	0x0800369d
 80035b0:	08003561 	.word	0x08003561
 80035b4:	08003561 	.word	0x08003561
 80035b8:	08003705 	.word	0x08003705
 80035bc:	08003561 	.word	0x08003561
 80035c0:	0800360f 	.word	0x0800360f
 80035c4:	08003561 	.word	0x08003561
 80035c8:	08003561 	.word	0x08003561
 80035cc:	080036a5 	.word	0x080036a5
 80035d0:	6833      	ldr	r3, [r6, #0]
 80035d2:	1d1a      	adds	r2, r3, #4
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	6032      	str	r2, [r6, #0]
 80035d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80035dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80035e0:	2301      	movs	r3, #1
 80035e2:	e09c      	b.n	800371e <_printf_i+0x1e6>
 80035e4:	6833      	ldr	r3, [r6, #0]
 80035e6:	6820      	ldr	r0, [r4, #0]
 80035e8:	1d19      	adds	r1, r3, #4
 80035ea:	6031      	str	r1, [r6, #0]
 80035ec:	0606      	lsls	r6, r0, #24
 80035ee:	d501      	bpl.n	80035f4 <_printf_i+0xbc>
 80035f0:	681d      	ldr	r5, [r3, #0]
 80035f2:	e003      	b.n	80035fc <_printf_i+0xc4>
 80035f4:	0645      	lsls	r5, r0, #25
 80035f6:	d5fb      	bpl.n	80035f0 <_printf_i+0xb8>
 80035f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80035fc:	2d00      	cmp	r5, #0
 80035fe:	da03      	bge.n	8003608 <_printf_i+0xd0>
 8003600:	232d      	movs	r3, #45	@ 0x2d
 8003602:	426d      	negs	r5, r5
 8003604:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003608:	4858      	ldr	r0, [pc, #352]	@ (800376c <_printf_i+0x234>)
 800360a:	230a      	movs	r3, #10
 800360c:	e011      	b.n	8003632 <_printf_i+0xfa>
 800360e:	6821      	ldr	r1, [r4, #0]
 8003610:	6833      	ldr	r3, [r6, #0]
 8003612:	0608      	lsls	r0, r1, #24
 8003614:	f853 5b04 	ldr.w	r5, [r3], #4
 8003618:	d402      	bmi.n	8003620 <_printf_i+0xe8>
 800361a:	0649      	lsls	r1, r1, #25
 800361c:	bf48      	it	mi
 800361e:	b2ad      	uxthmi	r5, r5
 8003620:	2f6f      	cmp	r7, #111	@ 0x6f
 8003622:	4852      	ldr	r0, [pc, #328]	@ (800376c <_printf_i+0x234>)
 8003624:	6033      	str	r3, [r6, #0]
 8003626:	bf14      	ite	ne
 8003628:	230a      	movne	r3, #10
 800362a:	2308      	moveq	r3, #8
 800362c:	2100      	movs	r1, #0
 800362e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003632:	6866      	ldr	r6, [r4, #4]
 8003634:	60a6      	str	r6, [r4, #8]
 8003636:	2e00      	cmp	r6, #0
 8003638:	db05      	blt.n	8003646 <_printf_i+0x10e>
 800363a:	6821      	ldr	r1, [r4, #0]
 800363c:	432e      	orrs	r6, r5
 800363e:	f021 0104 	bic.w	r1, r1, #4
 8003642:	6021      	str	r1, [r4, #0]
 8003644:	d04b      	beq.n	80036de <_printf_i+0x1a6>
 8003646:	4616      	mov	r6, r2
 8003648:	fbb5 f1f3 	udiv	r1, r5, r3
 800364c:	fb03 5711 	mls	r7, r3, r1, r5
 8003650:	5dc7      	ldrb	r7, [r0, r7]
 8003652:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003656:	462f      	mov	r7, r5
 8003658:	42bb      	cmp	r3, r7
 800365a:	460d      	mov	r5, r1
 800365c:	d9f4      	bls.n	8003648 <_printf_i+0x110>
 800365e:	2b08      	cmp	r3, #8
 8003660:	d10b      	bne.n	800367a <_printf_i+0x142>
 8003662:	6823      	ldr	r3, [r4, #0]
 8003664:	07df      	lsls	r7, r3, #31
 8003666:	d508      	bpl.n	800367a <_printf_i+0x142>
 8003668:	6923      	ldr	r3, [r4, #16]
 800366a:	6861      	ldr	r1, [r4, #4]
 800366c:	4299      	cmp	r1, r3
 800366e:	bfde      	ittt	le
 8003670:	2330      	movle	r3, #48	@ 0x30
 8003672:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003676:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800367a:	1b92      	subs	r2, r2, r6
 800367c:	6122      	str	r2, [r4, #16]
 800367e:	f8cd a000 	str.w	sl, [sp]
 8003682:	464b      	mov	r3, r9
 8003684:	aa03      	add	r2, sp, #12
 8003686:	4621      	mov	r1, r4
 8003688:	4640      	mov	r0, r8
 800368a:	f7ff fee7 	bl	800345c <_printf_common>
 800368e:	3001      	adds	r0, #1
 8003690:	d14a      	bne.n	8003728 <_printf_i+0x1f0>
 8003692:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003696:	b004      	add	sp, #16
 8003698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800369c:	6823      	ldr	r3, [r4, #0]
 800369e:	f043 0320 	orr.w	r3, r3, #32
 80036a2:	6023      	str	r3, [r4, #0]
 80036a4:	4832      	ldr	r0, [pc, #200]	@ (8003770 <_printf_i+0x238>)
 80036a6:	2778      	movs	r7, #120	@ 0x78
 80036a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80036ac:	6823      	ldr	r3, [r4, #0]
 80036ae:	6831      	ldr	r1, [r6, #0]
 80036b0:	061f      	lsls	r7, r3, #24
 80036b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80036b6:	d402      	bmi.n	80036be <_printf_i+0x186>
 80036b8:	065f      	lsls	r7, r3, #25
 80036ba:	bf48      	it	mi
 80036bc:	b2ad      	uxthmi	r5, r5
 80036be:	6031      	str	r1, [r6, #0]
 80036c0:	07d9      	lsls	r1, r3, #31
 80036c2:	bf44      	itt	mi
 80036c4:	f043 0320 	orrmi.w	r3, r3, #32
 80036c8:	6023      	strmi	r3, [r4, #0]
 80036ca:	b11d      	cbz	r5, 80036d4 <_printf_i+0x19c>
 80036cc:	2310      	movs	r3, #16
 80036ce:	e7ad      	b.n	800362c <_printf_i+0xf4>
 80036d0:	4826      	ldr	r0, [pc, #152]	@ (800376c <_printf_i+0x234>)
 80036d2:	e7e9      	b.n	80036a8 <_printf_i+0x170>
 80036d4:	6823      	ldr	r3, [r4, #0]
 80036d6:	f023 0320 	bic.w	r3, r3, #32
 80036da:	6023      	str	r3, [r4, #0]
 80036dc:	e7f6      	b.n	80036cc <_printf_i+0x194>
 80036de:	4616      	mov	r6, r2
 80036e0:	e7bd      	b.n	800365e <_printf_i+0x126>
 80036e2:	6833      	ldr	r3, [r6, #0]
 80036e4:	6825      	ldr	r5, [r4, #0]
 80036e6:	6961      	ldr	r1, [r4, #20]
 80036e8:	1d18      	adds	r0, r3, #4
 80036ea:	6030      	str	r0, [r6, #0]
 80036ec:	062e      	lsls	r6, r5, #24
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	d501      	bpl.n	80036f6 <_printf_i+0x1be>
 80036f2:	6019      	str	r1, [r3, #0]
 80036f4:	e002      	b.n	80036fc <_printf_i+0x1c4>
 80036f6:	0668      	lsls	r0, r5, #25
 80036f8:	d5fb      	bpl.n	80036f2 <_printf_i+0x1ba>
 80036fa:	8019      	strh	r1, [r3, #0]
 80036fc:	2300      	movs	r3, #0
 80036fe:	6123      	str	r3, [r4, #16]
 8003700:	4616      	mov	r6, r2
 8003702:	e7bc      	b.n	800367e <_printf_i+0x146>
 8003704:	6833      	ldr	r3, [r6, #0]
 8003706:	1d1a      	adds	r2, r3, #4
 8003708:	6032      	str	r2, [r6, #0]
 800370a:	681e      	ldr	r6, [r3, #0]
 800370c:	6862      	ldr	r2, [r4, #4]
 800370e:	2100      	movs	r1, #0
 8003710:	4630      	mov	r0, r6
 8003712:	f7fc fd5d 	bl	80001d0 <memchr>
 8003716:	b108      	cbz	r0, 800371c <_printf_i+0x1e4>
 8003718:	1b80      	subs	r0, r0, r6
 800371a:	6060      	str	r0, [r4, #4]
 800371c:	6863      	ldr	r3, [r4, #4]
 800371e:	6123      	str	r3, [r4, #16]
 8003720:	2300      	movs	r3, #0
 8003722:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003726:	e7aa      	b.n	800367e <_printf_i+0x146>
 8003728:	6923      	ldr	r3, [r4, #16]
 800372a:	4632      	mov	r2, r6
 800372c:	4649      	mov	r1, r9
 800372e:	4640      	mov	r0, r8
 8003730:	47d0      	blx	sl
 8003732:	3001      	adds	r0, #1
 8003734:	d0ad      	beq.n	8003692 <_printf_i+0x15a>
 8003736:	6823      	ldr	r3, [r4, #0]
 8003738:	079b      	lsls	r3, r3, #30
 800373a:	d413      	bmi.n	8003764 <_printf_i+0x22c>
 800373c:	68e0      	ldr	r0, [r4, #12]
 800373e:	9b03      	ldr	r3, [sp, #12]
 8003740:	4298      	cmp	r0, r3
 8003742:	bfb8      	it	lt
 8003744:	4618      	movlt	r0, r3
 8003746:	e7a6      	b.n	8003696 <_printf_i+0x15e>
 8003748:	2301      	movs	r3, #1
 800374a:	4632      	mov	r2, r6
 800374c:	4649      	mov	r1, r9
 800374e:	4640      	mov	r0, r8
 8003750:	47d0      	blx	sl
 8003752:	3001      	adds	r0, #1
 8003754:	d09d      	beq.n	8003692 <_printf_i+0x15a>
 8003756:	3501      	adds	r5, #1
 8003758:	68e3      	ldr	r3, [r4, #12]
 800375a:	9903      	ldr	r1, [sp, #12]
 800375c:	1a5b      	subs	r3, r3, r1
 800375e:	42ab      	cmp	r3, r5
 8003760:	dcf2      	bgt.n	8003748 <_printf_i+0x210>
 8003762:	e7eb      	b.n	800373c <_printf_i+0x204>
 8003764:	2500      	movs	r5, #0
 8003766:	f104 0619 	add.w	r6, r4, #25
 800376a:	e7f5      	b.n	8003758 <_printf_i+0x220>
 800376c:	08003896 	.word	0x08003896
 8003770:	080038a7 	.word	0x080038a7

08003774 <memmove>:
 8003774:	4288      	cmp	r0, r1
 8003776:	b510      	push	{r4, lr}
 8003778:	eb01 0402 	add.w	r4, r1, r2
 800377c:	d902      	bls.n	8003784 <memmove+0x10>
 800377e:	4284      	cmp	r4, r0
 8003780:	4623      	mov	r3, r4
 8003782:	d807      	bhi.n	8003794 <memmove+0x20>
 8003784:	1e43      	subs	r3, r0, #1
 8003786:	42a1      	cmp	r1, r4
 8003788:	d008      	beq.n	800379c <memmove+0x28>
 800378a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800378e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003792:	e7f8      	b.n	8003786 <memmove+0x12>
 8003794:	4402      	add	r2, r0
 8003796:	4601      	mov	r1, r0
 8003798:	428a      	cmp	r2, r1
 800379a:	d100      	bne.n	800379e <memmove+0x2a>
 800379c:	bd10      	pop	{r4, pc}
 800379e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80037a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80037a6:	e7f7      	b.n	8003798 <memmove+0x24>

080037a8 <_sbrk_r>:
 80037a8:	b538      	push	{r3, r4, r5, lr}
 80037aa:	4d06      	ldr	r5, [pc, #24]	@ (80037c4 <_sbrk_r+0x1c>)
 80037ac:	2300      	movs	r3, #0
 80037ae:	4604      	mov	r4, r0
 80037b0:	4608      	mov	r0, r1
 80037b2:	602b      	str	r3, [r5, #0]
 80037b4:	f7fc fe5a 	bl	800046c <_sbrk>
 80037b8:	1c43      	adds	r3, r0, #1
 80037ba:	d102      	bne.n	80037c2 <_sbrk_r+0x1a>
 80037bc:	682b      	ldr	r3, [r5, #0]
 80037be:	b103      	cbz	r3, 80037c2 <_sbrk_r+0x1a>
 80037c0:	6023      	str	r3, [r4, #0]
 80037c2:	bd38      	pop	{r3, r4, r5, pc}
 80037c4:	20002f04 	.word	0x20002f04

080037c8 <_realloc_r>:
 80037c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037cc:	4607      	mov	r7, r0
 80037ce:	4614      	mov	r4, r2
 80037d0:	460d      	mov	r5, r1
 80037d2:	b921      	cbnz	r1, 80037de <_realloc_r+0x16>
 80037d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037d8:	4611      	mov	r1, r2
 80037da:	f7ff bc5b 	b.w	8003094 <_malloc_r>
 80037de:	b92a      	cbnz	r2, 80037ec <_realloc_r+0x24>
 80037e0:	f7ff fbec 	bl	8002fbc <_free_r>
 80037e4:	4625      	mov	r5, r4
 80037e6:	4628      	mov	r0, r5
 80037e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037ec:	f000 f81a 	bl	8003824 <_malloc_usable_size_r>
 80037f0:	4284      	cmp	r4, r0
 80037f2:	4606      	mov	r6, r0
 80037f4:	d802      	bhi.n	80037fc <_realloc_r+0x34>
 80037f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80037fa:	d8f4      	bhi.n	80037e6 <_realloc_r+0x1e>
 80037fc:	4621      	mov	r1, r4
 80037fe:	4638      	mov	r0, r7
 8003800:	f7ff fc48 	bl	8003094 <_malloc_r>
 8003804:	4680      	mov	r8, r0
 8003806:	b908      	cbnz	r0, 800380c <_realloc_r+0x44>
 8003808:	4645      	mov	r5, r8
 800380a:	e7ec      	b.n	80037e6 <_realloc_r+0x1e>
 800380c:	42b4      	cmp	r4, r6
 800380e:	4622      	mov	r2, r4
 8003810:	4629      	mov	r1, r5
 8003812:	bf28      	it	cs
 8003814:	4632      	movcs	r2, r6
 8003816:	f7ff fbc3 	bl	8002fa0 <memcpy>
 800381a:	4629      	mov	r1, r5
 800381c:	4638      	mov	r0, r7
 800381e:	f7ff fbcd 	bl	8002fbc <_free_r>
 8003822:	e7f1      	b.n	8003808 <_realloc_r+0x40>

08003824 <_malloc_usable_size_r>:
 8003824:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003828:	1f18      	subs	r0, r3, #4
 800382a:	2b00      	cmp	r3, #0
 800382c:	bfbc      	itt	lt
 800382e:	580b      	ldrlt	r3, [r1, r0]
 8003830:	18c0      	addlt	r0, r0, r3
 8003832:	4770      	bx	lr

08003834 <_init>:
 8003834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003836:	bf00      	nop
 8003838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800383a:	bc08      	pop	{r3}
 800383c:	469e      	mov	lr, r3
 800383e:	4770      	bx	lr

08003840 <_fini>:
 8003840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003842:	bf00      	nop
 8003844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003846:	bc08      	pop	{r3}
 8003848:	469e      	mov	lr, r3
 800384a:	4770      	bx	lr
