{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608996102606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608996102607 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TempControllerRoom EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"TempControllerRoom\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608996102650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608996102708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608996102709 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1608996102769 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1608996102769 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[2\] 1 1 -64 -3542 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -64 degrees (-3542 ps) for soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1608996102769 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[3\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1608996102769 ""}  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1608996102769 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608996102920 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608996102925 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608996103277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608996103277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608996103277 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608996103277 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 8225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608996103291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 8227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608996103291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 8229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608996103291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 8231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608996103291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 8233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608996103291 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608996103291 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608996103295 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1608996103385 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1608996104418 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608996104423 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608996104423 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608996104423 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608996104423 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608996104423 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1608996104423 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1608996104445 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu.sdc " "Reading SDC File: 'c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1608996104454 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u0\|soc_sdram_controller_0:sdram_controller_0\|m_addr\[0\] clk_in " "Register soc:u0\|soc_sdram_controller_0:sdram_controller_0\|m_addr\[0\] is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608996104488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608996104488 "|TempControllerRoom|clk_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "curr_cnt\[0\] " "Node: curr_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SAR:ADC0\|curr_conv\[4\] curr_cnt\[0\] " "Register SAR:ADC0\|curr_conv\[4\] is being clocked by curr_cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608996104489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608996104489 "|TempControllerRoom|curr_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pwm:PWM1_dev\|reg:reg0\|curr_state " "Node: pwm:PWM1_dev\|reg:reg0\|curr_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pwm:PWM1_dev\|reg:reg0\|next_val\[9\] pwm:PWM1_dev\|reg:reg0\|curr_state " "Latch pwm:PWM1_dev\|reg:reg0\|next_val\[9\] is being clocked by pwm:PWM1_dev\|reg:reg0\|curr_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608996104489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608996104489 "|TempControllerRoom|pwm:PWM1_dev|reg:reg0|curr_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pwm:PWM0_dev\|reg:reg0\|curr_state " "Node: pwm:PWM0_dev\|reg:reg0\|curr_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pwm:PWM0_dev\|reg:reg0\|next_val\[0\] pwm:PWM0_dev\|reg:reg0\|curr_state " "Latch pwm:PWM0_dev\|reg:reg0\|next_val\[0\] is being clocked by pwm:PWM0_dev\|reg:reg0\|curr_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608996104489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608996104489 "|TempControllerRoom|pwm:PWM0_dev|reg:reg0|curr_state"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1608996104527 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1608996104527 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1608996104527 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1608996104527 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1608996104527 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608996104527 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608996104527 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1608996104527 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1608996104528 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608996104528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608996104528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608996104528 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1608996104528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608996104888 ""}  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608996104888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608996104888 ""}  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608996104888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608996104888 ""}  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608996104888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|wire_pll7_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608996104888 ""}  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608996104888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608996104888 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 7634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608996104888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608996104888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_cnt\[1\]~0 " "Destination node next_cnt\[1\]~0" {  } { { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 4862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608996104888 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 3682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608996104888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pwm:PWM0_dev\|reg:reg0\|next_val\[1\]~0  " "Automatically promoted node pwm:PWM0_dev\|reg:reg0\|next_val\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608996104889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm:PWM0_dev\|reg:reg0\|curr_state " "Destination node pwm:PWM0_dev\|reg:reg0\|curr_state" {  } { { "reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608996104889 ""}  } { { "reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 4485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608996104889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pwm:PWM1_dev\|reg:reg0\|next_val\[1\]~0  " "Automatically promoted node pwm:PWM1_dev\|reg:reg0\|next_val\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608996104889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm:PWM1_dev\|reg:reg0\|curr_state " "Destination node pwm:PWM1_dev\|reg:reg0\|curr_state" {  } { { "reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608996104889 ""}  } { { "reg.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 4551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608996104889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608996104889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|cpu_resetrequest_d1~0 " "Destination node soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|cpu_resetrequest_d1~0" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 3490 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 6248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608996104889 ""}  } { { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 8035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608996104889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node soc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608996104890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc:u0\|soc_sdram_controller_0:sdram_controller_0\|active_rnw~2 " "Destination node soc:u0\|soc_sdram_controller_0:sdram_controller_0\|active_rnw~2" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 4406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc:u0\|soc_sdram_controller_0:sdram_controller_0\|active_cs_n~0 " "Destination node soc:u0\|soc_sdram_controller_0:sdram_controller_0\|active_cs_n~0" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 4428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc:u0\|soc_sdram_controller_0:sdram_controller_0\|active_cs_n~1 " "Destination node soc:u0\|soc_sdram_controller_0:sdram_controller_0\|active_cs_n~1" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 4429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|W_rf_wren " "Destination node soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/soc/submodules/soc_core0_cpu.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v" 3455 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc:u0\|soc_sdram_controller_0:sdram_controller_0\|i_refs\[0\] " "Destination node soc:u0\|soc_sdram_controller_0:sdram_controller_0\|i_refs\[0\]" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc:u0\|soc_sdram_controller_0:sdram_controller_0\|i_refs\[2\] " "Destination node soc:u0\|soc_sdram_controller_0:sdram_controller_0\|i_refs\[2\]" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 1372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc:u0\|soc_sdram_controller_0:sdram_controller_0\|i_refs\[1\] " "Destination node soc:u0\|soc_sdram_controller_0:sdram_controller_0\|i_refs\[1\]" {  } { { "db/ip/soc/submodules/soc_sdram_controller_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 1373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node soc:u0\|soc_core0:core0\|soc_core0_cpu:cpu\|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci\|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 6259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608996104890 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608996104890 ""}  } { { "db/ip/soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 2990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608996104890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608996105600 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608996105607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608996105608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608996105617 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1608996105647 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1608996105648 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1608996105648 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608996105649 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608996105662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608996105662 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608996105668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608996106292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1608996106300 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1608996106300 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1608996106300 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608996106300 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|pll7 clk\[2\] sdram_clk~output " "PLL \"soc:u0\|soc_altpll_0:altpll_0\|soc_altpll_0_altpll_75o2:sd1\|pll7\" output port clk\[2\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 151 -1 0 } } { "db/ip/soc/submodules/soc_altpll_0.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v" 301 0 0 } } { "db/ip/soc/soc.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/soc.vhd" 458 0 0 } } { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 143 0 0 } } { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1608996106372 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "soc_n " "Node \"soc_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "soc_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608996106489 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1608996106489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608996106489 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608996106506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608996107493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608996108236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608996108289 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608996109368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608996109368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608996110280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608996111824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608996111824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608996112212 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1608996112212 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608996112212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608996112216 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608996112467 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608996112502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608996113073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608996113075 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608996113877 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608996114946 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1608996115398 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "comp_in 3.3-V LVTTL 127 " "Pin comp_in uses I/O standard 3.3-V LVTTL at 127" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { comp_in } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "comp_in" } } } } { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1608996115423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart0_rx 3.3-V LVTTL 141 " "Pin uart0_rx uses I/O standard 3.3-V LVTTL at 141" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart0_rx } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart0_rx" } } } } { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1608996115423 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1608996115423 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0\[0\] a permanently enabled " "Pin gpio0\[0\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio0[0] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0\[0\]" } } } } { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608996115424 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0\[1\] a permanently enabled " "Pin gpio0\[1\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio0[1] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0\[1\]" } } } } { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608996115424 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0\[2\] a permanently enabled " "Pin gpio0\[2\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio0[2] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0\[2\]" } } } } { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608996115424 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0\[3\] a permanently enabled " "Pin gpio0\[3\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio0[3] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0\[3\]" } } } } { "TempControllerRoom.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608996115424 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1608996115424 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/output_files/TempControllerRoom.fit.smsg " "Generated suppressed messages file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/output_files/TempControllerRoom.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608996115729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5562 " "Peak virtual memory: 5562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608996117071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 16:21:57 2020 " "Processing ended: Sat Dec 26 16:21:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608996117071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608996117071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608996117071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608996117071 ""}
