
TESI_EVAL_PWM_READER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b84  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08003cc0  08003cc0  00004cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003d6c  08003d6c  00004d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08003d70  08003d70  00004d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000000c  20000008  08003d74  00005008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000f0  20000014  08003d80  00005014  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000104  08003d80  00005104  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00005014  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000ea54  00000000  00000000  00005044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002241  00000000  00000000  00013a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001478  00000000  00000000  00015ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000fa1  00000000  00000000  00017158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000209c0  00000000  00000000  000180f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000f7b1  00000000  00000000  00038ab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000d6bea  00000000  00000000  0004826a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0011ee54  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000056e8  00000000  00000000  0011ee98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000007f  00000000  00000000  00124580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000014 	.word	0x20000014
 8000158:	00000000 	.word	0x00000000
 800015c:	08003ca8 	.word	0x08003ca8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000018 	.word	0x20000018
 8000178:	08003ca8 	.word	0x08003ca8

0800017c <__aeabi_dmul>:
 800017c:	b570      	push	{r4, r5, r6, lr}
 800017e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000182:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000186:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800018a:	bf1d      	ittte	ne
 800018c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000190:	ea94 0f0c 	teqne	r4, ip
 8000194:	ea95 0f0c 	teqne	r5, ip
 8000198:	f000 f8de 	bleq	8000358 <__aeabi_dmul+0x1dc>
 800019c:	442c      	add	r4, r5
 800019e:	ea81 0603 	eor.w	r6, r1, r3
 80001a2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001a6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001aa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001ae:	bf18      	it	ne
 80001b0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80001b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80001b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80001bc:	d038      	beq.n	8000230 <__aeabi_dmul+0xb4>
 80001be:	fba0 ce02 	umull	ip, lr, r0, r2
 80001c2:	f04f 0500 	mov.w	r5, #0
 80001c6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001ca:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001ce:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001d2:	f04f 0600 	mov.w	r6, #0
 80001d6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001da:	f09c 0f00 	teq	ip, #0
 80001de:	bf18      	it	ne
 80001e0:	f04e 0e01 	orrne.w	lr, lr, #1
 80001e4:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001e8:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001ec:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001f0:	d204      	bcs.n	80001fc <__aeabi_dmul+0x80>
 80001f2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001f6:	416d      	adcs	r5, r5
 80001f8:	eb46 0606 	adc.w	r6, r6, r6
 80001fc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000200:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000204:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000208:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800020c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000210:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000214:	bf88      	it	hi
 8000216:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800021a:	d81e      	bhi.n	800025a <__aeabi_dmul+0xde>
 800021c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000220:	bf08      	it	eq
 8000222:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000226:	f150 0000 	adcs.w	r0, r0, #0
 800022a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800022e:	bd70      	pop	{r4, r5, r6, pc}
 8000230:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000234:	ea46 0101 	orr.w	r1, r6, r1
 8000238:	ea40 0002 	orr.w	r0, r0, r2
 800023c:	ea81 0103 	eor.w	r1, r1, r3
 8000240:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000244:	bfc2      	ittt	gt
 8000246:	ebd4 050c 	rsbsgt	r5, r4, ip
 800024a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800024e:	bd70      	popgt	{r4, r5, r6, pc}
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000254:	f04f 0e00 	mov.w	lr, #0
 8000258:	3c01      	subs	r4, #1
 800025a:	f300 80ab 	bgt.w	80003b4 <__aeabi_dmul+0x238>
 800025e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000262:	bfde      	ittt	le
 8000264:	2000      	movle	r0, #0
 8000266:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800026a:	bd70      	pople	{r4, r5, r6, pc}
 800026c:	f1c4 0400 	rsb	r4, r4, #0
 8000270:	3c20      	subs	r4, #32
 8000272:	da35      	bge.n	80002e0 <__aeabi_dmul+0x164>
 8000274:	340c      	adds	r4, #12
 8000276:	dc1b      	bgt.n	80002b0 <__aeabi_dmul+0x134>
 8000278:	f104 0414 	add.w	r4, r4, #20
 800027c:	f1c4 0520 	rsb	r5, r4, #32
 8000280:	fa00 f305 	lsl.w	r3, r0, r5
 8000284:	fa20 f004 	lsr.w	r0, r0, r4
 8000288:	fa01 f205 	lsl.w	r2, r1, r5
 800028c:	ea40 0002 	orr.w	r0, r0, r2
 8000290:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000294:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000298:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800029c:	fa21 f604 	lsr.w	r6, r1, r4
 80002a0:	eb42 0106 	adc.w	r1, r2, r6
 80002a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002a8:	bf08      	it	eq
 80002aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ae:	bd70      	pop	{r4, r5, r6, pc}
 80002b0:	f1c4 040c 	rsb	r4, r4, #12
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f304 	lsl.w	r3, r0, r4
 80002bc:	fa20 f005 	lsr.w	r0, r0, r5
 80002c0:	fa01 f204 	lsl.w	r2, r1, r4
 80002c4:	ea40 0002 	orr.w	r0, r0, r2
 80002c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002d0:	f141 0100 	adc.w	r1, r1, #0
 80002d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002d8:	bf08      	it	eq
 80002da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002de:	bd70      	pop	{r4, r5, r6, pc}
 80002e0:	f1c4 0520 	rsb	r5, r4, #32
 80002e4:	fa00 f205 	lsl.w	r2, r0, r5
 80002e8:	ea4e 0e02 	orr.w	lr, lr, r2
 80002ec:	fa20 f304 	lsr.w	r3, r0, r4
 80002f0:	fa01 f205 	lsl.w	r2, r1, r5
 80002f4:	ea43 0302 	orr.w	r3, r3, r2
 80002f8:	fa21 f004 	lsr.w	r0, r1, r4
 80002fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000300:	fa21 f204 	lsr.w	r2, r1, r4
 8000304:	ea20 0002 	bic.w	r0, r0, r2
 8000308:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800030c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000310:	bf08      	it	eq
 8000312:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000316:	bd70      	pop	{r4, r5, r6, pc}
 8000318:	f094 0f00 	teq	r4, #0
 800031c:	d10f      	bne.n	800033e <__aeabi_dmul+0x1c2>
 800031e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000322:	0040      	lsls	r0, r0, #1
 8000324:	eb41 0101 	adc.w	r1, r1, r1
 8000328:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800032c:	bf08      	it	eq
 800032e:	3c01      	subeq	r4, #1
 8000330:	d0f7      	beq.n	8000322 <__aeabi_dmul+0x1a6>
 8000332:	ea41 0106 	orr.w	r1, r1, r6
 8000336:	f095 0f00 	teq	r5, #0
 800033a:	bf18      	it	ne
 800033c:	4770      	bxne	lr
 800033e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000342:	0052      	lsls	r2, r2, #1
 8000344:	eb43 0303 	adc.w	r3, r3, r3
 8000348:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800034c:	bf08      	it	eq
 800034e:	3d01      	subeq	r5, #1
 8000350:	d0f7      	beq.n	8000342 <__aeabi_dmul+0x1c6>
 8000352:	ea43 0306 	orr.w	r3, r3, r6
 8000356:	4770      	bx	lr
 8000358:	ea94 0f0c 	teq	r4, ip
 800035c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000360:	bf18      	it	ne
 8000362:	ea95 0f0c 	teqne	r5, ip
 8000366:	d00c      	beq.n	8000382 <__aeabi_dmul+0x206>
 8000368:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800036c:	bf18      	it	ne
 800036e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000372:	d1d1      	bne.n	8000318 <__aeabi_dmul+0x19c>
 8000374:	ea81 0103 	eor.w	r1, r1, r3
 8000378:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800037c:	f04f 0000 	mov.w	r0, #0
 8000380:	bd70      	pop	{r4, r5, r6, pc}
 8000382:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000386:	bf06      	itte	eq
 8000388:	4610      	moveq	r0, r2
 800038a:	4619      	moveq	r1, r3
 800038c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000390:	d019      	beq.n	80003c6 <__aeabi_dmul+0x24a>
 8000392:	ea94 0f0c 	teq	r4, ip
 8000396:	d102      	bne.n	800039e <__aeabi_dmul+0x222>
 8000398:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800039c:	d113      	bne.n	80003c6 <__aeabi_dmul+0x24a>
 800039e:	ea95 0f0c 	teq	r5, ip
 80003a2:	d105      	bne.n	80003b0 <__aeabi_dmul+0x234>
 80003a4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003a8:	bf1c      	itt	ne
 80003aa:	4610      	movne	r0, r2
 80003ac:	4619      	movne	r1, r3
 80003ae:	d10a      	bne.n	80003c6 <__aeabi_dmul+0x24a>
 80003b0:	ea81 0103 	eor.w	r1, r1, r3
 80003b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003b8:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003bc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c0:	f04f 0000 	mov.w	r0, #0
 80003c4:	bd70      	pop	{r4, r5, r6, pc}
 80003c6:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003ca:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003ce:	bd70      	pop	{r4, r5, r6, pc}

080003d0 <__aeabi_drsub>:
 80003d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003d4:	e002      	b.n	80003dc <__adddf3>
 80003d6:	bf00      	nop

080003d8 <__aeabi_dsub>:
 80003d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003dc <__adddf3>:
 80003dc:	b530      	push	{r4, r5, lr}
 80003de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	bf1f      	itttt	ne
 80003f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000402:	f000 80e2 	beq.w	80005ca <__adddf3+0x1ee>
 8000406:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800040a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800040e:	bfb8      	it	lt
 8000410:	426d      	neglt	r5, r5
 8000412:	dd0c      	ble.n	800042e <__adddf3+0x52>
 8000414:	442c      	add	r4, r5
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	ea82 0000 	eor.w	r0, r2, r0
 8000422:	ea83 0101 	eor.w	r1, r3, r1
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	2d36      	cmp	r5, #54	@ 0x36
 8000430:	bf88      	it	hi
 8000432:	bd30      	pophi	{r4, r5, pc}
 8000434:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000438:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800043c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000440:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000444:	d002      	beq.n	800044c <__adddf3+0x70>
 8000446:	4240      	negs	r0, r0
 8000448:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800044c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000450:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000454:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000458:	d002      	beq.n	8000460 <__adddf3+0x84>
 800045a:	4252      	negs	r2, r2
 800045c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000460:	ea94 0f05 	teq	r4, r5
 8000464:	f000 80a7 	beq.w	80005b6 <__adddf3+0x1da>
 8000468:	f1a4 0401 	sub.w	r4, r4, #1
 800046c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000470:	db0d      	blt.n	800048e <__adddf3+0xb2>
 8000472:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000476:	fa22 f205 	lsr.w	r2, r2, r5
 800047a:	1880      	adds	r0, r0, r2
 800047c:	f141 0100 	adc.w	r1, r1, #0
 8000480:	fa03 f20e 	lsl.w	r2, r3, lr
 8000484:	1880      	adds	r0, r0, r2
 8000486:	fa43 f305 	asr.w	r3, r3, r5
 800048a:	4159      	adcs	r1, r3
 800048c:	e00e      	b.n	80004ac <__adddf3+0xd0>
 800048e:	f1a5 0520 	sub.w	r5, r5, #32
 8000492:	f10e 0e20 	add.w	lr, lr, #32
 8000496:	2a01      	cmp	r2, #1
 8000498:	fa03 fc0e 	lsl.w	ip, r3, lr
 800049c:	bf28      	it	cs
 800049e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004a2:	fa43 f305 	asr.w	r3, r3, r5
 80004a6:	18c0      	adds	r0, r0, r3
 80004a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004b0:	d507      	bpl.n	80004c2 <__adddf3+0xe6>
 80004b2:	f04f 0e00 	mov.w	lr, #0
 80004b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004be:	eb6e 0101 	sbc.w	r1, lr, r1
 80004c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004c6:	d31b      	bcc.n	8000500 <__adddf3+0x124>
 80004c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004cc:	d30c      	bcc.n	80004e8 <__adddf3+0x10c>
 80004ce:	0849      	lsrs	r1, r1, #1
 80004d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004d8:	f104 0401 	add.w	r4, r4, #1
 80004dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004e4:	f080 809a 	bcs.w	800061c <__adddf3+0x240>
 80004e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ec:	bf08      	it	eq
 80004ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004f2:	f150 0000 	adcs.w	r0, r0, #0
 80004f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004fa:	ea41 0105 	orr.w	r1, r1, r5
 80004fe:	bd30      	pop	{r4, r5, pc}
 8000500:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000504:	4140      	adcs	r0, r0
 8000506:	eb41 0101 	adc.w	r1, r1, r1
 800050a:	3c01      	subs	r4, #1
 800050c:	bf28      	it	cs
 800050e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000512:	d2e9      	bcs.n	80004e8 <__adddf3+0x10c>
 8000514:	f091 0f00 	teq	r1, #0
 8000518:	bf04      	itt	eq
 800051a:	4601      	moveq	r1, r0
 800051c:	2000      	moveq	r0, #0
 800051e:	fab1 f381 	clz	r3, r1
 8000522:	bf08      	it	eq
 8000524:	3320      	addeq	r3, #32
 8000526:	f1a3 030b 	sub.w	r3, r3, #11
 800052a:	f1b3 0220 	subs.w	r2, r3, #32
 800052e:	da0c      	bge.n	800054a <__adddf3+0x16e>
 8000530:	320c      	adds	r2, #12
 8000532:	dd08      	ble.n	8000546 <__adddf3+0x16a>
 8000534:	f102 0c14 	add.w	ip, r2, #20
 8000538:	f1c2 020c 	rsb	r2, r2, #12
 800053c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000540:	fa21 f102 	lsr.w	r1, r1, r2
 8000544:	e00c      	b.n	8000560 <__adddf3+0x184>
 8000546:	f102 0214 	add.w	r2, r2, #20
 800054a:	bfd8      	it	le
 800054c:	f1c2 0c20 	rsble	ip, r2, #32
 8000550:	fa01 f102 	lsl.w	r1, r1, r2
 8000554:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000558:	bfdc      	itt	le
 800055a:	ea41 010c 	orrle.w	r1, r1, ip
 800055e:	4090      	lslle	r0, r2
 8000560:	1ae4      	subs	r4, r4, r3
 8000562:	bfa2      	ittt	ge
 8000564:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000568:	4329      	orrge	r1, r5
 800056a:	bd30      	popge	{r4, r5, pc}
 800056c:	ea6f 0404 	mvn.w	r4, r4
 8000570:	3c1f      	subs	r4, #31
 8000572:	da1c      	bge.n	80005ae <__adddf3+0x1d2>
 8000574:	340c      	adds	r4, #12
 8000576:	dc0e      	bgt.n	8000596 <__adddf3+0x1ba>
 8000578:	f104 0414 	add.w	r4, r4, #20
 800057c:	f1c4 0220 	rsb	r2, r4, #32
 8000580:	fa20 f004 	lsr.w	r0, r0, r4
 8000584:	fa01 f302 	lsl.w	r3, r1, r2
 8000588:	ea40 0003 	orr.w	r0, r0, r3
 800058c:	fa21 f304 	lsr.w	r3, r1, r4
 8000590:	ea45 0103 	orr.w	r1, r5, r3
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f1c4 040c 	rsb	r4, r4, #12
 800059a:	f1c4 0220 	rsb	r2, r4, #32
 800059e:	fa20 f002 	lsr.w	r0, r0, r2
 80005a2:	fa01 f304 	lsl.w	r3, r1, r4
 80005a6:	ea40 0003 	orr.w	r0, r0, r3
 80005aa:	4629      	mov	r1, r5
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	fa21 f004 	lsr.w	r0, r1, r4
 80005b2:	4629      	mov	r1, r5
 80005b4:	bd30      	pop	{r4, r5, pc}
 80005b6:	f094 0f00 	teq	r4, #0
 80005ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005be:	bf06      	itte	eq
 80005c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005c4:	3401      	addeq	r4, #1
 80005c6:	3d01      	subne	r5, #1
 80005c8:	e74e      	b.n	8000468 <__adddf3+0x8c>
 80005ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ce:	bf18      	it	ne
 80005d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005d4:	d029      	beq.n	800062a <__adddf3+0x24e>
 80005d6:	ea94 0f05 	teq	r4, r5
 80005da:	bf08      	it	eq
 80005dc:	ea90 0f02 	teqeq	r0, r2
 80005e0:	d005      	beq.n	80005ee <__adddf3+0x212>
 80005e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005e6:	bf04      	itt	eq
 80005e8:	4619      	moveq	r1, r3
 80005ea:	4610      	moveq	r0, r2
 80005ec:	bd30      	pop	{r4, r5, pc}
 80005ee:	ea91 0f03 	teq	r1, r3
 80005f2:	bf1e      	ittt	ne
 80005f4:	2100      	movne	r1, #0
 80005f6:	2000      	movne	r0, #0
 80005f8:	bd30      	popne	{r4, r5, pc}
 80005fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005fe:	d105      	bne.n	800060c <__adddf3+0x230>
 8000600:	0040      	lsls	r0, r0, #1
 8000602:	4149      	adcs	r1, r1
 8000604:	bf28      	it	cs
 8000606:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800060a:	bd30      	pop	{r4, r5, pc}
 800060c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000610:	bf3c      	itt	cc
 8000612:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000616:	bd30      	popcc	{r4, r5, pc}
 8000618:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800061c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000620:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000624:	f04f 0000 	mov.w	r0, #0
 8000628:	bd30      	pop	{r4, r5, pc}
 800062a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062e:	bf1a      	itte	ne
 8000630:	4619      	movne	r1, r3
 8000632:	4610      	movne	r0, r2
 8000634:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000638:	bf1c      	itt	ne
 800063a:	460b      	movne	r3, r1
 800063c:	4602      	movne	r2, r0
 800063e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000642:	bf06      	itte	eq
 8000644:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000648:	ea91 0f03 	teqeq	r1, r3
 800064c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	bf00      	nop

08000654 <__aeabi_ui2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f04f 0500 	mov.w	r5, #0
 800066c:	f04f 0100 	mov.w	r1, #0
 8000670:	e750      	b.n	8000514 <__adddf3+0x138>
 8000672:	bf00      	nop

08000674 <__aeabi_i2d>:
 8000674:	f090 0f00 	teq	r0, #0
 8000678:	bf04      	itt	eq
 800067a:	2100      	moveq	r1, #0
 800067c:	4770      	bxeq	lr
 800067e:	b530      	push	{r4, r5, lr}
 8000680:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000684:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000688:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800068c:	bf48      	it	mi
 800068e:	4240      	negmi	r0, r0
 8000690:	f04f 0100 	mov.w	r1, #0
 8000694:	e73e      	b.n	8000514 <__adddf3+0x138>
 8000696:	bf00      	nop

08000698 <__aeabi_f2d>:
 8000698:	0042      	lsls	r2, r0, #1
 800069a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800069e:	ea4f 0131 	mov.w	r1, r1, rrx
 80006a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006a6:	bf1f      	itttt	ne
 80006a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006b4:	4770      	bxne	lr
 80006b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ba:	bf08      	it	eq
 80006bc:	4770      	bxeq	lr
 80006be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006c2:	bf04      	itt	eq
 80006c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	e71c      	b.n	8000514 <__adddf3+0x138>
 80006da:	bf00      	nop

080006dc <__aeabi_ul2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f04f 0500 	mov.w	r5, #0
 80006ea:	e00a      	b.n	8000702 <__aeabi_l2d+0x16>

080006ec <__aeabi_l2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006fa:	d502      	bpl.n	8000702 <__aeabi_l2d+0x16>
 80006fc:	4240      	negs	r0, r0
 80006fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000702:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000706:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800070a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800070e:	f43f aed8 	beq.w	80004c2 <__adddf3+0xe6>
 8000712:	f04f 0203 	mov.w	r2, #3
 8000716:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800071a:	bf18      	it	ne
 800071c:	3203      	addne	r2, #3
 800071e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000722:	bf18      	it	ne
 8000724:	3203      	addne	r2, #3
 8000726:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800072a:	f1c2 0320 	rsb	r3, r2, #32
 800072e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000732:	fa20 f002 	lsr.w	r0, r0, r2
 8000736:	fa01 fe03 	lsl.w	lr, r1, r3
 800073a:	ea40 000e 	orr.w	r0, r0, lr
 800073e:	fa21 f102 	lsr.w	r1, r1, r2
 8000742:	4414      	add	r4, r2
 8000744:	e6bd      	b.n	80004c2 <__adddf3+0xe6>
 8000746:	bf00      	nop

08000748 <__aeabi_d2uiz>:
 8000748:	004a      	lsls	r2, r1, #1
 800074a:	d211      	bcs.n	8000770 <__aeabi_d2uiz+0x28>
 800074c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000750:	d211      	bcs.n	8000776 <__aeabi_d2uiz+0x2e>
 8000752:	d50d      	bpl.n	8000770 <__aeabi_d2uiz+0x28>
 8000754:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000758:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800075c:	d40e      	bmi.n	800077c <__aeabi_d2uiz+0x34>
 800075e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000762:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000766:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800076a:	fa23 f002 	lsr.w	r0, r3, r2
 800076e:	4770      	bx	lr
 8000770:	f04f 0000 	mov.w	r0, #0
 8000774:	4770      	bx	lr
 8000776:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800077a:	d102      	bne.n	8000782 <__aeabi_d2uiz+0x3a>
 800077c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000780:	4770      	bx	lr
 8000782:	f04f 0000 	mov.w	r0, #0
 8000786:	4770      	bx	lr

08000788 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000790:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000794:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000796:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4313      	orrs	r3, r2
 800079e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80007a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	4013      	ands	r3, r2
 80007aa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007ac:	68fb      	ldr	r3, [r7, #12]
}
 80007ae:	bf00      	nop
 80007b0:	3714      	adds	r7, #20
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr
	...

080007bc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80007c0:	f000 fb64 	bl	8000e8c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80007c4:	f000 f850 	bl	8000868 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 80007c8:	f000 f8a6 	bl	8000918 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80007cc:	f000 f98c 	bl	8000ae8 <MX_GPIO_Init>
	MX_TIM1_Init();
 80007d0:	f000 f8c0 	bl	8000954 <MX_TIM1_Init>
	MX_TIM2_Init();
 80007d4:	f000 f926 	bl	8000a24 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */

	// INIZIALIZZAZIONE INTERRUPT
	//TIMER 1
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1); // PD14		-->		D3
 80007d8:	2100      	movs	r1, #0
 80007da:	481a      	ldr	r0, [pc, #104]	@ (8000844 <main+0x88>)
 80007dc:	f002 fc3c 	bl	8003058 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80007e0:	2104      	movs	r1, #4
 80007e2:	4818      	ldr	r0, [pc, #96]	@ (8000844 <main+0x88>)
 80007e4:	f002 fc38 	bl	8003058 <HAL_TIM_IC_Start_IT>
	// TIMER 2
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1); // PA5		-->		A2
 80007e8:	2100      	movs	r1, #0
 80007ea:	4817      	ldr	r0, [pc, #92]	@ (8000848 <main+0x8c>)
 80007ec:	f002 fc34 	bl	8003058 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80007f0:	2104      	movs	r1, #4
 80007f2:	4815      	ldr	r0, [pc, #84]	@ (8000848 <main+0x8c>)
 80007f4:	f002 fc30 	bl	8003058 <HAL_TIM_IC_Start_IT>

	// INIZIALIZZAZIONE SEGNALE PWM 1 e 2
	initialisePWMSignal(&pwm1, 4000000L, 40, 1);
 80007f8:	2301      	movs	r3, #1
 80007fa:	2228      	movs	r2, #40	@ 0x28
 80007fc:	4913      	ldr	r1, [pc, #76]	@ (800084c <main+0x90>)
 80007fe:	4814      	ldr	r0, [pc, #80]	@ (8000850 <main+0x94>)
 8000800:	f003 f9a2 	bl	8003b48 <initialisePWMSignal>
	initialisePWMSignal(&pwm2, 4000000L, 80, 0);
 8000804:	2300      	movs	r3, #0
 8000806:	2250      	movs	r2, #80	@ 0x50
 8000808:	4910      	ldr	r1, [pc, #64]	@ (800084c <main+0x90>)
 800080a:	4812      	ldr	r0, [pc, #72]	@ (8000854 <main+0x98>)
 800080c:	f003 f99c 	bl	8003b48 <initialisePWMSignal>
	/* USER CODE BEGIN WHILE */

	while (1)
	{
//		HAL_Delay(300);
		freq1 = getFrequency(&pwm1);
 8000810:	480f      	ldr	r0, [pc, #60]	@ (8000850 <main+0x94>)
 8000812:	f003 f9d8 	bl	8003bc6 <getFrequency>
 8000816:	4603      	mov	r3, r0
 8000818:	4a0f      	ldr	r2, [pc, #60]	@ (8000858 <main+0x9c>)
 800081a:	6013      	str	r3, [r2, #0]
		duty1 = getDutyCycle(&pwm1);
 800081c:	480c      	ldr	r0, [pc, #48]	@ (8000850 <main+0x94>)
 800081e:	f003 f9e9 	bl	8003bf4 <getDutyCycle>
 8000822:	4603      	mov	r3, r0
 8000824:	4a0d      	ldr	r2, [pc, #52]	@ (800085c <main+0xa0>)
 8000826:	6013      	str	r3, [r2, #0]
		freq2 = getFrequency(&pwm2);
 8000828:	480a      	ldr	r0, [pc, #40]	@ (8000854 <main+0x98>)
 800082a:	f003 f9cc 	bl	8003bc6 <getFrequency>
 800082e:	4603      	mov	r3, r0
 8000830:	4a0b      	ldr	r2, [pc, #44]	@ (8000860 <main+0xa4>)
 8000832:	6013      	str	r3, [r2, #0]
		duty2 = getDutyCycle(&pwm2);
 8000834:	4807      	ldr	r0, [pc, #28]	@ (8000854 <main+0x98>)
 8000836:	f003 f9dd 	bl	8003bf4 <getDutyCycle>
 800083a:	4603      	mov	r3, r0
 800083c:	4a09      	ldr	r2, [pc, #36]	@ (8000864 <main+0xa8>)
 800083e:	6013      	str	r3, [r2, #0]
		freq1 = getFrequency(&pwm1);
 8000840:	bf00      	nop
 8000842:	e7e5      	b.n	8000810 <main+0x54>
 8000844:	20000030 	.word	0x20000030
 8000848:	2000007c 	.word	0x2000007c
 800084c:	003d0900 	.word	0x003d0900
 8000850:	200000c8 	.word	0x200000c8
 8000854:	200000dc 	.word	0x200000dc
 8000858:	200000f0 	.word	0x200000f0
 800085c:	200000f4 	.word	0x200000f4
 8000860:	200000f8 	.word	0x200000f8
 8000864:	200000fc 	.word	0x200000fc

08000868 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b09a      	sub	sp, #104	@ 0x68
 800086c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800086e:	f107 0320 	add.w	r3, r7, #32
 8000872:	2248      	movs	r2, #72	@ 0x48
 8000874:	2100      	movs	r1, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f003 f9ea 	bl	8003c50 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800087c:	1d3b      	adds	r3, r7, #4
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]
 8000888:	611a      	str	r2, [r3, #16]
 800088a:	615a      	str	r2, [r3, #20]
 800088c:	619a      	str	r2, [r3, #24]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800088e:	4b21      	ldr	r3, [pc, #132]	@ (8000914 <SystemClock_Config+0xac>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000896:	4a1f      	ldr	r2, [pc, #124]	@ (8000914 <SystemClock_Config+0xac>)
 8000898:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800089c:	6013      	str	r3, [r2, #0]
 800089e:	4b1d      	ldr	r3, [pc, #116]	@ (8000914 <SystemClock_Config+0xac>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80008a6:	603b      	str	r3, [r7, #0]
 80008a8:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI;
 80008aa:	2322      	movs	r3, #34	@ 0x22
 80008ac:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008b4:	2301      	movs	r3, #1
 80008b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008b8:	2340      	movs	r3, #64	@ 0x40
 80008ba:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80008bc:	2300      	movs	r3, #0
 80008be:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008c0:	2360      	movs	r3, #96	@ 0x60
 80008c2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008c4:	2300      	movs	r3, #0
 80008c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c8:	f107 0320 	add.w	r3, r7, #32
 80008cc:	4618      	mov	r0, r3
 80008ce:	f001 f95f 	bl	8001b90 <HAL_RCC_OscConfig>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <SystemClock_Config+0x74>
	{
		Error_Handler();
 80008d8:	f000 f952 	bl	8000b80 <Error_Handler>
	}

	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80008dc:	236f      	movs	r3, #111	@ 0x6f
 80008de:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e4:	2300      	movs	r3, #0
 80008e6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008f8:	1d3b      	adds	r3, r7, #4
 80008fa:	2100      	movs	r1, #0
 80008fc:	4618      	mov	r0, r3
 80008fe:	f001 fcbb 	bl	8002278 <HAL_RCC_ClockConfig>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <SystemClock_Config+0xa4>
	{
		Error_Handler();
 8000908:	f000 f93a 	bl	8000b80 <Error_Handler>
	}
}
 800090c:	bf00      	nop
 800090e:	3768      	adds	r7, #104	@ 0x68
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	58000400 	.word	0x58000400

08000918 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b094      	sub	sp, #80	@ 0x50
 800091c:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct =
 800091e:	463b      	mov	r3, r7
 8000920:	2250      	movs	r2, #80	@ 0x50
 8000922:	2100      	movs	r1, #0
 8000924:	4618      	mov	r0, r3
 8000926:	f003 f993 	bl	8003c50 <memset>
	{ 0 };

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 800092a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800092e:	603b      	str	r3, [r7, #0]
	PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000930:	2300      	movs	r3, #0
 8000932:	64bb      	str	r3, [r7, #72]	@ 0x48
	PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8000934:	2310      	movs	r3, #16
 8000936:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000938:	463b      	mov	r3, r7
 800093a:	4618      	mov	r0, r3
 800093c:	f002 f8ad 	bl	8002a9a <HAL_RCCEx_PeriphCLKConfig>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <PeriphCommonClock_Config+0x32>
	{
		Error_Handler();
 8000946:	f000 f91b 	bl	8000b80 <Error_Handler>
	}
	/* USER CODE BEGIN Smps */

	/* USER CODE END Smps */
}
 800094a:	bf00      	nop
 800094c:	3750      	adds	r7, #80	@ 0x50
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
	...

08000954 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b088      	sub	sp, #32
 8000958:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig =
 800095a:	f107 0314 	add.w	r3, r7, #20
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	605a      	str	r2, [r3, #4]
 8000964:	609a      	str	r2, [r3, #8]
	{ 0 };
	TIM_IC_InitTypeDef sConfigIC =
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
	{ 0 };

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000972:	4b2a      	ldr	r3, [pc, #168]	@ (8000a1c <MX_TIM1_Init+0xc8>)
 8000974:	4a2a      	ldr	r2, [pc, #168]	@ (8000a20 <MX_TIM1_Init+0xcc>)
 8000976:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 40 - 1;
 8000978:	4b28      	ldr	r3, [pc, #160]	@ (8000a1c <MX_TIM1_Init+0xc8>)
 800097a:	2227      	movs	r2, #39	@ 0x27
 800097c:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097e:	4b27      	ldr	r3, [pc, #156]	@ (8000a1c <MX_TIM1_Init+0xc8>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8000984:	4b25      	ldr	r3, [pc, #148]	@ (8000a1c <MX_TIM1_Init+0xc8>)
 8000986:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800098a:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800098c:	4b23      	ldr	r3, [pc, #140]	@ (8000a1c <MX_TIM1_Init+0xc8>)
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000992:	4b22      	ldr	r3, [pc, #136]	@ (8000a1c <MX_TIM1_Init+0xc8>)
 8000994:	2200      	movs	r2, #0
 8000996:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000998:	4b20      	ldr	r3, [pc, #128]	@ (8000a1c <MX_TIM1_Init+0xc8>)
 800099a:	2200      	movs	r2, #0
 800099c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800099e:	481f      	ldr	r0, [pc, #124]	@ (8000a1c <MX_TIM1_Init+0xc8>)
 80009a0:	f002 fb02 	bl	8002fa8 <HAL_TIM_IC_Init>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_TIM1_Init+0x5a>
	{
		Error_Handler();
 80009aa:	f000 f8e9 	bl	8000b80 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009ae:	2300      	movs	r3, #0
 80009b0:	617b      	str	r3, [r7, #20]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80009b2:	2300      	movs	r3, #0
 80009b4:	61bb      	str	r3, [r7, #24]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009b6:	2300      	movs	r3, #0
 80009b8:	61fb      	str	r3, [r7, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009ba:	f107 0314 	add.w	r3, r7, #20
 80009be:	4619      	mov	r1, r3
 80009c0:	4816      	ldr	r0, [pc, #88]	@ (8000a1c <MX_TIM1_Init+0xc8>)
 80009c2:	f003 f843 	bl	8003a4c <HAL_TIMEx_MasterConfigSynchronization>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_TIM1_Init+0x7c>
	{
		Error_Handler();
 80009cc:	f000 f8d8 	bl	8000b80 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80009d0:	2300      	movs	r3, #0
 80009d2:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80009d4:	2301      	movs	r3, #1
 80009d6:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80009d8:	2300      	movs	r3, #0
 80009da:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICFilter = 0;
 80009dc:	2300      	movs	r3, #0
 80009de:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80009e0:	1d3b      	adds	r3, r7, #4
 80009e2:	2200      	movs	r2, #0
 80009e4:	4619      	mov	r1, r3
 80009e6:	480d      	ldr	r0, [pc, #52]	@ (8000a1c <MX_TIM1_Init+0xc8>)
 80009e8:	f002 fd63 	bl	80034b2 <HAL_TIM_IC_ConfigChannel>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_TIM1_Init+0xa2>
	{
		Error_Handler();
 80009f2:	f000 f8c5 	bl	8000b80 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80009f6:	2302      	movs	r3, #2
 80009f8:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80009fa:	2302      	movs	r3, #2
 80009fc:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	2204      	movs	r2, #4
 8000a02:	4619      	mov	r1, r3
 8000a04:	4805      	ldr	r0, [pc, #20]	@ (8000a1c <MX_TIM1_Init+0xc8>)
 8000a06:	f002 fd54 	bl	80034b2 <HAL_TIM_IC_ConfigChannel>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_TIM1_Init+0xc0>
	{
		Error_Handler();
 8000a10:	f000 f8b6 	bl	8000b80 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8000a14:	bf00      	nop
 8000a16:	3720      	adds	r7, #32
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20000030 	.word	0x20000030
 8000a20:	40012c00 	.word	0x40012c00

08000a24 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b088      	sub	sp, #32
 8000a28:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig =
 8000a2a:	f107 0314 	add.w	r3, r7, #20
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
	{ 0 };
	TIM_IC_InitTypeDef sConfigIC =
 8000a36:	1d3b      	adds	r3, r7, #4
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
	{ 0 };

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000a42:	4b28      	ldr	r3, [pc, #160]	@ (8000ae4 <MX_TIM2_Init+0xc0>)
 8000a44:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a48:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 80 - 1;
 8000a4a:	4b26      	ldr	r3, [pc, #152]	@ (8000ae4 <MX_TIM2_Init+0xc0>)
 8000a4c:	224f      	movs	r2, #79	@ 0x4f
 8000a4e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a50:	4b24      	ldr	r3, [pc, #144]	@ (8000ae4 <MX_TIM2_Init+0xc0>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8000a56:	4b23      	ldr	r3, [pc, #140]	@ (8000ae4 <MX_TIM2_Init+0xc0>)
 8000a58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a5c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5e:	4b21      	ldr	r3, [pc, #132]	@ (8000ae4 <MX_TIM2_Init+0xc0>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a64:	4b1f      	ldr	r3, [pc, #124]	@ (8000ae4 <MX_TIM2_Init+0xc0>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000a6a:	481e      	ldr	r0, [pc, #120]	@ (8000ae4 <MX_TIM2_Init+0xc0>)
 8000a6c:	f002 fa9c 	bl	8002fa8 <HAL_TIM_IC_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_TIM2_Init+0x56>
	{
		Error_Handler();
 8000a76:	f000 f883 	bl	8000b80 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	617b      	str	r3, [r7, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	61fb      	str	r3, [r7, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a82:	f107 0314 	add.w	r3, r7, #20
 8000a86:	4619      	mov	r1, r3
 8000a88:	4816      	ldr	r0, [pc, #88]	@ (8000ae4 <MX_TIM2_Init+0xc0>)
 8000a8a:	f002 ffdf 	bl	8003a4c <HAL_TIMEx_MasterConfigSynchronization>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM2_Init+0x74>
	{
		Error_Handler();
 8000a94:	f000 f874 	bl	8000b80 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICFilter = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	2200      	movs	r2, #0
 8000aac:	4619      	mov	r1, r3
 8000aae:	480d      	ldr	r0, [pc, #52]	@ (8000ae4 <MX_TIM2_Init+0xc0>)
 8000ab0:	f002 fcff 	bl	80034b2 <HAL_TIM_IC_ConfigChannel>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_TIM2_Init+0x9a>
	{
		Error_Handler();
 8000aba:	f000 f861 	bl	8000b80 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	2204      	movs	r2, #4
 8000aca:	4619      	mov	r1, r3
 8000acc:	4805      	ldr	r0, [pc, #20]	@ (8000ae4 <MX_TIM2_Init+0xc0>)
 8000ace:	f002 fcf0 	bl	80034b2 <HAL_TIM_IC_ConfigChannel>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_TIM2_Init+0xb8>
	{
		Error_Handler();
 8000ad8:	f000 f852 	bl	8000b80 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000adc:	bf00      	nop
 8000ade:	3720      	adds	r7, #32
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	2000007c 	.word	0x2000007c

08000ae8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000aec:	2001      	movs	r0, #1
 8000aee:	f7ff fe4b 	bl	8000788 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000af2:	2008      	movs	r0, #8
 8000af4:	f7ff fe48 	bl	8000788 <LL_AHB2_GRP1_EnableClock>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000af8:	bf00      	nop
 8000afa:	bd80      	pop	{r7, pc}

08000afc <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a1a      	ldr	r2, [pc, #104]	@ (8000b74 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d114      	bne.n	8000b38 <HAL_TIM_IC_CaptureCallback+0x3c>
	{
		switch (htim->Channel)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	7f1b      	ldrb	r3, [r3, #28]
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d002      	beq.n	8000b1c <HAL_TIM_IC_CaptureCallback+0x20>
 8000b16:	2b02      	cmp	r3, #2
 8000b18:	d007      	beq.n	8000b2a <HAL_TIM_IC_CaptureCallback+0x2e>
				break;
			case HAL_TIM_ACTIVE_CHANNEL_2:
				computeFrequency(&pwm1, htim, TIM_CHANNEL_2, 0);
				break;
			default:
				break;
 8000b1a:	e027      	b.n	8000b6c <HAL_TIM_IC_CaptureCallback+0x70>
				computeFrequency(&pwm1, htim, TIM_CHANNEL_1, 1);
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	2200      	movs	r2, #0
 8000b20:	6879      	ldr	r1, [r7, #4]
 8000b22:	4815      	ldr	r0, [pc, #84]	@ (8000b78 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8000b24:	f003 f826 	bl	8003b74 <computeFrequency>
				break;
 8000b28:	e020      	b.n	8000b6c <HAL_TIM_IC_CaptureCallback+0x70>
				computeFrequency(&pwm1, htim, TIM_CHANNEL_2, 0);
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	2204      	movs	r2, #4
 8000b2e:	6879      	ldr	r1, [r7, #4]
 8000b30:	4811      	ldr	r0, [pc, #68]	@ (8000b78 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8000b32:	f003 f81f 	bl	8003b74 <computeFrequency>
				break;
 8000b36:	e019      	b.n	8000b6c <HAL_TIM_IC_CaptureCallback+0x70>
		}
	}
	else if (htim->Instance == TIM2)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b40:	d114      	bne.n	8000b6c <HAL_TIM_IC_CaptureCallback+0x70>
	{
		switch (htim->Channel)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	7f1b      	ldrb	r3, [r3, #28]
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d002      	beq.n	8000b50 <HAL_TIM_IC_CaptureCallback+0x54>
 8000b4a:	2b02      	cmp	r3, #2
 8000b4c:	d007      	beq.n	8000b5e <HAL_TIM_IC_CaptureCallback+0x62>
				break;
			case HAL_TIM_ACTIVE_CHANNEL_2:
				computeFrequency(&pwm2, htim, TIM_CHANNEL_2, 0);
				break;
			default:
				break;
 8000b4e:	e00d      	b.n	8000b6c <HAL_TIM_IC_CaptureCallback+0x70>
				computeFrequency(&pwm2, htim, TIM_CHANNEL_1, 1);
 8000b50:	2301      	movs	r3, #1
 8000b52:	2200      	movs	r2, #0
 8000b54:	6879      	ldr	r1, [r7, #4]
 8000b56:	4809      	ldr	r0, [pc, #36]	@ (8000b7c <HAL_TIM_IC_CaptureCallback+0x80>)
 8000b58:	f003 f80c 	bl	8003b74 <computeFrequency>
				break;
 8000b5c:	e006      	b.n	8000b6c <HAL_TIM_IC_CaptureCallback+0x70>
				computeFrequency(&pwm2, htim, TIM_CHANNEL_2, 0);
 8000b5e:	2300      	movs	r3, #0
 8000b60:	2204      	movs	r2, #4
 8000b62:	6879      	ldr	r1, [r7, #4]
 8000b64:	4805      	ldr	r0, [pc, #20]	@ (8000b7c <HAL_TIM_IC_CaptureCallback+0x80>)
 8000b66:	f003 f805 	bl	8003b74 <computeFrequency>
				break;
 8000b6a:	bf00      	nop
		}
	}
}
 8000b6c:	bf00      	nop
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40012c00 	.word	0x40012c00
 8000b78:	200000c8 	.word	0x200000c8
 8000b7c:	200000dc 	.word	0x200000dc

08000b80 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b84:	b672      	cpsid	i
}
 8000b86:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <Error_Handler+0x8>

08000b8c <LL_AHB2_GRP1_EnableClock>:
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b98:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b9a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ba4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ba8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4013      	ands	r3, r2
 8000bae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
}
 8000bb2:	bf00      	nop
 8000bb4:	3714      	adds	r7, #20
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr

08000bbe <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	b085      	sub	sp, #20
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000bc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bca:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000bcc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000bd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bda:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	4013      	ands	r3, r2
 8000be0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000be2:	68fb      	ldr	r3, [r7, #12]
}
 8000be4:	bf00      	nop
 8000be6:	3714      	adds	r7, #20
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr

08000bf0 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000bf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bfc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000bfe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4313      	orrs	r3, r2
 8000c06:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000c08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c0c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4013      	ands	r3, r2
 8000c12:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c14:	68fb      	ldr	r3, [r7, #12]
}
 8000c16:	bf00      	nop
 8000c18:	3714      	adds	r7, #20
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c26:	bf00      	nop
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b088      	sub	sp, #32
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a25      	ldr	r2, [pc, #148]	@ (8000ce4 <HAL_TIM_IC_MspInit+0xb4>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d120      	bne.n	8000c94 <HAL_TIM_IC_MspInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c52:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000c56:	f7ff ffcb 	bl	8000bf0 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c5a:	2008      	movs	r0, #8
 8000c5c:	f7ff ff96 	bl	8000b8c <LL_AHB2_GRP1_EnableClock>
    /**TIM1 GPIO Configuration
    PD14     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000c60:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c64:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c72:	2301      	movs	r3, #1
 8000c74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c76:	f107 030c 	add.w	r3, r7, #12
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	481a      	ldr	r0, [pc, #104]	@ (8000ce8 <HAL_TIM_IC_MspInit+0xb8>)
 8000c7e:	f000 fa9b 	bl	80011b8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000c82:	2200      	movs	r2, #0
 8000c84:	2100      	movs	r1, #0
 8000c86:	201b      	movs	r0, #27
 8000c88:	f000 fa61 	bl	800114e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000c8c:	201b      	movs	r0, #27
 8000c8e:	f000 fa78 	bl	8001182 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c92:	e023      	b.n	8000cdc <HAL_TIM_IC_MspInit+0xac>
  else if(htim_ic->Instance==TIM2)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c9c:	d11e      	bne.n	8000cdc <HAL_TIM_IC_MspInit+0xac>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	f7ff ff8d 	bl	8000bbe <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca4:	2001      	movs	r0, #1
 8000ca6:	f7ff ff71 	bl	8000b8c <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000caa:	2320      	movs	r3, #32
 8000cac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cbe:	f107 030c 	add.w	r3, r7, #12
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cc8:	f000 fa76 	bl	80011b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2100      	movs	r1, #0
 8000cd0:	201c      	movs	r0, #28
 8000cd2:	f000 fa3c 	bl	800114e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000cd6:	201c      	movs	r0, #28
 8000cd8:	f000 fa53 	bl	8001182 <HAL_NVIC_EnableIRQ>
}
 8000cdc:	bf00      	nop
 8000cde:	3720      	adds	r7, #32
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40012c00 	.word	0x40012c00
 8000ce8:	48000c00 	.word	0x48000c00

08000cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <NMI_Handler+0x4>

08000cf4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <HardFault_Handler+0x4>

08000cfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d00:	bf00      	nop
 8000d02:	e7fd      	b.n	8000d00 <MemManage_Handler+0x4>

08000d04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <BusFault_Handler+0x4>

08000d0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d10:	bf00      	nop
 8000d12:	e7fd      	b.n	8000d10 <UsageFault_Handler+0x4>

08000d14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr

08000d22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d42:	f000 f8fd 	bl	8000f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d50:	4802      	ldr	r0, [pc, #8]	@ (8000d5c <TIM1_CC_IRQHandler+0x10>)
 8000d52:	f002 faa7 	bl	80032a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	20000030 	.word	0x20000030

08000d60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d64:	4802      	ldr	r0, [pc, #8]	@ (8000d70 <TIM2_IRQHandler+0x10>)
 8000d66:	f002 fa9d 	bl	80032a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	2000007c 	.word	0x2000007c

08000d74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000d78:	4b24      	ldr	r3, [pc, #144]	@ (8000e0c <SystemInit+0x98>)
 8000d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d7e:	4a23      	ldr	r2, [pc, #140]	@ (8000e0c <SystemInit+0x98>)
 8000d80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000d88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000d92:	f043 0301 	orr.w	r3, r3, #1
 8000d96:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000d98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d9c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000da0:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000da2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000dac:	4b18      	ldr	r3, [pc, #96]	@ (8000e10 <SystemInit+0x9c>)
 8000dae:	4013      	ands	r3, r2
 8000db0:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000db2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000db6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000dba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000dbe:	f023 0305 	bic.w	r3, r3, #5
 8000dc2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000dc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000dca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000dce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000dd2:	f023 0301 	bic.w	r3, r3, #1
 8000dd6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000dda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000dde:	4a0d      	ldr	r2, [pc, #52]	@ (8000e14 <SystemInit+0xa0>)
 8000de0:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000de2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000de6:	4a0b      	ldr	r2, [pc, #44]	@ (8000e14 <SystemInit+0xa0>)
 8000de8:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000dea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000df4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000df8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000dfa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000dfe:	2200      	movs	r2, #0
 8000e00:	619a      	str	r2, [r3, #24]
}
 8000e02:	bf00      	nop
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr
 8000e0c:	e000ed00 	.word	0xe000ed00
 8000e10:	faf6fefb 	.word	0xfaf6fefb
 8000e14:	22041000 	.word	0x22041000

08000e18 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000e18:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e1a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e1c:	3304      	adds	r3, #4

08000e1e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e1e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e20:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000e22:	d3f9      	bcc.n	8000e18 <CopyDataInit>
  bx lr
 8000e24:	4770      	bx	lr

08000e26 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000e26:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000e28:	3004      	adds	r0, #4

08000e2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000e2a:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000e2c:	d3fb      	bcc.n	8000e26 <FillZerobss>
  bx lr
 8000e2e:	4770      	bx	lr

08000e30 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e30:	480c      	ldr	r0, [pc, #48]	@ (8000e64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e32:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e34:	f7ff ff9e 	bl	8000d74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000e38:	480b      	ldr	r0, [pc, #44]	@ (8000e68 <LoopForever+0x6>)
 8000e3a:	490c      	ldr	r1, [pc, #48]	@ (8000e6c <LoopForever+0xa>)
 8000e3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e70 <LoopForever+0xe>)
 8000e3e:	2300      	movs	r3, #0
 8000e40:	f7ff ffed 	bl	8000e1e <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8000e44:	480b      	ldr	r0, [pc, #44]	@ (8000e74 <LoopForever+0x12>)
 8000e46:	490c      	ldr	r1, [pc, #48]	@ (8000e78 <LoopForever+0x16>)
 8000e48:	4a0c      	ldr	r2, [pc, #48]	@ (8000e7c <LoopForever+0x1a>)
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	f7ff ffe7 	bl	8000e1e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000e50:	480b      	ldr	r0, [pc, #44]	@ (8000e80 <LoopForever+0x1e>)
 8000e52:	490c      	ldr	r1, [pc, #48]	@ (8000e84 <LoopForever+0x22>)
 8000e54:	2300      	movs	r3, #0
 8000e56:	f7ff ffe8 	bl	8000e2a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e5a:	f002 ff01 	bl	8003c60 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e5e:	f7ff fcad 	bl	80007bc <main>

08000e62 <LoopForever>:

LoopForever:
  b LoopForever
 8000e62:	e7fe      	b.n	8000e62 <LoopForever>
  ldr   r0, =_estack
 8000e64:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000e68:	20000008 	.word	0x20000008
 8000e6c:	20000014 	.word	0x20000014
 8000e70:	08003d74 	.word	0x08003d74
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8000e74:	20030000 	.word	0x20030000
 8000e78:	20030000 	.word	0x20030000
 8000e7c:	08003d80 	.word	0x08003d80
  INIT_BSS _sbss, _ebss
 8000e80:	20000014 	.word	0x20000014
 8000e84:	20000104 	.word	0x20000104

08000e88 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e88:	e7fe      	b.n	8000e88 <ADC1_IRQHandler>
	...

08000e8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e92:	2300      	movs	r3, #0
 8000e94:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e96:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <HAL_Init+0x3c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000ec8 <HAL_Init+0x3c>)
 8000e9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ea0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea2:	2003      	movs	r0, #3
 8000ea4:	f000 f948 	bl	8001138 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ea8:	200f      	movs	r0, #15
 8000eaa:	f000 f80f 	bl	8000ecc <HAL_InitTick>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d002      	beq.n	8000eba <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	71fb      	strb	r3, [r7, #7]
 8000eb8:	e001      	b.n	8000ebe <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000eba:	f7ff feb2 	bl	8000c22 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	58004000 	.word	0x58004000

08000ecc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8000ed8:	4b17      	ldr	r3, [pc, #92]	@ (8000f38 <HAL_InitTick+0x6c>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d024      	beq.n	8000f2a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ee0:	f001 fb76 	bl	80025d0 <HAL_RCC_GetHCLKFreq>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	4b14      	ldr	r3, [pc, #80]	@ (8000f38 <HAL_InitTick+0x6c>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	4619      	mov	r1, r3
 8000eec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ef0:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f000 f950 	bl	800119e <HAL_SYSTICK_Config>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d10f      	bne.n	8000f24 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b0f      	cmp	r3, #15
 8000f08:	d809      	bhi.n	8000f1e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	6879      	ldr	r1, [r7, #4]
 8000f0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f12:	f000 f91c 	bl	800114e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f16:	4a09      	ldr	r2, [pc, #36]	@ (8000f3c <HAL_InitTick+0x70>)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6013      	str	r3, [r2, #0]
 8000f1c:	e007      	b.n	8000f2e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	73fb      	strb	r3, [r7, #15]
 8000f22:	e004      	b.n	8000f2e <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f24:	2301      	movs	r3, #1
 8000f26:	73fb      	strb	r3, [r7, #15]
 8000f28:	e001      	b.n	8000f2e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3710      	adds	r7, #16
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000010 	.word	0x20000010
 8000f3c:	2000000c 	.word	0x2000000c

08000f40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f44:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_IncTick+0x20>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <HAL_IncTick+0x24>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	4a04      	ldr	r2, [pc, #16]	@ (8000f64 <HAL_IncTick+0x24>)
 8000f52:	6013      	str	r3, [r2, #0]
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000010 	.word	0x20000010
 8000f64:	20000100 	.word	0x20000100

08000f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f6c:	4b03      	ldr	r3, [pc, #12]	@ (8000f7c <HAL_GetTick+0x14>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20000100 	.word	0x20000100

08000f80 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8000f84:	4b03      	ldr	r3, [pc, #12]	@ (8000f94 <HAL_GetTickPrio+0x14>)
 8000f86:	681b      	ldr	r3, [r3, #0]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	2000000c 	.word	0x2000000c

08000f98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f003 0307 	and.w	r3, r3, #7
 8000fa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000fdc <__NVIC_SetPriorityGrouping+0x44>)
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fae:	68ba      	ldr	r2, [r7, #8]
 8000fb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fca:	4a04      	ldr	r2, [pc, #16]	@ (8000fdc <__NVIC_SetPriorityGrouping+0x44>)
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	60d3      	str	r3, [r2, #12]
}
 8000fd0:	bf00      	nop
 8000fd2:	3714      	adds	r7, #20
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe4:	4b04      	ldr	r3, [pc, #16]	@ (8000ff8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	0a1b      	lsrs	r3, r3, #8
 8000fea:	f003 0307 	and.w	r3, r3, #7
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	e000ed00 	.word	0xe000ed00

08000ffc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100a:	2b00      	cmp	r3, #0
 800100c:	db0b      	blt.n	8001026 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	f003 021f 	and.w	r2, r3, #31
 8001014:	4907      	ldr	r1, [pc, #28]	@ (8001034 <__NVIC_EnableIRQ+0x38>)
 8001016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101a:	095b      	lsrs	r3, r3, #5
 800101c:	2001      	movs	r0, #1
 800101e:	fa00 f202 	lsl.w	r2, r0, r2
 8001022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	e000e100 	.word	0xe000e100

08001038 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	6039      	str	r1, [r7, #0]
 8001042:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001048:	2b00      	cmp	r3, #0
 800104a:	db0a      	blt.n	8001062 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	b2da      	uxtb	r2, r3
 8001050:	490c      	ldr	r1, [pc, #48]	@ (8001084 <__NVIC_SetPriority+0x4c>)
 8001052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001056:	0112      	lsls	r2, r2, #4
 8001058:	b2d2      	uxtb	r2, r2
 800105a:	440b      	add	r3, r1
 800105c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001060:	e00a      	b.n	8001078 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4908      	ldr	r1, [pc, #32]	@ (8001088 <__NVIC_SetPriority+0x50>)
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	f003 030f 	and.w	r3, r3, #15
 800106e:	3b04      	subs	r3, #4
 8001070:	0112      	lsls	r2, r2, #4
 8001072:	b2d2      	uxtb	r2, r2
 8001074:	440b      	add	r3, r1
 8001076:	761a      	strb	r2, [r3, #24]
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	e000e100 	.word	0xe000e100
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800108c:	b480      	push	{r7}
 800108e:	b089      	sub	sp, #36	@ 0x24
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f003 0307 	and.w	r3, r3, #7
 800109e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	f1c3 0307 	rsb	r3, r3, #7
 80010a6:	2b04      	cmp	r3, #4
 80010a8:	bf28      	it	cs
 80010aa:	2304      	movcs	r3, #4
 80010ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	3304      	adds	r3, #4
 80010b2:	2b06      	cmp	r3, #6
 80010b4:	d902      	bls.n	80010bc <NVIC_EncodePriority+0x30>
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	3b03      	subs	r3, #3
 80010ba:	e000      	b.n	80010be <NVIC_EncodePriority+0x32>
 80010bc:	2300      	movs	r3, #0
 80010be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	43da      	mvns	r2, r3
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	401a      	ands	r2, r3
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	fa01 f303 	lsl.w	r3, r1, r3
 80010de:	43d9      	mvns	r1, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e4:	4313      	orrs	r3, r2
         );
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3724      	adds	r7, #36	@ 0x24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
	...

080010f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3b01      	subs	r3, #1
 8001100:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001104:	d301      	bcc.n	800110a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001106:	2301      	movs	r3, #1
 8001108:	e00f      	b.n	800112a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800110a:	4a0a      	ldr	r2, [pc, #40]	@ (8001134 <SysTick_Config+0x40>)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	3b01      	subs	r3, #1
 8001110:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001112:	210f      	movs	r1, #15
 8001114:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001118:	f7ff ff8e 	bl	8001038 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800111c:	4b05      	ldr	r3, [pc, #20]	@ (8001134 <SysTick_Config+0x40>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001122:	4b04      	ldr	r3, [pc, #16]	@ (8001134 <SysTick_Config+0x40>)
 8001124:	2207      	movs	r2, #7
 8001126:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	e000e010 	.word	0xe000e010

08001138 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ff29 	bl	8000f98 <__NVIC_SetPriorityGrouping>
}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b086      	sub	sp, #24
 8001152:	af00      	add	r7, sp, #0
 8001154:	4603      	mov	r3, r0
 8001156:	60b9      	str	r1, [r7, #8]
 8001158:	607a      	str	r2, [r7, #4]
 800115a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800115c:	f7ff ff40 	bl	8000fe0 <__NVIC_GetPriorityGrouping>
 8001160:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001162:	687a      	ldr	r2, [r7, #4]
 8001164:	68b9      	ldr	r1, [r7, #8]
 8001166:	6978      	ldr	r0, [r7, #20]
 8001168:	f7ff ff90 	bl	800108c <NVIC_EncodePriority>
 800116c:	4602      	mov	r2, r0
 800116e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001172:	4611      	mov	r1, r2
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff ff5f 	bl	8001038 <__NVIC_SetPriority>
}
 800117a:	bf00      	nop
 800117c:	3718      	adds	r7, #24
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	4603      	mov	r3, r0
 800118a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800118c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ff33 	bl	8000ffc <__NVIC_EnableIRQ>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff ffa4 	bl	80010f4 <SysTick_Config>
 80011ac:	4603      	mov	r3, r0
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b087      	sub	sp, #28
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011c6:	e14c      	b.n	8001462 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	2101      	movs	r1, #1
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	fa01 f303 	lsl.w	r3, r1, r3
 80011d4:	4013      	ands	r3, r2
 80011d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	f000 813e 	beq.w	800145c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f003 0303 	and.w	r3, r3, #3
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d005      	beq.n	80011f8 <HAL_GPIO_Init+0x40>
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 0303 	and.w	r3, r3, #3
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d130      	bne.n	800125a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	2203      	movs	r2, #3
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	43db      	mvns	r3, r3
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	4013      	ands	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	68da      	ldr	r2, [r3, #12]
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	4313      	orrs	r3, r2
 8001220:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800122e:	2201      	movs	r2, #1
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	43db      	mvns	r3, r3
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	4013      	ands	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	091b      	lsrs	r3, r3, #4
 8001244:	f003 0201 	and.w	r2, r3, #1
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	fa02 f303 	lsl.w	r3, r2, r3
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	4313      	orrs	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f003 0303 	and.w	r3, r3, #3
 8001262:	2b03      	cmp	r3, #3
 8001264:	d017      	beq.n	8001296 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	2203      	movs	r2, #3
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	43db      	mvns	r3, r3
 8001278:	693a      	ldr	r2, [r7, #16]
 800127a:	4013      	ands	r3, r2
 800127c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	689a      	ldr	r2, [r3, #8]
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	4313      	orrs	r3, r2
 800128e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	693a      	ldr	r2, [r7, #16]
 8001294:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f003 0303 	and.w	r3, r3, #3
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d123      	bne.n	80012ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	08da      	lsrs	r2, r3, #3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	3208      	adds	r2, #8
 80012aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	f003 0307 	and.w	r3, r3, #7
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	220f      	movs	r2, #15
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	43db      	mvns	r3, r3
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	4013      	ands	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	691a      	ldr	r2, [r3, #16]
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	4313      	orrs	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	08da      	lsrs	r2, r3, #3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3208      	adds	r2, #8
 80012e4:	6939      	ldr	r1, [r7, #16]
 80012e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	2203      	movs	r2, #3
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	43db      	mvns	r3, r3
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	4013      	ands	r3, r2
 8001300:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f003 0203 	and.w	r2, r3, #3
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	fa02 f303 	lsl.w	r3, r2, r3
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	4313      	orrs	r3, r2
 8001316:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001326:	2b00      	cmp	r3, #0
 8001328:	f000 8098 	beq.w	800145c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800132c:	4a54      	ldr	r2, [pc, #336]	@ (8001480 <HAL_GPIO_Init+0x2c8>)
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	089b      	lsrs	r3, r3, #2
 8001332:	3302      	adds	r3, #2
 8001334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001338:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	220f      	movs	r2, #15
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	43db      	mvns	r3, r3
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	4013      	ands	r3, r2
 800134e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001356:	d019      	beq.n	800138c <HAL_GPIO_Init+0x1d4>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	4a4a      	ldr	r2, [pc, #296]	@ (8001484 <HAL_GPIO_Init+0x2cc>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d013      	beq.n	8001388 <HAL_GPIO_Init+0x1d0>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4a49      	ldr	r2, [pc, #292]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d00d      	beq.n	8001384 <HAL_GPIO_Init+0x1cc>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	4a48      	ldr	r2, [pc, #288]	@ (800148c <HAL_GPIO_Init+0x2d4>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d007      	beq.n	8001380 <HAL_GPIO_Init+0x1c8>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a47      	ldr	r2, [pc, #284]	@ (8001490 <HAL_GPIO_Init+0x2d8>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d101      	bne.n	800137c <HAL_GPIO_Init+0x1c4>
 8001378:	2304      	movs	r3, #4
 800137a:	e008      	b.n	800138e <HAL_GPIO_Init+0x1d6>
 800137c:	2307      	movs	r3, #7
 800137e:	e006      	b.n	800138e <HAL_GPIO_Init+0x1d6>
 8001380:	2303      	movs	r3, #3
 8001382:	e004      	b.n	800138e <HAL_GPIO_Init+0x1d6>
 8001384:	2302      	movs	r3, #2
 8001386:	e002      	b.n	800138e <HAL_GPIO_Init+0x1d6>
 8001388:	2301      	movs	r3, #1
 800138a:	e000      	b.n	800138e <HAL_GPIO_Init+0x1d6>
 800138c:	2300      	movs	r3, #0
 800138e:	697a      	ldr	r2, [r7, #20]
 8001390:	f002 0203 	and.w	r2, r2, #3
 8001394:	0092      	lsls	r2, r2, #2
 8001396:	4093      	lsls	r3, r2
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	4313      	orrs	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800139e:	4938      	ldr	r1, [pc, #224]	@ (8001480 <HAL_GPIO_Init+0x2c8>)
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	089b      	lsrs	r3, r3, #2
 80013a4:	3302      	adds	r3, #2
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80013ac:	4b39      	ldr	r3, [pc, #228]	@ (8001494 <HAL_GPIO_Init+0x2dc>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	43db      	mvns	r3, r3
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	4013      	ands	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d003      	beq.n	80013d0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80013c8:	693a      	ldr	r2, [r7, #16]
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80013d0:	4a30      	ldr	r2, [pc, #192]	@ (8001494 <HAL_GPIO_Init+0x2dc>)
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80013d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001494 <HAL_GPIO_Init+0x2dc>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	43db      	mvns	r3, r3
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	4013      	ands	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d003      	beq.n	80013fa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013fa:	4a26      	ldr	r2, [pc, #152]	@ (8001494 <HAL_GPIO_Init+0x2dc>)
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001400:	4b24      	ldr	r3, [pc, #144]	@ (8001494 <HAL_GPIO_Init+0x2dc>)
 8001402:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001406:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	43db      	mvns	r3, r3
 800140c:	693a      	ldr	r2, [r7, #16]
 800140e:	4013      	ands	r3, r2
 8001410:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d003      	beq.n	8001426 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800141e:	693a      	ldr	r2, [r7, #16]
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	4313      	orrs	r3, r2
 8001424:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001426:	4a1b      	ldr	r2, [pc, #108]	@ (8001494 <HAL_GPIO_Init+0x2dc>)
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800142e:	4b19      	ldr	r3, [pc, #100]	@ (8001494 <HAL_GPIO_Init+0x2dc>)
 8001430:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001434:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	43db      	mvns	r3, r3
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	4013      	ands	r3, r2
 800143e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	4313      	orrs	r3, r2
 8001452:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001454:	4a0f      	ldr	r2, [pc, #60]	@ (8001494 <HAL_GPIO_Init+0x2dc>)
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	3301      	adds	r3, #1
 8001460:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	fa22 f303 	lsr.w	r3, r2, r3
 800146c:	2b00      	cmp	r3, #0
 800146e:	f47f aeab 	bne.w	80011c8 <HAL_GPIO_Init+0x10>
  }
}
 8001472:	bf00      	nop
 8001474:	bf00      	nop
 8001476:	371c      	adds	r7, #28
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	40010000 	.word	0x40010000
 8001484:	48000400 	.word	0x48000400
 8001488:	48000800 	.word	0x48000800
 800148c:	48000c00 	.word	0x48000c00
 8001490:	48001000 	.word	0x48001000
 8001494:	58000800 	.word	0x58000800

08001498 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800149c:	4b05      	ldr	r3, [pc, #20]	@ (80014b4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a04      	ldr	r2, [pc, #16]	@ (80014b4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80014a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014a6:	6013      	str	r3, [r2, #0]
}
 80014a8:	bf00      	nop
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	58000400 	.word	0x58000400

080014b8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80014bc:	4b04      	ldr	r3, [pc, #16]	@ (80014d0 <HAL_PWREx_GetVoltageRange+0x18>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	58000400 	.word	0x58000400

080014d4 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80014d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80014e6:	d101      	bne.n	80014ec <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80014e8:	2301      	movs	r3, #1
 80014ea:	e000      	b.n	80014ee <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80014fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001506:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800150a:	6013      	str	r3, [r2, #0]
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800151a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001524:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001528:	6013      	str	r3, [r2, #0]
}
 800152a:	bf00      	nop
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001538:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001542:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001546:	d101      	bne.n	800154c <LL_RCC_HSE_IsReady+0x18>
 8001548:	2301      	movs	r3, #1
 800154a:	e000      	b.n	800154e <LL_RCC_HSE_IsReady+0x1a>
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800155c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001566:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800156a:	6013      	str	r3, [r2, #0]
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800157a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001584:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001588:	6013      	str	r3, [r2, #0]
}
 800158a:	bf00      	nop
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001598:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015a6:	d101      	bne.n	80015ac <LL_RCC_HSI_IsReady+0x18>
 80015a8:	2301      	movs	r3, #1
 80015aa:	e000      	b.n	80015ae <LL_RCC_HSI_IsReady+0x1a>
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80015c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	061b      	lsls	r3, r3, #24
 80015ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015d2:	4313      	orrs	r3, r2
 80015d4:	604b      	str	r3, [r1, #4]
}
 80015d6:	bf00      	nop
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 80015e2:	b480      	push	{r7}
 80015e4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80015e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015f2:	f043 0301 	orr.w	r3, r3, #1
 80015f6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80015fa:	bf00      	nop
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001608:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800160c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001610:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001614:	f023 0301 	bic.w	r3, r3, #1
 8001618:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8001626:	b480      	push	{r7}
 8001628:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800162a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800162e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	2b02      	cmp	r3, #2
 8001638:	d101      	bne.n	800163e <LL_RCC_HSI48_IsReady+0x18>
 800163a:	2301      	movs	r3, #1
 800163c:	e000      	b.n	8001640 <LL_RCC_HSI48_IsReady+0x1a>
 800163e:	2300      	movs	r3, #0
}
 8001640:	4618      	mov	r0, r3
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 800164a:	b480      	push	{r7}
 800164c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800164e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001656:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800165a:	f043 0301 	orr.w	r3, r3, #1
 800165e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001662:	bf00      	nop
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001670:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001674:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001678:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800167c:	f023 0301 	bic.w	r3, r3, #1
 8001680:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001692:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800169a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800169e:	f043 0304 	orr.w	r3, r3, #4
 80016a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80016a6:	bf00      	nop
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80016b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016c0:	f023 0304 	bic.w	r3, r3, #4
 80016c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr

080016d2 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80016d2:	b480      	push	{r7}
 80016d4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80016d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d101      	bne.n	80016ea <LL_RCC_LSE_IsReady+0x18>
 80016e6:	2301      	movs	r3, #1
 80016e8:	e000      	b.n	80016ec <LL_RCC_LSE_IsReady+0x1a>
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 80016f6:	b480      	push	{r7}
 80016f8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80016fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001702:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001706:	f043 0301 	orr.w	r3, r3, #1
 800170a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800170e:	bf00      	nop
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800171c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001720:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001724:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001728:	f023 0301 	bic.w	r3, r3, #1
 800172c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 800173a:	b480      	push	{r7}
 800173c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800173e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001742:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001746:	f003 0302 	and.w	r3, r3, #2
 800174a:	2b02      	cmp	r3, #2
 800174c:	d101      	bne.n	8001752 <LL_RCC_LSI1_IsReady+0x18>
 800174e:	2301      	movs	r3, #1
 8001750:	e000      	b.n	8001754 <LL_RCC_LSI1_IsReady+0x1a>
 8001752:	2300      	movs	r3, #0
}
 8001754:	4618      	mov	r0, r3
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr

0800175e <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 800175e:	b480      	push	{r7}
 8001760:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001762:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001766:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800176a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800176e:	f043 0304 	orr.w	r3, r3, #4
 8001772:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001776:	bf00      	nop
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001784:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001788:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800178c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001790:	f023 0304 	bic.w	r3, r3, #4
 8001794:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr

080017a2 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 80017a2:	b480      	push	{r7}
 80017a4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80017a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017ae:	f003 0308 	and.w	r3, r3, #8
 80017b2:	2b08      	cmp	r3, #8
 80017b4:	d101      	bne.n	80017ba <LL_RCC_LSI2_IsReady+0x18>
 80017b6:	2301      	movs	r3, #1
 80017b8:	e000      	b.n	80017bc <LL_RCC_LSI2_IsReady+0x1a>
 80017ba:	2300      	movs	r3, #0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr

080017c6 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 80017c6:	b480      	push	{r7}
 80017c8:	b083      	sub	sp, #12
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80017ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017d6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	021b      	lsls	r3, r3, #8
 80017de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017e2:	4313      	orrs	r3, r2
 80017e4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80017e8:	bf00      	nop
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr

080017f4 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80017f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001802:	f043 0301 	orr.w	r3, r3, #1
 8001806:	6013      	str	r3, [r2, #0]
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001812:	b480      	push	{r7}
 8001814:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001816:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001820:	f023 0301 	bic.w	r3, r3, #1
 8001824:	6013      	str	r3, [r2, #0]
}
 8001826:	bf00      	nop
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001834:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b02      	cmp	r3, #2
 8001840:	d101      	bne.n	8001846 <LL_RCC_MSI_IsReady+0x16>
 8001842:	2301      	movs	r3, #1
 8001844:	e000      	b.n	8001848 <LL_RCC_MSI_IsReady+0x18>
 8001846:	2300      	movs	r3, #0
}
 8001848:	4618      	mov	r0, r3
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr

08001852 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800185a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001864:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4313      	orrs	r3, r2
 800186c:	600b      	str	r3, [r1, #0]
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800187a:	b480      	push	{r7}
 800187c:	b083      	sub	sp, #12
 800187e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001880:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800188a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2bb0      	cmp	r3, #176	@ 0xb0
 8001890:	d901      	bls.n	8001896 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8001892:	23b0      	movs	r3, #176	@ 0xb0
 8001894:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8001896:	687b      	ldr	r3, [r7, #4]
}
 8001898:	4618      	mov	r0, r3
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80018ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	021b      	lsls	r3, r3, #8
 80018ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80018be:	4313      	orrs	r3, r2
 80018c0:	604b      	str	r3, [r1, #4]
}
 80018c2:	bf00      	nop
 80018c4:	370c      	adds	r7, #12
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr

080018ce <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80018ce:	b480      	push	{r7}
 80018d0:	b083      	sub	sp, #12
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80018d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	f023 0203 	bic.w	r2, r3, #3
 80018e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	608b      	str	r3, [r1, #8]
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80018f6:	b480      	push	{r7}
 80018f8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80018fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	f003 030c 	and.w	r3, r3, #12
}
 8001904:	4618      	mov	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr

0800190e <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800190e:	b480      	push	{r7}
 8001910:	b083      	sub	sp, #12
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001916:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001920:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4313      	orrs	r3, r2
 8001928:	608b      	str	r3, [r1, #8]
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001936:	b480      	push	{r7}
 8001938:	b083      	sub	sp, #12
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800193e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001942:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001946:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800194a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4313      	orrs	r3, r2
 8001952:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr

08001962 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8001962:	b480      	push	{r7}
 8001964:	b083      	sub	sp, #12
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800196a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800196e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001972:	f023 020f 	bic.w	r2, r3, #15
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	091b      	lsrs	r3, r3, #4
 800197a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800197e:	4313      	orrs	r3, r2
 8001980:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001984:	bf00      	nop
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001998:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80019a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	608b      	str	r3, [r1, #8]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80019c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80019ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	608b      	str	r3, [r1, #8]
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80019e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80019fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a00:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001a04:	011b      	lsls	r3, r3, #4
 8001a06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001a18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a26:	6013      	str	r3, [r2, #0]
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001a32:	b480      	push	{r7}
 8001a34:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001a36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a40:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a44:	6013      	str	r3, [r2, #0]
}
 8001a46:	bf00      	nop
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001a54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001a62:	d101      	bne.n	8001a68 <LL_RCC_PLL_IsReady+0x18>
 8001a64:	2301      	movs	r3, #1
 8001a66:	e000      	b.n	8001a6a <LL_RCC_PLL_IsReady+0x1a>
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001a78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	0a1b      	lsrs	r3, r3, #8
 8001a80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001a92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001aaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001ac2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	f003 0303 	and.w	r3, r3, #3
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001ada:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ae8:	d101      	bne.n	8001aee <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001aea:	2301      	movs	r3, #1
 8001aec:	e000      	b.n	8001af0 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001afe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b02:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001b0e:	d101      	bne.n	8001b14 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	e000      	b.n	8001b16 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001b24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b28:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001b2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b34:	d101      	bne.n	8001b3a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001b3a:	2300      	movs	r3, #0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001b4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001b58:	d101      	bne.n	8001b5e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e000      	b.n	8001b60 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001b5e:	2300      	movs	r3, #0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr

08001b6a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001b6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b78:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001b7c:	d101      	bne.n	8001b82 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e000      	b.n	8001b84 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
	...

08001b90 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b90:	b590      	push	{r4, r7, lr}
 8001b92:	b08d      	sub	sp, #52	@ 0x34
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d101      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e363      	b.n	800226a <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0320 	and.w	r3, r3, #32
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	f000 808d 	beq.w	8001cca <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bb0:	f7ff fea1 	bl	80018f6 <LL_RCC_GetSysClkSource>
 8001bb4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bb6:	f7ff ff82 	bl	8001abe <LL_RCC_PLL_GetMainSource>
 8001bba:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d005      	beq.n	8001bce <HAL_RCC_OscConfig+0x3e>
 8001bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bc4:	2b0c      	cmp	r3, #12
 8001bc6:	d147      	bne.n	8001c58 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8001bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d144      	bne.n	8001c58 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d101      	bne.n	8001bda <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e347      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8001bde:	f7ff fe4c 	bl	800187a <LL_RCC_MSI_GetRange>
 8001be2:	4603      	mov	r3, r0
 8001be4:	429c      	cmp	r4, r3
 8001be6:	d914      	bls.n	8001c12 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bec:	4618      	mov	r0, r3
 8001bee:	f000 fd03 	bl	80025f8 <RCC_SetFlashLatencyFromMSIRange>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e336      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fe26 	bl	8001852 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a1b      	ldr	r3, [r3, #32]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fe4a 	bl	80018a4 <LL_RCC_MSI_SetCalibTrimming>
 8001c10:	e013      	b.n	8001c3a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fe1b 	bl	8001852 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a1b      	ldr	r3, [r3, #32]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fe3f 	bl	80018a4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f000 fce4 	bl	80025f8 <RCC_SetFlashLatencyFromMSIRange>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e317      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001c3a:	f000 fcc9 	bl	80025d0 <HAL_RCC_GetHCLKFreq>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	4aa4      	ldr	r2, [pc, #656]	@ (8001ed4 <HAL_RCC_OscConfig+0x344>)
 8001c42:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001c44:	4ba4      	ldr	r3, [pc, #656]	@ (8001ed8 <HAL_RCC_OscConfig+0x348>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff f93f 	bl	8000ecc <HAL_InitTick>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d039      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e308      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69db      	ldr	r3, [r3, #28]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d01e      	beq.n	8001c9e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c60:	f7ff fdc8 	bl	80017f4 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c64:	f7ff f980 	bl	8000f68 <HAL_GetTick>
 8001c68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001c6a:	e008      	b.n	8001c7e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c6c:	f7ff f97c 	bl	8000f68 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e2f5      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001c7e:	f7ff fdd7 	bl	8001830 <LL_RCC_MSI_IsReady>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d0f1      	beq.n	8001c6c <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff fde0 	bl	8001852 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff fe04 	bl	80018a4 <LL_RCC_MSI_SetCalibTrimming>
 8001c9c:	e015      	b.n	8001cca <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c9e:	f7ff fdb8 	bl	8001812 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ca2:	f7ff f961 	bl	8000f68 <HAL_GetTick>
 8001ca6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001caa:	f7ff f95d 	bl	8000f68 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e2d6      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001cbc:	f7ff fdb8 	bl	8001830 <LL_RCC_MSI_IsReady>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d1f1      	bne.n	8001caa <HAL_RCC_OscConfig+0x11a>
 8001cc6:	e000      	b.n	8001cca <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001cc8:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d047      	beq.n	8001d66 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cd6:	f7ff fe0e 	bl	80018f6 <LL_RCC_GetSysClkSource>
 8001cda:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cdc:	f7ff feef 	bl	8001abe <LL_RCC_PLL_GetMainSource>
 8001ce0:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001ce2:	6a3b      	ldr	r3, [r7, #32]
 8001ce4:	2b08      	cmp	r3, #8
 8001ce6:	d005      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x164>
 8001ce8:	6a3b      	ldr	r3, [r7, #32]
 8001cea:	2b0c      	cmp	r3, #12
 8001cec:	d108      	bne.n	8001d00 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	2b03      	cmp	r3, #3
 8001cf2:	d105      	bne.n	8001d00 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d134      	bne.n	8001d66 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e2b4      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d08:	d102      	bne.n	8001d10 <HAL_RCC_OscConfig+0x180>
 8001d0a:	f7ff fbf5 	bl	80014f8 <LL_RCC_HSE_Enable>
 8001d0e:	e001      	b.n	8001d14 <HAL_RCC_OscConfig+0x184>
 8001d10:	f7ff fc01 	bl	8001516 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d012      	beq.n	8001d42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1c:	f7ff f924 	bl	8000f68 <HAL_GetTick>
 8001d20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d24:	f7ff f920 	bl	8000f68 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b64      	cmp	r3, #100	@ 0x64
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e299      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001d36:	f7ff fbfd 	bl	8001534 <LL_RCC_HSE_IsReady>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d0f1      	beq.n	8001d24 <HAL_RCC_OscConfig+0x194>
 8001d40:	e011      	b.n	8001d66 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d42:	f7ff f911 	bl	8000f68 <HAL_GetTick>
 8001d46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001d48:	e008      	b.n	8001d5c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d4a:	f7ff f90d 	bl	8000f68 <HAL_GetTick>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	2b64      	cmp	r3, #100	@ 0x64
 8001d56:	d901      	bls.n	8001d5c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e286      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001d5c:	f7ff fbea 	bl	8001534 <LL_RCC_HSE_IsReady>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1f1      	bne.n	8001d4a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d04c      	beq.n	8001e0c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d72:	f7ff fdc0 	bl	80018f6 <LL_RCC_GetSysClkSource>
 8001d76:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d78:	f7ff fea1 	bl	8001abe <LL_RCC_PLL_GetMainSource>
 8001d7c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	2b04      	cmp	r3, #4
 8001d82:	d005      	beq.n	8001d90 <HAL_RCC_OscConfig+0x200>
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	2b0c      	cmp	r3, #12
 8001d88:	d10e      	bne.n	8001da8 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d10b      	bne.n	8001da8 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d101      	bne.n	8001d9c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e266      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff fc09 	bl	80015b8 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001da6:	e031      	b.n	8001e0c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d019      	beq.n	8001de4 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001db0:	f7ff fbd2 	bl	8001558 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db4:	f7ff f8d8 	bl	8000f68 <HAL_GetTick>
 8001db8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dbc:	f7ff f8d4 	bl	8000f68 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e24d      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001dce:	f7ff fbe1 	bl	8001594 <LL_RCC_HSI_IsReady>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0f1      	beq.n	8001dbc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fbeb 	bl	80015b8 <LL_RCC_HSI_SetCalibTrimming>
 8001de2:	e013      	b.n	8001e0c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001de4:	f7ff fbc7 	bl	8001576 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de8:	f7ff f8be 	bl	8000f68 <HAL_GetTick>
 8001dec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001df0:	f7ff f8ba 	bl	8000f68 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e233      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001e02:	f7ff fbc7 	bl	8001594 <LL_RCC_HSI_IsReady>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d1f1      	bne.n	8001df0 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0308 	and.w	r3, r3, #8
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d106      	bne.n	8001e26 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	f000 80a3 	beq.w	8001f6c <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d076      	beq.n	8001f1c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0310 	and.w	r3, r3, #16
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d046      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8001e3a:	f7ff fc7e 	bl	800173a <LL_RCC_LSI1_IsReady>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d113      	bne.n	8001e6c <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8001e44:	f7ff fc57 	bl	80016f6 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001e48:	f7ff f88e 	bl	8000f68 <HAL_GetTick>
 8001e4c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001e50:	f7ff f88a 	bl	8000f68 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e203      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8001e62:	f7ff fc6a 	bl	800173a <LL_RCC_LSI1_IsReady>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f1      	beq.n	8001e50 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8001e6c:	f7ff fc77 	bl	800175e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e70:	f7ff f87a 	bl	8000f68 <HAL_GetTick>
 8001e74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001e78:	f7ff f876 	bl	8000f68 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b03      	cmp	r3, #3
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e1ef      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8001e8a:	f7ff fc8a 	bl	80017a2 <LL_RCC_LSI2_IsReady>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d0f1      	beq.n	8001e78 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	699b      	ldr	r3, [r3, #24]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff fc94 	bl	80017c6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8001e9e:	f7ff fc3b 	bl	8001718 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea2:	f7ff f861 	bl	8000f68 <HAL_GetTick>
 8001ea6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8001ea8:	e008      	b.n	8001ebc <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001eaa:	f7ff f85d 	bl	8000f68 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e1d6      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8001ebc:	f7ff fc3d 	bl	800173a <LL_RCC_LSI1_IsReady>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d1f1      	bne.n	8001eaa <HAL_RCC_OscConfig+0x31a>
 8001ec6:	e051      	b.n	8001f6c <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8001ec8:	f7ff fc15 	bl	80016f6 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ecc:	f7ff f84c 	bl	8000f68 <HAL_GetTick>
 8001ed0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8001ed2:	e00c      	b.n	8001eee <HAL_RCC_OscConfig+0x35e>
 8001ed4:	20000008 	.word	0x20000008
 8001ed8:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001edc:	f7ff f844 	bl	8000f68 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e1bd      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8001eee:	f7ff fc24 	bl	800173a <LL_RCC_LSI1_IsReady>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d0f1      	beq.n	8001edc <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8001ef8:	f7ff fc42 	bl	8001780 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8001efc:	e008      	b.n	8001f10 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001efe:	f7ff f833 	bl	8000f68 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	2b03      	cmp	r3, #3
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e1ac      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8001f10:	f7ff fc47 	bl	80017a2 <LL_RCC_LSI2_IsReady>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d1f1      	bne.n	8001efe <HAL_RCC_OscConfig+0x36e>
 8001f1a:	e027      	b.n	8001f6c <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8001f1c:	f7ff fc30 	bl	8001780 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f20:	f7ff f822 	bl	8000f68 <HAL_GetTick>
 8001f24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001f28:	f7ff f81e 	bl	8000f68 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b03      	cmp	r3, #3
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e197      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8001f3a:	f7ff fc32 	bl	80017a2 <LL_RCC_LSI2_IsReady>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d1f1      	bne.n	8001f28 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8001f44:	f7ff fbe8 	bl	8001718 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f48:	f7ff f80e 	bl	8000f68 <HAL_GetTick>
 8001f4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001f50:	f7ff f80a 	bl	8000f68 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e183      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8001f62:	f7ff fbea 	bl	800173a <LL_RCC_LSI1_IsReady>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d1f1      	bne.n	8001f50 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d05b      	beq.n	8002030 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f78:	4ba7      	ldr	r3, [pc, #668]	@ (8002218 <HAL_RCC_OscConfig+0x688>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d114      	bne.n	8001fae <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001f84:	f7ff fa88 	bl	8001498 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f88:	f7fe ffee 	bl	8000f68 <HAL_GetTick>
 8001f8c:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f90:	f7fe ffea 	bl	8000f68 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e163      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fa2:	4b9d      	ldr	r3, [pc, #628]	@ (8002218 <HAL_RCC_OscConfig+0x688>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d0f0      	beq.n	8001f90 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d102      	bne.n	8001fbc <HAL_RCC_OscConfig+0x42c>
 8001fb6:	f7ff fb48 	bl	800164a <LL_RCC_LSE_Enable>
 8001fba:	e00c      	b.n	8001fd6 <HAL_RCC_OscConfig+0x446>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	2b05      	cmp	r3, #5
 8001fc2:	d104      	bne.n	8001fce <HAL_RCC_OscConfig+0x43e>
 8001fc4:	f7ff fb63 	bl	800168e <LL_RCC_LSE_EnableBypass>
 8001fc8:	f7ff fb3f 	bl	800164a <LL_RCC_LSE_Enable>
 8001fcc:	e003      	b.n	8001fd6 <HAL_RCC_OscConfig+0x446>
 8001fce:	f7ff fb4d 	bl	800166c <LL_RCC_LSE_Disable>
 8001fd2:	f7ff fb6d 	bl	80016b0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d014      	beq.n	8002008 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fde:	f7fe ffc3 	bl	8000f68 <HAL_GetTick>
 8001fe2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001fe4:	e00a      	b.n	8001ffc <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe6:	f7fe ffbf 	bl	8000f68 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e136      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001ffc:	f7ff fb69 	bl	80016d2 <LL_RCC_LSE_IsReady>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d0ef      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x456>
 8002006:	e013      	b.n	8002030 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002008:	f7fe ffae 	bl	8000f68 <HAL_GetTick>
 800200c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800200e:	e00a      	b.n	8002026 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002010:	f7fe ffaa 	bl	8000f68 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800201e:	4293      	cmp	r3, r2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e121      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002026:	f7ff fb54 	bl	80016d2 <LL_RCC_LSE_IsReady>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d1ef      	bne.n	8002010 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002038:	2b00      	cmp	r3, #0
 800203a:	d02c      	beq.n	8002096 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002040:	2b00      	cmp	r3, #0
 8002042:	d014      	beq.n	800206e <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002044:	f7ff facd 	bl	80015e2 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002048:	f7fe ff8e 	bl	8000f68 <HAL_GetTick>
 800204c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800204e:	e008      	b.n	8002062 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002050:	f7fe ff8a 	bl	8000f68 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b02      	cmp	r3, #2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e103      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002062:	f7ff fae0 	bl	8001626 <LL_RCC_HSI48_IsReady>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d0f1      	beq.n	8002050 <HAL_RCC_OscConfig+0x4c0>
 800206c:	e013      	b.n	8002096 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800206e:	f7ff fac9 	bl	8001604 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002072:	f7fe ff79 	bl	8000f68 <HAL_GetTick>
 8002076:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002078:	e008      	b.n	800208c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800207a:	f7fe ff75 	bl	8000f68 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e0ee      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800208c:	f7ff facb 	bl	8001626 <LL_RCC_HSI48_IsReady>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d1f1      	bne.n	800207a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800209a:	2b00      	cmp	r3, #0
 800209c:	f000 80e4 	beq.w	8002268 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020a0:	f7ff fc29 	bl	80018f6 <LL_RCC_GetSysClkSource>
 80020a4:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80020a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	f040 80b4 	bne.w	8002220 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f003 0203 	and.w	r2, r3, #3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d123      	bne.n	800210e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d11c      	bne.n	800210e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	0a1b      	lsrs	r3, r3, #8
 80020d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d114      	bne.n	800210e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d10d      	bne.n	800210e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d106      	bne.n	800210e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800210a:	429a      	cmp	r2, r3
 800210c:	d05d      	beq.n	80021ca <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	2b0c      	cmp	r3, #12
 8002112:	d058      	beq.n	80021c6 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e0a1      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002126:	f7ff fc84 	bl	8001a32 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800212a:	f7fe ff1d 	bl	8000f68 <HAL_GetTick>
 800212e:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002130:	e008      	b.n	8002144 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002132:	f7fe ff19 	bl	8000f68 <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d901      	bls.n	8002144 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e092      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002144:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d1ef      	bne.n	8002132 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002152:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002156:	68da      	ldr	r2, [r3, #12]
 8002158:	4b30      	ldr	r3, [pc, #192]	@ (800221c <HAL_RCC_OscConfig+0x68c>)
 800215a:	4013      	ands	r3, r2
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002164:	4311      	orrs	r1, r2
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800216a:	0212      	lsls	r2, r2, #8
 800216c:	4311      	orrs	r1, r2
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002172:	4311      	orrs	r1, r2
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002178:	4311      	orrs	r1, r2
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800217e:	430a      	orrs	r2, r1
 8002180:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002184:	4313      	orrs	r3, r2
 8002186:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002188:	f7ff fc44 	bl	8001a14 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800218c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002196:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800219a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800219c:	f7fe fee4 	bl	8000f68 <HAL_GetTick>
 80021a0:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021a4:	f7fe fee0 	bl	8000f68 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e059      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d0ef      	beq.n	80021a4 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021c4:	e050      	b.n	8002268 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e04f      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d147      	bne.n	8002268 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021d8:	f7ff fc1c 	bl	8001a14 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021ea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021ec:	f7fe febc 	bl	8000f68 <HAL_GetTick>
 80021f0:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f4:	f7fe feb8 	bl	8000f68 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e031      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002206:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d0ef      	beq.n	80021f4 <HAL_RCC_OscConfig+0x664>
 8002214:	e028      	b.n	8002268 <HAL_RCC_OscConfig+0x6d8>
 8002216:	bf00      	nop
 8002218:	58000400 	.word	0x58000400
 800221c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	2b0c      	cmp	r3, #12
 8002224:	d01e      	beq.n	8002264 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002226:	f7ff fc04 	bl	8001a32 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800222a:	f7fe fe9d 	bl	8000f68 <HAL_GetTick>
 800222e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002230:	e008      	b.n	8002244 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002232:	f7fe fe99 	bl	8000f68 <HAL_GetTick>
 8002236:	4602      	mov	r2, r0
 8002238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	2b02      	cmp	r3, #2
 800223e:	d901      	bls.n	8002244 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e012      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002244:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1ef      	bne.n	8002232 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002252:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800225c:	4b05      	ldr	r3, [pc, #20]	@ (8002274 <HAL_RCC_OscConfig+0x6e4>)
 800225e:	4013      	ands	r3, r2
 8002260:	60cb      	str	r3, [r1, #12]
 8002262:	e001      	b.n	8002268 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e000      	b.n	800226a <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3734      	adds	r7, #52	@ 0x34
 800226e:	46bd      	mov	sp, r7
 8002270:	bd90      	pop	{r4, r7, pc}
 8002272:	bf00      	nop
 8002274:	eefefffc 	.word	0xeefefffc

08002278 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e12d      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800228c:	4b98      	ldr	r3, [pc, #608]	@ (80024f0 <HAL_RCC_ClockConfig+0x278>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0307 	and.w	r3, r3, #7
 8002294:	683a      	ldr	r2, [r7, #0]
 8002296:	429a      	cmp	r2, r3
 8002298:	d91b      	bls.n	80022d2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800229a:	4b95      	ldr	r3, [pc, #596]	@ (80024f0 <HAL_RCC_ClockConfig+0x278>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f023 0207 	bic.w	r2, r3, #7
 80022a2:	4993      	ldr	r1, [pc, #588]	@ (80024f0 <HAL_RCC_ClockConfig+0x278>)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022aa:	f7fe fe5d 	bl	8000f68 <HAL_GetTick>
 80022ae:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80022b2:	f7fe fe59 	bl	8000f68 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e111      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022c4:	4b8a      	ldr	r3, [pc, #552]	@ (80024f0 <HAL_RCC_ClockConfig+0x278>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	683a      	ldr	r2, [r7, #0]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d1ef      	bne.n	80022b2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d016      	beq.n	800230c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff fb13 	bl	800190e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80022e8:	f7fe fe3e 	bl	8000f68 <HAL_GetTick>
 80022ec:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80022f0:	f7fe fe3a 	bl	8000f68 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e0f2      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002302:	f7ff fbe8 	bl	8001ad6 <LL_RCC_IsActiveFlag_HPRE>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d0f1      	beq.n	80022f0 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0320 	and.w	r3, r3, #32
 8002314:	2b00      	cmp	r3, #0
 8002316:	d016      	beq.n	8002346 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	695b      	ldr	r3, [r3, #20]
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff fb0a 	bl	8001936 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002322:	f7fe fe21 	bl	8000f68 <HAL_GetTick>
 8002326:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002328:	e008      	b.n	800233c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800232a:	f7fe fe1d 	bl	8000f68 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d901      	bls.n	800233c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e0d5      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800233c:	f7ff fbdd 	bl	8001afa <LL_RCC_IsActiveFlag_C2HPRE>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d0f1      	beq.n	800232a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800234e:	2b00      	cmp	r3, #0
 8002350:	d016      	beq.n	8002380 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	699b      	ldr	r3, [r3, #24]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff fb03 	bl	8001962 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800235c:	f7fe fe04 	bl	8000f68 <HAL_GetTick>
 8002360:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002362:	e008      	b.n	8002376 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002364:	f7fe fe00 	bl	8000f68 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e0b8      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002376:	f7ff fbd3 	bl	8001b20 <LL_RCC_IsActiveFlag_SHDHPRE>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d0f1      	beq.n	8002364 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0304 	and.w	r3, r3, #4
 8002388:	2b00      	cmp	r3, #0
 800238a:	d016      	beq.n	80023ba <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff fafd 	bl	8001990 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002396:	f7fe fde7 	bl	8000f68 <HAL_GetTick>
 800239a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800239c:	e008      	b.n	80023b0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800239e:	f7fe fde3 	bl	8000f68 <HAL_GetTick>
 80023a2:	4602      	mov	r2, r0
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e09b      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80023b0:	f7ff fbc9 	bl	8001b46 <LL_RCC_IsActiveFlag_PPRE1>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d0f1      	beq.n	800239e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d017      	beq.n	80023f6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff faf3 	bl	80019b8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80023d2:	f7fe fdc9 	bl	8000f68 <HAL_GetTick>
 80023d6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80023d8:	e008      	b.n	80023ec <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80023da:	f7fe fdc5 	bl	8000f68 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e07d      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80023ec:	f7ff fbbd 	bl	8001b6a <LL_RCC_IsActiveFlag_PPRE2>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d0f1      	beq.n	80023da <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0301 	and.w	r3, r3, #1
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d043      	beq.n	800248a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b02      	cmp	r3, #2
 8002408:	d106      	bne.n	8002418 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800240a:	f7ff f893 	bl	8001534 <LL_RCC_HSE_IsReady>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d11e      	bne.n	8002452 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e067      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2b03      	cmp	r3, #3
 800241e:	d106      	bne.n	800242e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002420:	f7ff fb16 	bl	8001a50 <LL_RCC_PLL_IsReady>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d113      	bne.n	8002452 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e05c      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d106      	bne.n	8002444 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002436:	f7ff f9fb 	bl	8001830 <LL_RCC_MSI_IsReady>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d108      	bne.n	8002452 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e051      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002444:	f7ff f8a6 	bl	8001594 <LL_RCC_HSI_IsReady>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d101      	bne.n	8002452 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e04a      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fa39 	bl	80018ce <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800245c:	f7fe fd84 	bl	8000f68 <HAL_GetTick>
 8002460:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002462:	e00a      	b.n	800247a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002464:	f7fe fd80 	bl	8000f68 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002472:	4293      	cmp	r3, r2
 8002474:	d901      	bls.n	800247a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e036      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800247a:	f7ff fa3c 	bl	80018f6 <LL_RCC_GetSysClkSource>
 800247e:	4602      	mov	r2, r0
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	429a      	cmp	r2, r3
 8002488:	d1ec      	bne.n	8002464 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800248a:	4b19      	ldr	r3, [pc, #100]	@ (80024f0 <HAL_RCC_ClockConfig+0x278>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0307 	and.w	r3, r3, #7
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	429a      	cmp	r2, r3
 8002496:	d21b      	bcs.n	80024d0 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002498:	4b15      	ldr	r3, [pc, #84]	@ (80024f0 <HAL_RCC_ClockConfig+0x278>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f023 0207 	bic.w	r2, r3, #7
 80024a0:	4913      	ldr	r1, [pc, #76]	@ (80024f0 <HAL_RCC_ClockConfig+0x278>)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024a8:	f7fe fd5e 	bl	8000f68 <HAL_GetTick>
 80024ac:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80024b0:	f7fe fd5a 	bl	8000f68 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e012      	b.n	80024e8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024c2:	4b0b      	ldr	r3, [pc, #44]	@ (80024f0 <HAL_RCC_ClockConfig+0x278>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0307 	and.w	r3, r3, #7
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d1ef      	bne.n	80024b0 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80024d0:	f000 f87e 	bl	80025d0 <HAL_RCC_GetHCLKFreq>
 80024d4:	4603      	mov	r3, r0
 80024d6:	4a07      	ldr	r2, [pc, #28]	@ (80024f4 <HAL_RCC_ClockConfig+0x27c>)
 80024d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80024da:	f7fe fd51 	bl	8000f80 <HAL_GetTickPrio>
 80024de:	4603      	mov	r3, r0
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7fe fcf3 	bl	8000ecc <HAL_InitTick>
 80024e6:	4603      	mov	r3, r0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3710      	adds	r7, #16
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	58004000 	.word	0x58004000
 80024f4:	20000008 	.word	0x20000008

080024f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024f8:	b590      	push	{r4, r7, lr}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024fe:	f7ff f9fa 	bl	80018f6 <LL_RCC_GetSysClkSource>
 8002502:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d10a      	bne.n	8002520 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800250a:	f7ff f9b6 	bl	800187a <LL_RCC_MSI_GetRange>
 800250e:	4603      	mov	r3, r0
 8002510:	091b      	lsrs	r3, r3, #4
 8002512:	f003 030f 	and.w	r3, r3, #15
 8002516:	4a2b      	ldr	r2, [pc, #172]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	e04b      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b04      	cmp	r3, #4
 8002524:	d102      	bne.n	800252c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002526:	4b28      	ldr	r3, [pc, #160]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002528:	60fb      	str	r3, [r7, #12]
 800252a:	e045      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b08      	cmp	r3, #8
 8002530:	d10a      	bne.n	8002548 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002532:	f7fe ffcf 	bl	80014d4 <LL_RCC_HSE_IsEnabledDiv2>
 8002536:	4603      	mov	r3, r0
 8002538:	2b01      	cmp	r3, #1
 800253a:	d102      	bne.n	8002542 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800253c:	4b22      	ldr	r3, [pc, #136]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	e03a      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002542:	4b22      	ldr	r3, [pc, #136]	@ (80025cc <HAL_RCC_GetSysClockFreq+0xd4>)
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	e037      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002548:	f7ff fab9 	bl	8001abe <LL_RCC_PLL_GetMainSource>
 800254c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	2b02      	cmp	r3, #2
 8002552:	d003      	beq.n	800255c <HAL_RCC_GetSysClockFreq+0x64>
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	2b03      	cmp	r3, #3
 8002558:	d003      	beq.n	8002562 <HAL_RCC_GetSysClockFreq+0x6a>
 800255a:	e00d      	b.n	8002578 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800255c:	4b1a      	ldr	r3, [pc, #104]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800255e:	60bb      	str	r3, [r7, #8]
        break;
 8002560:	e015      	b.n	800258e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002562:	f7fe ffb7 	bl	80014d4 <LL_RCC_HSE_IsEnabledDiv2>
 8002566:	4603      	mov	r3, r0
 8002568:	2b01      	cmp	r3, #1
 800256a:	d102      	bne.n	8002572 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800256c:	4b16      	ldr	r3, [pc, #88]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800256e:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002570:	e00d      	b.n	800258e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002572:	4b16      	ldr	r3, [pc, #88]	@ (80025cc <HAL_RCC_GetSysClockFreq+0xd4>)
 8002574:	60bb      	str	r3, [r7, #8]
        break;
 8002576:	e00a      	b.n	800258e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002578:	f7ff f97f 	bl	800187a <LL_RCC_MSI_GetRange>
 800257c:	4603      	mov	r3, r0
 800257e:	091b      	lsrs	r3, r3, #4
 8002580:	f003 030f 	and.w	r3, r3, #15
 8002584:	4a0f      	ldr	r2, [pc, #60]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258a:	60bb      	str	r3, [r7, #8]
        break;
 800258c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800258e:	f7ff fa71 	bl	8001a74 <LL_RCC_PLL_GetN>
 8002592:	4602      	mov	r2, r0
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	fb03 f402 	mul.w	r4, r3, r2
 800259a:	f7ff fa84 	bl	8001aa6 <LL_RCC_PLL_GetDivider>
 800259e:	4603      	mov	r3, r0
 80025a0:	091b      	lsrs	r3, r3, #4
 80025a2:	3301      	adds	r3, #1
 80025a4:	fbb4 f4f3 	udiv	r4, r4, r3
 80025a8:	f7ff fa71 	bl	8001a8e <LL_RCC_PLL_GetR>
 80025ac:	4603      	mov	r3, r0
 80025ae:	0f5b      	lsrs	r3, r3, #29
 80025b0:	3301      	adds	r3, #1
 80025b2:	fbb4 f3f3 	udiv	r3, r4, r3
 80025b6:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80025b8:	68fb      	ldr	r3, [r7, #12]
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3714      	adds	r7, #20
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd90      	pop	{r4, r7, pc}
 80025c2:	bf00      	nop
 80025c4:	08003d2c 	.word	0x08003d2c
 80025c8:	00f42400 	.word	0x00f42400
 80025cc:	01e84800 	.word	0x01e84800

080025d0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025d0:	b598      	push	{r3, r4, r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80025d4:	f7ff ff90 	bl	80024f8 <HAL_RCC_GetSysClockFreq>
 80025d8:	4604      	mov	r4, r0
 80025da:	f7ff fa01 	bl	80019e0 <LL_RCC_GetAHBPrescaler>
 80025de:	4603      	mov	r3, r0
 80025e0:	091b      	lsrs	r3, r3, #4
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	4a03      	ldr	r2, [pc, #12]	@ (80025f4 <HAL_RCC_GetHCLKFreq+0x24>)
 80025e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ec:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	bd98      	pop	{r3, r4, r7, pc}
 80025f4:	08003cec 	.word	0x08003cec

080025f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80025f8:	b590      	push	{r4, r7, lr}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2bb0      	cmp	r3, #176	@ 0xb0
 8002604:	d903      	bls.n	800260e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002606:	4b15      	ldr	r3, [pc, #84]	@ (800265c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	e007      	b.n	800261e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	091b      	lsrs	r3, r3, #4
 8002612:	f003 030f 	and.w	r3, r3, #15
 8002616:	4a11      	ldr	r2, [pc, #68]	@ (800265c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800261c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800261e:	f7ff f9eb 	bl	80019f8 <LL_RCC_GetAHB4Prescaler>
 8002622:	4603      	mov	r3, r0
 8002624:	091b      	lsrs	r3, r3, #4
 8002626:	f003 030f 	and.w	r3, r3, #15
 800262a:	4a0d      	ldr	r2, [pc, #52]	@ (8002660 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800262c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	fbb2 f3f3 	udiv	r3, r2, r3
 8002636:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	4a0a      	ldr	r2, [pc, #40]	@ (8002664 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800263c:	fba2 2303 	umull	r2, r3, r2, r3
 8002640:	0c9c      	lsrs	r4, r3, #18
 8002642:	f7fe ff39 	bl	80014b8 <HAL_PWREx_GetVoltageRange>
 8002646:	4603      	mov	r3, r0
 8002648:	4619      	mov	r1, r3
 800264a:	4620      	mov	r0, r4
 800264c:	f000 f80c 	bl	8002668 <RCC_SetFlashLatency>
 8002650:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002652:	4618      	mov	r0, r3
 8002654:	3714      	adds	r7, #20
 8002656:	46bd      	mov	sp, r7
 8002658:	bd90      	pop	{r4, r7, pc}
 800265a:	bf00      	nop
 800265c:	08003d2c 	.word	0x08003d2c
 8002660:	08003cec 	.word	0x08003cec
 8002664:	431bde83 	.word	0x431bde83

08002668 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002668:	b590      	push	{r4, r7, lr}
 800266a:	b093      	sub	sp, #76	@ 0x4c
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002672:	4b37      	ldr	r3, [pc, #220]	@ (8002750 <RCC_SetFlashLatency+0xe8>)
 8002674:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002678:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800267a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800267e:	4a35      	ldr	r2, [pc, #212]	@ (8002754 <RCC_SetFlashLatency+0xec>)
 8002680:	f107 031c 	add.w	r3, r7, #28
 8002684:	ca07      	ldmia	r2, {r0, r1, r2}
 8002686:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800268a:	4b33      	ldr	r3, [pc, #204]	@ (8002758 <RCC_SetFlashLatency+0xf0>)
 800268c:	f107 040c 	add.w	r4, r7, #12
 8002690:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002692:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002696:	2300      	movs	r3, #0
 8002698:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026a0:	d11a      	bne.n	80026d8 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80026a2:	2300      	movs	r3, #0
 80026a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80026a6:	e013      	b.n	80026d0 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80026a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	3348      	adds	r3, #72	@ 0x48
 80026ae:	443b      	add	r3, r7
 80026b0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d807      	bhi.n	80026ca <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80026ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	3348      	adds	r3, #72	@ 0x48
 80026c0:	443b      	add	r3, r7
 80026c2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80026c6:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80026c8:	e020      	b.n	800270c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80026ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026cc:	3301      	adds	r3, #1
 80026ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80026d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d9e8      	bls.n	80026a8 <RCC_SetFlashLatency+0x40>
 80026d6:	e019      	b.n	800270c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80026d8:	2300      	movs	r3, #0
 80026da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026dc:	e013      	b.n	8002706 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80026de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	3348      	adds	r3, #72	@ 0x48
 80026e4:	443b      	add	r3, r7
 80026e6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d807      	bhi.n	8002700 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80026f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	3348      	adds	r3, #72	@ 0x48
 80026f6:	443b      	add	r3, r7
 80026f8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80026fc:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80026fe:	e005      	b.n	800270c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002700:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002702:	3301      	adds	r3, #1
 8002704:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002708:	2b02      	cmp	r3, #2
 800270a:	d9e8      	bls.n	80026de <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800270c:	4b13      	ldr	r3, [pc, #76]	@ (800275c <RCC_SetFlashLatency+0xf4>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f023 0207 	bic.w	r2, r3, #7
 8002714:	4911      	ldr	r1, [pc, #68]	@ (800275c <RCC_SetFlashLatency+0xf4>)
 8002716:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002718:	4313      	orrs	r3, r2
 800271a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800271c:	f7fe fc24 	bl	8000f68 <HAL_GetTick>
 8002720:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002722:	e008      	b.n	8002736 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002724:	f7fe fc20 	bl	8000f68 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e007      	b.n	8002746 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002736:	4b09      	ldr	r3, [pc, #36]	@ (800275c <RCC_SetFlashLatency+0xf4>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0307 	and.w	r3, r3, #7
 800273e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002740:	429a      	cmp	r2, r3
 8002742:	d1ef      	bne.n	8002724 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	374c      	adds	r7, #76	@ 0x4c
 800274a:	46bd      	mov	sp, r7
 800274c:	bd90      	pop	{r4, r7, pc}
 800274e:	bf00      	nop
 8002750:	08003cc0 	.word	0x08003cc0
 8002754:	08003cd0 	.word	0x08003cd0
 8002758:	08003cdc 	.word	0x08003cdc
 800275c:	58004000 	.word	0x58004000

08002760 <LL_RCC_LSE_IsEnabled>:
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002764:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <LL_RCC_LSE_IsEnabled+0x18>
 8002774:	2301      	movs	r3, #1
 8002776:	e000      	b.n	800277a <LL_RCC_LSE_IsEnabled+0x1a>
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <LL_RCC_LSE_IsReady>:
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002788:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800278c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	2b02      	cmp	r3, #2
 8002796:	d101      	bne.n	800279c <LL_RCC_LSE_IsReady+0x18>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <LL_RCC_LSE_IsReady+0x1a>
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <LL_RCC_SetRFWKPClockSource>:
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80027b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80027bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <LL_RCC_SetSMPSClockSource>:
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80027dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e2:	f023 0203 	bic.w	r2, r3, #3
 80027e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <LL_RCC_SetSMPSPrescaler>:
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002804:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800280e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4313      	orrs	r3, r2
 8002816:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <LL_RCC_SetUSARTClockSource>:
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800282c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002830:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002834:	f023 0203 	bic.w	r2, r3, #3
 8002838:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4313      	orrs	r3, r2
 8002840:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_RCC_SetLPUARTClockSource>:
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002858:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800285c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002860:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002864:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4313      	orrs	r3, r2
 800286c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <LL_RCC_SetI2CClockSource>:
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002888:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	091b      	lsrs	r3, r3, #4
 8002890:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8002894:	43db      	mvns	r3, r3
 8002896:	401a      	ands	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	011b      	lsls	r3, r3, #4
 800289c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80028a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028a4:	4313      	orrs	r3, r2
 80028a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80028aa:	bf00      	nop
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <LL_RCC_SetLPTIMClockSource>:
{
 80028b6:	b480      	push	{r7}
 80028b8:	b083      	sub	sp, #12
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80028be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	0c1b      	lsrs	r3, r3, #16
 80028ca:	041b      	lsls	r3, r3, #16
 80028cc:	43db      	mvns	r3, r3
 80028ce:	401a      	ands	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	041b      	lsls	r3, r3, #16
 80028d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028d8:	4313      	orrs	r3, r2
 80028da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <LL_RCC_SetSAIClockSource>:
{
 80028ea:	b480      	push	{r7}
 80028ec:	b083      	sub	sp, #12
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80028f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028fa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80028fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4313      	orrs	r3, r2
 8002906:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800290a:	bf00      	nop
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <LL_RCC_SetRNGClockSource>:
{
 8002916:	b480      	push	{r7}
 8002918:	b083      	sub	sp, #12
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800291e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002926:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800292a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4313      	orrs	r3, r2
 8002932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002936:	bf00      	nop
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <LL_RCC_SetCLK48ClockSource>:
{
 8002942:	b480      	push	{r7}
 8002944:	b083      	sub	sp, #12
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800294a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800294e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002952:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002956:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4313      	orrs	r3, r2
 800295e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <LL_RCC_SetUSBClockSource>:
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b082      	sub	sp, #8
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff ffe3 	bl	8002942 <LL_RCC_SetCLK48ClockSource>
}
 800297c:	bf00      	nop
 800297e:	3708      	adds	r7, #8
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <LL_RCC_SetADCClockSource>:
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800298c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002994:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002998:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4313      	orrs	r3, r2
 80029a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80029a4:	bf00      	nop
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <LL_RCC_SetRTCClockSource>:
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80029b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80029c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <LL_RCC_GetRTCClockSource>:
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80029e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <LL_RCC_ForceBackupDomainReset>:
{
 80029f6:	b480      	push	{r7}
 80029f8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80029fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002a0e:	bf00      	nop
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002a1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a24:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002a30:	bf00      	nop
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr

08002a3a <LL_RCC_PLLSAI1_Enable>:
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002a3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a48:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002a4c:	6013      	str	r3, [r2, #0]
}
 8002a4e:	bf00      	nop
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <LL_RCC_PLLSAI1_Disable>:
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002a5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a66:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a6a:	6013      	str	r3, [r2, #0]
}
 8002a6c:	bf00      	nop
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr

08002a76 <LL_RCC_PLLSAI1_IsReady>:
{
 8002a76:	b480      	push	{r7}
 8002a78:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002a7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a88:	d101      	bne.n	8002a8e <LL_RCC_PLLSAI1_IsReady+0x18>
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e000      	b.n	8002a90 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr

08002a9a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b088      	sub	sp, #32
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d034      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002abe:	d021      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002ac0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ac4:	d81b      	bhi.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002ac6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002aca:	d01d      	beq.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002acc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ad0:	d815      	bhi.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d00b      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x54>
 8002ad6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ada:	d110      	bne.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8002adc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ae6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aea:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8002aec:	e00d      	b.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3304      	adds	r3, #4
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 f947 	bl	8002d86 <RCCEx_PLLSAI1_ConfigNP>
 8002af8:	4603      	mov	r3, r0
 8002afa:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002afc:	e005      	b.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	77fb      	strb	r3, [r7, #31]
        break;
 8002b02:	e002      	b.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002b04:	bf00      	nop
 8002b06:	e000      	b.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002b08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b0a:	7ffb      	ldrb	r3, [r7, #31]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d105      	bne.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff fee8 	bl	80028ea <LL_RCC_SetSAIClockSource>
 8002b1a:	e001      	b.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b1c:	7ffb      	ldrb	r3, [r7, #31]
 8002b1e:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d046      	beq.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8002b2c:	f7ff ff56 	bl	80029dc <LL_RCC_GetRTCClockSource>
 8002b30:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	69ba      	ldr	r2, [r7, #24]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d03c      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002b3c:	f7fe fcac 	bl	8001498 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d105      	bne.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff ff30 	bl	80029b0 <LL_RCC_SetRTCClockSource>
 8002b50:	e02e      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8002b52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b5a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8002b5c:	f7ff ff4b 	bl	80029f6 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8002b60:	f7ff ff5a 	bl	8002a18 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8002b72:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8002b7c:	f7ff fdf0 	bl	8002760 <LL_RCC_LSE_IsEnabled>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d114      	bne.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b86:	f7fe f9ef 	bl	8000f68 <HAL_GetTick>
 8002b8a:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8002b8c:	e00b      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b8e:	f7fe f9eb 	bl	8000f68 <HAL_GetTick>
 8002b92:	4602      	mov	r2, r0
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d902      	bls.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	77fb      	strb	r3, [r7, #31]
              break;
 8002ba4:	e004      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8002ba6:	f7ff fded 	bl	8002784 <LL_RCC_LSE_IsReady>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d1ee      	bne.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8002bb0:	7ffb      	ldrb	r3, [r7, #31]
 8002bb2:	77bb      	strb	r3, [r7, #30]
 8002bb4:	e001      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bb6:	7ffb      	ldrb	r3, [r7, #31]
 8002bb8:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d004      	beq.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff fe2a 	bl	8002824 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d004      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	69db      	ldr	r3, [r3, #28]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fe35 	bl	8002850 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0310 	and.w	r3, r3, #16
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d004      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff fe5d 	bl	80028b6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0320 	and.w	r3, r3, #32
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d004      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff fe52 	bl	80028b6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0304 	and.w	r3, r3, #4
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d004      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fe2a 	bl	800287c <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0308 	and.w	r3, r3, #8
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d004      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7ff fe1f 	bl	800287c <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d022      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff fe8d 	bl	800296e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c5c:	d107      	bne.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8002c5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c68:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c6c:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c76:	d10b      	bne.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3304      	adds	r3, #4
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f000 f8dd 	bl	8002e3c <RCCEx_PLLSAI1_ConfigNQ>
 8002c82:	4603      	mov	r3, r0
 8002c84:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8002c86:	7ffb      	ldrb	r3, [r7, #31]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8002c8c:	7ffb      	ldrb	r3, [r7, #31]
 8002c8e:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d02b      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ca4:	d008      	beq.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002caa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002cae:	d003      	beq.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d105      	bne.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff fe2a 	bl	8002916 <LL_RCC_SetRNGClockSource>
 8002cc2:	e00a      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x240>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ccc:	60fb      	str	r3, [r7, #12]
 8002cce:	2000      	movs	r0, #0
 8002cd0:	f7ff fe21 	bl	8002916 <LL_RCC_SetRNGClockSource>
 8002cd4:	68f8      	ldr	r0, [r7, #12]
 8002cd6:	f7ff fe34 	bl	8002942 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cde:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002ce2:	d107      	bne.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002ce4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002cee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cf2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d022      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff fe3d 	bl	8002984 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d12:	d107      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002d14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d22:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d2c:	d10b      	bne.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	3304      	adds	r3, #4
 8002d32:	4618      	mov	r0, r3
 8002d34:	f000 f8dd 	bl	8002ef2 <RCCEx_PLLSAI1_ConfigNR>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8002d3c:	7ffb      	ldrb	r3, [r7, #31]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8002d42:	7ffb      	ldrb	r3, [r7, #31]
 8002d44:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d004      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7ff fd26 	bl	80027a8 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d009      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff fd45 	bl	80027fc <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff fd2c 	bl	80027d4 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8002d7c:	7fbb      	ldrb	r3, [r7, #30]
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3720      	adds	r7, #32
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b084      	sub	sp, #16
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002d92:	f7ff fe61 	bl	8002a58 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002d96:	f7fe f8e7 	bl	8000f68 <HAL_GetTick>
 8002d9a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002d9c:	e009      	b.n	8002db2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d9e:	f7fe f8e3 	bl	8000f68 <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d902      	bls.n	8002db2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	73fb      	strb	r3, [r7, #15]
      break;
 8002db0:	e004      	b.n	8002dbc <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002db2:	f7ff fe60 	bl	8002a76 <LL_RCC_PLLSAI1_IsReady>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1f0      	bne.n	8002d9e <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8002dbc:	7bfb      	ldrb	r3, [r7, #15]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d137      	bne.n	8002e32 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002dc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	021b      	lsls	r3, r3, #8
 8002dd2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8002dda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dec:	4313      	orrs	r3, r2
 8002dee:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8002df0:	f7ff fe23 	bl	8002a3a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002df4:	f7fe f8b8 	bl	8000f68 <HAL_GetTick>
 8002df8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002dfa:	e009      	b.n	8002e10 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002dfc:	f7fe f8b4 	bl	8000f68 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d902      	bls.n	8002e10 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	73fb      	strb	r3, [r7, #15]
        break;
 8002e0e:	e004      	b.n	8002e1a <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002e10:	f7ff fe31 	bl	8002a76 <LL_RCC_PLLSAI1_IsReady>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d1f0      	bne.n	8002dfc <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8002e1a:	7bfb      	ldrb	r3, [r7, #15]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d108      	bne.n	8002e32 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002e20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e24:	691a      	ldr	r2, [r3, #16]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8002e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3710      	adds	r7, #16
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e44:	2300      	movs	r3, #0
 8002e46:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002e48:	f7ff fe06 	bl	8002a58 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002e4c:	f7fe f88c 	bl	8000f68 <HAL_GetTick>
 8002e50:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002e52:	e009      	b.n	8002e68 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e54:	f7fe f888 	bl	8000f68 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d902      	bls.n	8002e68 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	73fb      	strb	r3, [r7, #15]
      break;
 8002e66:	e004      	b.n	8002e72 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002e68:	f7ff fe05 	bl	8002a76 <LL_RCC_PLLSAI1_IsReady>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d1f0      	bne.n	8002e54 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8002e72:	7bfb      	ldrb	r3, [r7, #15]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d137      	bne.n	8002ee8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002e78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e7c:	691b      	ldr	r3, [r3, #16]
 8002e7e:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	021b      	lsls	r3, r3, #8
 8002e88:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8002e90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8002ea6:	f7ff fdc8 	bl	8002a3a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002eaa:	f7fe f85d 	bl	8000f68 <HAL_GetTick>
 8002eae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002eb0:	e009      	b.n	8002ec6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002eb2:	f7fe f859 	bl	8000f68 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d902      	bls.n	8002ec6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	73fb      	strb	r3, [r7, #15]
        break;
 8002ec4:	e004      	b.n	8002ed0 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002ec6:	f7ff fdd6 	bl	8002a76 <LL_RCC_PLLSAI1_IsReady>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d1f0      	bne.n	8002eb2 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8002ed0:	7bfb      	ldrb	r3, [r7, #15]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d108      	bne.n	8002ee8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002ed6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eda:	691a      	ldr	r2, [r3, #16]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8002ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b084      	sub	sp, #16
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002efa:	2300      	movs	r3, #0
 8002efc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002efe:	f7ff fdab 	bl	8002a58 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002f02:	f7fe f831 	bl	8000f68 <HAL_GetTick>
 8002f06:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002f08:	e009      	b.n	8002f1e <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f0a:	f7fe f82d 	bl	8000f68 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d902      	bls.n	8002f1e <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f1c:	e004      	b.n	8002f28 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002f1e:	f7ff fdaa 	bl	8002a76 <LL_RCC_PLLSAI1_IsReady>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d1f0      	bne.n	8002f0a <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d137      	bne.n	8002f9e <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002f2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	021b      	lsls	r3, r3, #8
 8002f3e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f42:	4313      	orrs	r3, r2
 8002f44:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8002f46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8002f5c:	f7ff fd6d 	bl	8002a3a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f60:	f7fe f802 	bl	8000f68 <HAL_GetTick>
 8002f64:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002f66:	e009      	b.n	8002f7c <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f68:	f7fd fffe 	bl	8000f68 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d902      	bls.n	8002f7c <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	73fb      	strb	r3, [r7, #15]
        break;
 8002f7a:	e004      	b.n	8002f86 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002f7c:	f7ff fd7b 	bl	8002a76 <LL_RCC_PLLSAI1_IsReady>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d1f0      	bne.n	8002f68 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8002f86:	7bfb      	ldrb	r3, [r7, #15]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d108      	bne.n	8002f9e <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002f8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f90:	691a      	ldr	r2, [r3, #16]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8002f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3710      	adds	r7, #16
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e049      	b.n	800304e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d106      	bne.n	8002fd4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f7fd fe2e 	bl	8000c30 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3304      	adds	r3, #4
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	4610      	mov	r0, r2
 8002fe8:	f000 fb6c 	bl	80036c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
	...

08003058 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003062:	2300      	movs	r3, #0
 8003064:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d104      	bne.n	8003076 <HAL_TIM_IC_Start_IT+0x1e>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003072:	b2db      	uxtb	r3, r3
 8003074:	e023      	b.n	80030be <HAL_TIM_IC_Start_IT+0x66>
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	2b04      	cmp	r3, #4
 800307a:	d104      	bne.n	8003086 <HAL_TIM_IC_Start_IT+0x2e>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003082:	b2db      	uxtb	r3, r3
 8003084:	e01b      	b.n	80030be <HAL_TIM_IC_Start_IT+0x66>
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	2b08      	cmp	r3, #8
 800308a:	d104      	bne.n	8003096 <HAL_TIM_IC_Start_IT+0x3e>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003092:	b2db      	uxtb	r3, r3
 8003094:	e013      	b.n	80030be <HAL_TIM_IC_Start_IT+0x66>
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	2b0c      	cmp	r3, #12
 800309a:	d104      	bne.n	80030a6 <HAL_TIM_IC_Start_IT+0x4e>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	e00b      	b.n	80030be <HAL_TIM_IC_Start_IT+0x66>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2b10      	cmp	r3, #16
 80030aa:	d104      	bne.n	80030b6 <HAL_TIM_IC_Start_IT+0x5e>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	e003      	b.n	80030be <HAL_TIM_IC_Start_IT+0x66>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d104      	bne.n	80030d0 <HAL_TIM_IC_Start_IT+0x78>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	e013      	b.n	80030f8 <HAL_TIM_IC_Start_IT+0xa0>
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	2b04      	cmp	r3, #4
 80030d4:	d104      	bne.n	80030e0 <HAL_TIM_IC_Start_IT+0x88>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	e00b      	b.n	80030f8 <HAL_TIM_IC_Start_IT+0xa0>
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	2b08      	cmp	r3, #8
 80030e4:	d104      	bne.n	80030f0 <HAL_TIM_IC_Start_IT+0x98>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	e003      	b.n	80030f8 <HAL_TIM_IC_Start_IT+0xa0>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80030fa:	7bbb      	ldrb	r3, [r7, #14]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d102      	bne.n	8003106 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003100:	7b7b      	ldrb	r3, [r7, #13]
 8003102:	2b01      	cmp	r3, #1
 8003104:	d001      	beq.n	800310a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e0c4      	b.n	8003294 <HAL_TIM_IC_Start_IT+0x23c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d104      	bne.n	800311a <HAL_TIM_IC_Start_IT+0xc2>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2202      	movs	r2, #2
 8003114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003118:	e023      	b.n	8003162 <HAL_TIM_IC_Start_IT+0x10a>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	2b04      	cmp	r3, #4
 800311e:	d104      	bne.n	800312a <HAL_TIM_IC_Start_IT+0xd2>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2202      	movs	r2, #2
 8003124:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003128:	e01b      	b.n	8003162 <HAL_TIM_IC_Start_IT+0x10a>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	2b08      	cmp	r3, #8
 800312e:	d104      	bne.n	800313a <HAL_TIM_IC_Start_IT+0xe2>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2202      	movs	r2, #2
 8003134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003138:	e013      	b.n	8003162 <HAL_TIM_IC_Start_IT+0x10a>
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	2b0c      	cmp	r3, #12
 800313e:	d104      	bne.n	800314a <HAL_TIM_IC_Start_IT+0xf2>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2202      	movs	r2, #2
 8003144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003148:	e00b      	b.n	8003162 <HAL_TIM_IC_Start_IT+0x10a>
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	2b10      	cmp	r3, #16
 800314e:	d104      	bne.n	800315a <HAL_TIM_IC_Start_IT+0x102>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2202      	movs	r2, #2
 8003154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003158:	e003      	b.n	8003162 <HAL_TIM_IC_Start_IT+0x10a>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2202      	movs	r2, #2
 800315e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d104      	bne.n	8003172 <HAL_TIM_IC_Start_IT+0x11a>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003170:	e013      	b.n	800319a <HAL_TIM_IC_Start_IT+0x142>
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	2b04      	cmp	r3, #4
 8003176:	d104      	bne.n	8003182 <HAL_TIM_IC_Start_IT+0x12a>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2202      	movs	r2, #2
 800317c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003180:	e00b      	b.n	800319a <HAL_TIM_IC_Start_IT+0x142>
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	2b08      	cmp	r3, #8
 8003186:	d104      	bne.n	8003192 <HAL_TIM_IC_Start_IT+0x13a>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2202      	movs	r2, #2
 800318c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003190:	e003      	b.n	800319a <HAL_TIM_IC_Start_IT+0x142>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2202      	movs	r2, #2
 8003196:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	2b0c      	cmp	r3, #12
 800319e:	d841      	bhi.n	8003224 <HAL_TIM_IC_Start_IT+0x1cc>
 80031a0:	a201      	add	r2, pc, #4	@ (adr r2, 80031a8 <HAL_TIM_IC_Start_IT+0x150>)
 80031a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a6:	bf00      	nop
 80031a8:	080031dd 	.word	0x080031dd
 80031ac:	08003225 	.word	0x08003225
 80031b0:	08003225 	.word	0x08003225
 80031b4:	08003225 	.word	0x08003225
 80031b8:	080031ef 	.word	0x080031ef
 80031bc:	08003225 	.word	0x08003225
 80031c0:	08003225 	.word	0x08003225
 80031c4:	08003225 	.word	0x08003225
 80031c8:	08003201 	.word	0x08003201
 80031cc:	08003225 	.word	0x08003225
 80031d0:	08003225 	.word	0x08003225
 80031d4:	08003225 	.word	0x08003225
 80031d8:	08003213 	.word	0x08003213
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68da      	ldr	r2, [r3, #12]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f042 0202 	orr.w	r2, r2, #2
 80031ea:	60da      	str	r2, [r3, #12]
      break;
 80031ec:	e01d      	b.n	800322a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68da      	ldr	r2, [r3, #12]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f042 0204 	orr.w	r2, r2, #4
 80031fc:	60da      	str	r2, [r3, #12]
      break;
 80031fe:	e014      	b.n	800322a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68da      	ldr	r2, [r3, #12]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f042 0208 	orr.w	r2, r2, #8
 800320e:	60da      	str	r2, [r3, #12]
      break;
 8003210:	e00b      	b.n	800322a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68da      	ldr	r2, [r3, #12]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f042 0210 	orr.w	r2, r2, #16
 8003220:	60da      	str	r2, [r3, #12]
      break;
 8003222:	e002      	b.n	800322a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	73fb      	strb	r3, [r7, #15]
      break;
 8003228:	bf00      	nop
  }

  if (status == HAL_OK)
 800322a:	7bfb      	ldrb	r3, [r7, #15]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d130      	bne.n	8003292 <HAL_TIM_IC_Start_IT+0x23a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2201      	movs	r2, #1
 8003236:	6839      	ldr	r1, [r7, #0]
 8003238:	4618      	mov	r0, r3
 800323a:	f000 fbe2 	bl	8003a02 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a16      	ldr	r2, [pc, #88]	@ (800329c <HAL_TIM_IC_Start_IT+0x244>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d004      	beq.n	8003252 <HAL_TIM_IC_Start_IT+0x1fa>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003250:	d115      	bne.n	800327e <HAL_TIM_IC_Start_IT+0x226>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689a      	ldr	r2, [r3, #8]
 8003258:	4b11      	ldr	r3, [pc, #68]	@ (80032a0 <HAL_TIM_IC_Start_IT+0x248>)
 800325a:	4013      	ands	r3, r2
 800325c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	2b06      	cmp	r3, #6
 8003262:	d015      	beq.n	8003290 <HAL_TIM_IC_Start_IT+0x238>
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800326a:	d011      	beq.n	8003290 <HAL_TIM_IC_Start_IT+0x238>
      {
        __HAL_TIM_ENABLE(htim);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 0201 	orr.w	r2, r2, #1
 800327a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800327c:	e008      	b.n	8003290 <HAL_TIM_IC_Start_IT+0x238>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f042 0201 	orr.w	r2, r2, #1
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	e000      	b.n	8003292 <HAL_TIM_IC_Start_IT+0x23a>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003290:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003292:	7bfb      	ldrb	r3, [r7, #15]
}
 8003294:	4618      	mov	r0, r3
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	40012c00 	.word	0x40012c00
 80032a0:	00010007 	.word	0x00010007

080032a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d020      	beq.n	8003308 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d01b      	beq.n	8003308 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f06f 0202 	mvn.w	r2, #2
 80032d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d003      	beq.n	80032f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7fd fc04 	bl	8000afc <HAL_TIM_IC_CaptureCallback>
 80032f4:	e005      	b.n	8003302 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 f9c6 	bl	8003688 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 f9cd 	bl	800369c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	f003 0304 	and.w	r3, r3, #4
 800330e:	2b00      	cmp	r3, #0
 8003310:	d020      	beq.n	8003354 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f003 0304 	and.w	r3, r3, #4
 8003318:	2b00      	cmp	r3, #0
 800331a:	d01b      	beq.n	8003354 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f06f 0204 	mvn.w	r2, #4
 8003324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2202      	movs	r2, #2
 800332a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	699b      	ldr	r3, [r3, #24]
 8003332:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003336:	2b00      	cmp	r3, #0
 8003338:	d003      	beq.n	8003342 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7fd fbde 	bl	8000afc <HAL_TIM_IC_CaptureCallback>
 8003340:	e005      	b.n	800334e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 f9a0 	bl	8003688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f000 f9a7 	bl	800369c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	f003 0308 	and.w	r3, r3, #8
 800335a:	2b00      	cmp	r3, #0
 800335c:	d020      	beq.n	80033a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f003 0308 	and.w	r3, r3, #8
 8003364:	2b00      	cmp	r3, #0
 8003366:	d01b      	beq.n	80033a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f06f 0208 	mvn.w	r2, #8
 8003370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2204      	movs	r2, #4
 8003376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	f003 0303 	and.w	r3, r3, #3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f7fd fbb8 	bl	8000afc <HAL_TIM_IC_CaptureCallback>
 800338c:	e005      	b.n	800339a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 f97a 	bl	8003688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f000 f981 	bl	800369c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	f003 0310 	and.w	r3, r3, #16
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d020      	beq.n	80033ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f003 0310 	and.w	r3, r3, #16
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d01b      	beq.n	80033ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f06f 0210 	mvn.w	r2, #16
 80033bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2208      	movs	r2, #8
 80033c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d003      	beq.n	80033da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7fd fb92 	bl	8000afc <HAL_TIM_IC_CaptureCallback>
 80033d8:	e005      	b.n	80033e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 f954 	bl	8003688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f000 f95b 	bl	800369c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00c      	beq.n	8003410 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f003 0301 	and.w	r3, r3, #1
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d007      	beq.n	8003410 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f06f 0201 	mvn.w	r2, #1
 8003408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f000 f932 	bl	8003674 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003416:	2b00      	cmp	r3, #0
 8003418:	d104      	bne.n	8003424 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00c      	beq.n	800343e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800342a:	2b00      	cmp	r3, #0
 800342c:	d007      	beq.n	800343e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003436:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 fb71 	bl	8003b20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00c      	beq.n	8003462 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800344e:	2b00      	cmp	r3, #0
 8003450:	d007      	beq.n	8003462 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800345a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 fb69 	bl	8003b34 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00c      	beq.n	8003486 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003472:	2b00      	cmp	r3, #0
 8003474:	d007      	beq.n	8003486 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800347e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 f915 	bl	80036b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	f003 0320 	and.w	r3, r3, #32
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00c      	beq.n	80034aa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f003 0320 	and.w	r3, r3, #32
 8003496:	2b00      	cmp	r3, #0
 8003498:	d007      	beq.n	80034aa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f06f 0220 	mvn.w	r2, #32
 80034a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f000 fb31 	bl	8003b0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034aa:	bf00      	nop
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b086      	sub	sp, #24
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	60f8      	str	r0, [r7, #12]
 80034ba:	60b9      	str	r1, [r7, #8]
 80034bc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d101      	bne.n	80034d0 <HAL_TIM_IC_ConfigChannel+0x1e>
 80034cc:	2302      	movs	r3, #2
 80034ce:	e088      	b.n	80035e2 <HAL_TIM_IC_ConfigChannel+0x130>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d11b      	bne.n	8003516 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80034ee:	f000 f953 	bl	8003798 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699a      	ldr	r2, [r3, #24]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 020c 	bic.w	r2, r2, #12
 8003500:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6999      	ldr	r1, [r3, #24]
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	430a      	orrs	r2, r1
 8003512:	619a      	str	r2, [r3, #24]
 8003514:	e060      	b.n	80035d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b04      	cmp	r3, #4
 800351a:	d11c      	bne.n	8003556 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800352c:	f000 f99a 	bl	8003864 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	699a      	ldr	r2, [r3, #24]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800353e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6999      	ldr	r1, [r3, #24]
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	021a      	lsls	r2, r3, #8
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	430a      	orrs	r2, r1
 8003552:	619a      	str	r2, [r3, #24]
 8003554:	e040      	b.n	80035d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2b08      	cmp	r3, #8
 800355a:	d11b      	bne.n	8003594 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800356c:	f000 f9c4 	bl	80038f8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	69da      	ldr	r2, [r3, #28]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f022 020c 	bic.w	r2, r2, #12
 800357e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	69d9      	ldr	r1, [r3, #28]
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	61da      	str	r2, [r3, #28]
 8003592:	e021      	b.n	80035d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2b0c      	cmp	r3, #12
 8003598:	d11c      	bne.n	80035d4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80035aa:	f000 f9ed 	bl	8003988 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	69da      	ldr	r2, [r3, #28]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80035bc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	69d9      	ldr	r1, [r3, #28]
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	021a      	lsls	r2, r3, #8
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	430a      	orrs	r2, r1
 80035d0:	61da      	str	r2, [r3, #28]
 80035d2:	e001      	b.n	80035d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3718      	adds	r7, #24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
	...

080035ec <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80035f6:	2300      	movs	r3, #0
 80035f8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	2b0c      	cmp	r3, #12
 80035fe:	d831      	bhi.n	8003664 <HAL_TIM_ReadCapturedValue+0x78>
 8003600:	a201      	add	r2, pc, #4	@ (adr r2, 8003608 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003606:	bf00      	nop
 8003608:	0800363d 	.word	0x0800363d
 800360c:	08003665 	.word	0x08003665
 8003610:	08003665 	.word	0x08003665
 8003614:	08003665 	.word	0x08003665
 8003618:	08003647 	.word	0x08003647
 800361c:	08003665 	.word	0x08003665
 8003620:	08003665 	.word	0x08003665
 8003624:	08003665 	.word	0x08003665
 8003628:	08003651 	.word	0x08003651
 800362c:	08003665 	.word	0x08003665
 8003630:	08003665 	.word	0x08003665
 8003634:	08003665 	.word	0x08003665
 8003638:	0800365b 	.word	0x0800365b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003642:	60fb      	str	r3, [r7, #12]

      break;
 8003644:	e00f      	b.n	8003666 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800364c:	60fb      	str	r3, [r7, #12]

      break;
 800364e:	e00a      	b.n	8003666 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003656:	60fb      	str	r3, [r7, #12]

      break;
 8003658:	e005      	b.n	8003666 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003660:	60fb      	str	r3, [r7, #12]

      break;
 8003662:	e000      	b.n	8003666 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003664:	bf00      	nop
  }

  return tmpreg;
 8003666:	68fb      	ldr	r3, [r7, #12]
}
 8003668:	4618      	mov	r0, r3
 800366a:	3714      	adds	r7, #20
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036b8:	bf00      	nop
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	4a2d      	ldr	r2, [pc, #180]	@ (800378c <TIM_Base_SetConfig+0xc8>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d003      	beq.n	80036e4 <TIM_Base_SetConfig+0x20>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036e2:	d108      	bne.n	80036f6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a24      	ldr	r2, [pc, #144]	@ (800378c <TIM_Base_SetConfig+0xc8>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d00b      	beq.n	8003716 <TIM_Base_SetConfig+0x52>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003704:	d007      	beq.n	8003716 <TIM_Base_SetConfig+0x52>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a21      	ldr	r2, [pc, #132]	@ (8003790 <TIM_Base_SetConfig+0xcc>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d003      	beq.n	8003716 <TIM_Base_SetConfig+0x52>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a20      	ldr	r2, [pc, #128]	@ (8003794 <TIM_Base_SetConfig+0xd0>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d108      	bne.n	8003728 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800371c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	68fa      	ldr	r2, [r7, #12]
 8003724:	4313      	orrs	r3, r2
 8003726:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	4313      	orrs	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	689a      	ldr	r2, [r3, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a10      	ldr	r2, [pc, #64]	@ (800378c <TIM_Base_SetConfig+0xc8>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d007      	beq.n	800375e <TIM_Base_SetConfig+0x9a>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a0f      	ldr	r2, [pc, #60]	@ (8003790 <TIM_Base_SetConfig+0xcc>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d003      	beq.n	800375e <TIM_Base_SetConfig+0x9a>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a0e      	ldr	r2, [pc, #56]	@ (8003794 <TIM_Base_SetConfig+0xd0>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d103      	bne.n	8003766 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	691a      	ldr	r2, [r3, #16]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f043 0204 	orr.w	r2, r3, #4
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2201      	movs	r2, #1
 8003776:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	601a      	str	r2, [r3, #0]
}
 800377e:	bf00      	nop
 8003780:	3714      	adds	r7, #20
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	40012c00 	.word	0x40012c00
 8003790:	40014400 	.word	0x40014400
 8003794:	40014800 	.word	0x40014800

08003798 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003798:	b480      	push	{r7}
 800379a:	b087      	sub	sp, #28
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	607a      	str	r2, [r7, #4]
 80037a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6a1b      	ldr	r3, [r3, #32]
 80037b0:	f023 0201 	bic.w	r2, r3, #1
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	4a27      	ldr	r2, [pc, #156]	@ (8003858 <TIM_TI1_SetConfig+0xc0>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d007      	beq.n	80037d0 <TIM_TI1_SetConfig+0x38>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	4a26      	ldr	r2, [pc, #152]	@ (800385c <TIM_TI1_SetConfig+0xc4>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d003      	beq.n	80037d0 <TIM_TI1_SetConfig+0x38>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	4a25      	ldr	r2, [pc, #148]	@ (8003860 <TIM_TI1_SetConfig+0xc8>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d105      	bne.n	80037dc <TIM_TI1_SetConfig+0x44>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6a1b      	ldr	r3, [r3, #32]
 80037d4:	f023 0204 	bic.w	r2, r3, #4
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003858 <TIM_TI1_SetConfig+0xc0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d003      	beq.n	80037f2 <TIM_TI1_SetConfig+0x5a>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037f0:	d101      	bne.n	80037f6 <TIM_TI1_SetConfig+0x5e>
 80037f2:	2301      	movs	r3, #1
 80037f4:	e000      	b.n	80037f8 <TIM_TI1_SetConfig+0x60>
 80037f6:	2300      	movs	r3, #0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d008      	beq.n	800380e <TIM_TI1_SetConfig+0x76>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	f023 0303 	bic.w	r3, r3, #3
 8003802:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4313      	orrs	r3, r2
 800380a:	617b      	str	r3, [r7, #20]
 800380c:	e003      	b.n	8003816 <TIM_TI1_SetConfig+0x7e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	f043 0301 	orr.w	r3, r3, #1
 8003814:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800381c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	011b      	lsls	r3, r3, #4
 8003822:	b2db      	uxtb	r3, r3
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	4313      	orrs	r3, r2
 8003828:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	f023 030a 	bic.w	r3, r3, #10
 8003830:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	f003 030a 	and.w	r3, r3, #10
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	4313      	orrs	r3, r2
 800383c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	621a      	str	r2, [r3, #32]
}
 800384a:	bf00      	nop
 800384c:	371c      	adds	r7, #28
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	40012c00 	.word	0x40012c00
 800385c:	40014800 	.word	0x40014800
 8003860:	40014400 	.word	0x40014400

08003864 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003864:	b480      	push	{r7}
 8003866:	b087      	sub	sp, #28
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
 8003870:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	f023 0210 	bic.w	r2, r3, #16
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	4a1b      	ldr	r2, [pc, #108]	@ (80038f4 <TIM_TI2_SetConfig+0x90>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d105      	bne.n	8003898 <TIM_TI2_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6a1b      	ldr	r3, [r3, #32]
 8003890:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	021b      	lsls	r3, r3, #8
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80038b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	031b      	lsls	r3, r3, #12
 80038bc:	b29b      	uxth	r3, r3
 80038be:	693a      	ldr	r2, [r7, #16]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80038ca:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	011b      	lsls	r3, r3, #4
 80038d0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	693a      	ldr	r2, [r7, #16]
 80038de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	697a      	ldr	r2, [r7, #20]
 80038e4:	621a      	str	r2, [r3, #32]
}
 80038e6:	bf00      	nop
 80038e8:	371c      	adds	r7, #28
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	40012c00 	.word	0x40012c00

080038f8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b087      	sub	sp, #28
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	607a      	str	r2, [r7, #4]
 8003904:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 3N: Reset the CC3NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4a1a      	ldr	r2, [pc, #104]	@ (8003984 <TIM_TI3_SetConfig+0x8c>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d105      	bne.n	800392c <TIM_TI3_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6a1b      	ldr	r3, [r3, #32]
 8003924:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	69db      	ldr	r3, [r3, #28]
 8003930:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	f023 0303 	bic.w	r3, r3, #3
 8003938:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4313      	orrs	r3, r2
 8003940:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003948:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	011b      	lsls	r3, r3, #4
 800394e:	b2db      	uxtb	r3, r3
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	4313      	orrs	r3, r2
 8003954:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800395c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	021b      	lsls	r3, r3, #8
 8003962:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	4313      	orrs	r3, r2
 800396a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	697a      	ldr	r2, [r7, #20]
 8003976:	621a      	str	r2, [r3, #32]
}
 8003978:	bf00      	nop
 800397a:	371c      	adds	r7, #28
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	40012c00 	.word	0x40012c00

08003988 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003988:	b480      	push	{r7}
 800398a:	b087      	sub	sp, #28
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]
 8003994:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6a1b      	ldr	r3, [r3, #32]
 80039a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039b4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	021b      	lsls	r3, r3, #8
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	4313      	orrs	r3, r2
 80039be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80039c6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	031b      	lsls	r3, r3, #12
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80039da:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	031b      	lsls	r3, r3, #12
 80039e0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80039e4:	697a      	ldr	r2, [r7, #20]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	621a      	str	r2, [r3, #32]
}
 80039f6:	bf00      	nop
 80039f8:	371c      	adds	r7, #28
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr

08003a02 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003a02:	b480      	push	{r7}
 8003a04:	b087      	sub	sp, #28
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	60f8      	str	r0, [r7, #12]
 8003a0a:	60b9      	str	r1, [r7, #8]
 8003a0c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	f003 031f 	and.w	r3, r3, #31
 8003a14:	2201      	movs	r2, #1
 8003a16:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6a1a      	ldr	r2, [r3, #32]
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	43db      	mvns	r3, r3
 8003a24:	401a      	ands	r2, r3
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6a1a      	ldr	r2, [r3, #32]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	f003 031f 	and.w	r3, r3, #31
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	fa01 f303 	lsl.w	r3, r1, r3
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	621a      	str	r2, [r3, #32]
}
 8003a40:	bf00      	nop
 8003a42:	371c      	adds	r7, #28
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b085      	sub	sp, #20
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d101      	bne.n	8003a64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a60:	2302      	movs	r3, #2
 8003a62:	e04a      	b.n	8003afa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2202      	movs	r2, #2
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a1f      	ldr	r2, [pc, #124]	@ (8003b08 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d108      	bne.n	8003aa0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003a94:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aa6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a12      	ldr	r2, [pc, #72]	@ (8003b08 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d004      	beq.n	8003ace <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003acc:	d10c      	bne.n	8003ae8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ad4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	68ba      	ldr	r2, [r7, #8]
 8003ae6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3714      	adds	r7, #20
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	40012c00 	.word	0x40012c00

08003b0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b14:	bf00      	nop
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b28:	bf00      	nop
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003b3c:	bf00      	nop
 8003b3e:	370c      	adds	r7, #12
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <initialisePWMSignal>:
// Forward declaration della funzione HAL_TIM_ReadCapturedValue
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, int channel);
#endif /* __MAIN_H */

void initialisePWMSignal(PWMSignal *s, uint32_t freq_clk, uint32_t pre_scaler,
                         uint8_t is_16_bit) {
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
 8003b54:	70fb      	strb	r3, [r7, #3]
  s->tim_freq = freq_clk / pre_scaler;
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	60da      	str	r2, [r3, #12]
  s->is_16_bit = is_16_bit;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	78fa      	ldrb	r2, [r7, #3]
 8003b66:	741a      	strb	r2, [r3, #16]
}
 8003b68:	bf00      	nop
 8003b6a:	3714      	adds	r7, #20
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <computeFrequency>:

void computeFrequency(PWMSignal *s, TIM_HandleTypeDef *htim, int channel,
                      uint8_t is_rising) {
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
 8003b80:	70fb      	strb	r3, [r7, #3]
  uint32_t counter = HAL_TIM_ReadCapturedValue(htim, channel);
 8003b82:	6879      	ldr	r1, [r7, #4]
 8003b84:	68b8      	ldr	r0, [r7, #8]
 8003b86:	f7ff fd31 	bl	80035ec <HAL_TIM_ReadCapturedValue>
 8003b8a:	6138      	str	r0, [r7, #16]
  uint32_t diff = counter - s->prec;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	617b      	str	r3, [r7, #20]
  if (s->is_16_bit) {
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	7c1b      	ldrb	r3, [r3, #16]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d002      	beq.n	8003ba4 <computeFrequency+0x30>
    diff = (uint16_t)diff;
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	617b      	str	r3, [r7, #20]
  }

  if (is_rising) {
 8003ba4:	78fb      	ldrb	r3, [r7, #3]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d006      	beq.n	8003bb8 <computeFrequency+0x44>
    s->cycle_time = diff;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	605a      	str	r2, [r3, #4]
    s->prec = counter;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	693a      	ldr	r2, [r7, #16]
 8003bb4:	601a      	str	r2, [r3, #0]
  } else {
    s->up_time = diff;
  }
}
 8003bb6:	e002      	b.n	8003bbe <computeFrequency+0x4a>
    s->up_time = diff;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	609a      	str	r2, [r3, #8]
}
 8003bbe:	bf00      	nop
 8003bc0:	3718      	adds	r7, #24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <getFrequency>:

uint32_t getFrequency(PWMSignal *s) {
 8003bc6:	b480      	push	{r7}
 8003bc8:	b083      	sub	sp, #12
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
  if (s->cycle_time == 0)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <getFrequency+0x14>
    return 0;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	e005      	b.n	8003be6 <getFrequency+0x20>
  return s->tim_freq / s->cycle_time;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	68da      	ldr	r2, [r3, #12]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
	...

08003bf4 <getDutyCycle>:
uint32_t getDutyCycle(PWMSignal *s) {
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  if (s->cycle_time == 0)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d101      	bne.n	8003c08 <getDutyCycle+0x14>
    return 0;
 8003c04:	2300      	movs	r3, #0
 8003c06:	e01d      	b.n	8003c44 <getDutyCycle+0x50>
  return ((float)s->up_time / s->cycle_time) * 100.0;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	ee07 3a90 	vmov	s15, r3
 8003c10:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	ee07 3a90 	vmov	s15, r3
 8003c1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c20:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003c24:	ee16 0a90 	vmov	r0, s13
 8003c28:	f7fc fd36 	bl	8000698 <__aeabi_f2d>
 8003c2c:	f04f 0200 	mov.w	r2, #0
 8003c30:	4b06      	ldr	r3, [pc, #24]	@ (8003c4c <getDutyCycle+0x58>)
 8003c32:	f7fc faa3 	bl	800017c <__aeabi_dmul>
 8003c36:	4602      	mov	r2, r0
 8003c38:	460b      	mov	r3, r1
 8003c3a:	4610      	mov	r0, r2
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	f7fc fd83 	bl	8000748 <__aeabi_d2uiz>
 8003c42:	4603      	mov	r3, r0
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3708      	adds	r7, #8
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40590000 	.word	0x40590000

08003c50 <memset>:
 8003c50:	4402      	add	r2, r0
 8003c52:	4603      	mov	r3, r0
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d100      	bne.n	8003c5a <memset+0xa>
 8003c58:	4770      	bx	lr
 8003c5a:	f803 1b01 	strb.w	r1, [r3], #1
 8003c5e:	e7f9      	b.n	8003c54 <memset+0x4>

08003c60 <__libc_init_array>:
 8003c60:	b570      	push	{r4, r5, r6, lr}
 8003c62:	4d0d      	ldr	r5, [pc, #52]	@ (8003c98 <__libc_init_array+0x38>)
 8003c64:	4c0d      	ldr	r4, [pc, #52]	@ (8003c9c <__libc_init_array+0x3c>)
 8003c66:	1b64      	subs	r4, r4, r5
 8003c68:	10a4      	asrs	r4, r4, #2
 8003c6a:	2600      	movs	r6, #0
 8003c6c:	42a6      	cmp	r6, r4
 8003c6e:	d109      	bne.n	8003c84 <__libc_init_array+0x24>
 8003c70:	4d0b      	ldr	r5, [pc, #44]	@ (8003ca0 <__libc_init_array+0x40>)
 8003c72:	4c0c      	ldr	r4, [pc, #48]	@ (8003ca4 <__libc_init_array+0x44>)
 8003c74:	f000 f818 	bl	8003ca8 <_init>
 8003c78:	1b64      	subs	r4, r4, r5
 8003c7a:	10a4      	asrs	r4, r4, #2
 8003c7c:	2600      	movs	r6, #0
 8003c7e:	42a6      	cmp	r6, r4
 8003c80:	d105      	bne.n	8003c8e <__libc_init_array+0x2e>
 8003c82:	bd70      	pop	{r4, r5, r6, pc}
 8003c84:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c88:	4798      	blx	r3
 8003c8a:	3601      	adds	r6, #1
 8003c8c:	e7ee      	b.n	8003c6c <__libc_init_array+0xc>
 8003c8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c92:	4798      	blx	r3
 8003c94:	3601      	adds	r6, #1
 8003c96:	e7f2      	b.n	8003c7e <__libc_init_array+0x1e>
 8003c98:	08003d6c 	.word	0x08003d6c
 8003c9c:	08003d6c 	.word	0x08003d6c
 8003ca0:	08003d6c 	.word	0x08003d6c
 8003ca4:	08003d70 	.word	0x08003d70

08003ca8 <_init>:
 8003ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003caa:	bf00      	nop
 8003cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cae:	bc08      	pop	{r3}
 8003cb0:	469e      	mov	lr, r3
 8003cb2:	4770      	bx	lr

08003cb4 <_fini>:
 8003cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cb6:	bf00      	nop
 8003cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cba:	bc08      	pop	{r3}
 8003cbc:	469e      	mov	lr, r3
 8003cbe:	4770      	bx	lr
