0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/rx_gtwizard_0_exdes.vhd,1681310614,vhdl,,,,rx_gtwizard_0_exdes,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/rx_gtwizard_0_gt_frame_check.vhd,1681310615,vhdl,,,,rx_gtwizard_0_gt_frame_check,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/support/rx_gtwizard_0_common.vhd,1681310613,vhdl,,,,rx_gtwizard_0_common,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/support/rx_gtwizard_0_common_reset.vhd,1681310613,vhdl,,,,rx_gtwizard_0_common_reset,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/support/rx_gtwizard_0_gt_usrclk_source.vhd,1681310613,vhdl,,,,rx_gtwizard_0_gt_usrclk_source,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/support/rx_gtwizard_0_support.vhd,1681310613,vhdl,,,,rx_gtwizard_0_support,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0_sim_netlist.v,1681310610,verilog,,,,rx_gtwizard_0;rx_gtwizard_0_GT;rx_gtwizard_0_RX_STARTUP_FSM;rx_gtwizard_0_cpll_railing;rx_gtwizard_0_init;rx_gtwizard_0_multi_gt;rx_gtwizard_0_sync_block;rx_gtwizard_0_sync_block_0;rx_gtwizard_0_sync_block_1;rx_gtwizard_0_sync_block_2;rx_gtwizard_0_sync_block_3;rx_gtwizard_0_sync_block_4;rx_gtwizard_0_sync_block_5,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/impl/func/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/impl/func/xsim/tb_top_input_clock_func_impl.vhd,1681982632,vhdl,C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/new/tb_top_input_clock.vhd,,,gtwizard_0;gtwizard_0_common;gtwizard_0_cpll_railing;gtwizard_0_exdes;gtwizard_0_gt;gtwizard_0_gt_frame_gen;gtwizard_0_gt_usrclk_source;gtwizard_0_init;gtwizard_0_multi_gt;gtwizard_0_support;gtwizard_0_sync_block;gtwizard_0_sync_block_0;gtwizard_0_sync_block_1;gtwizard_0_sync_block_2;gtwizard_0_sync_block_3;gtwizard_0_sync_block_4;gtwizard_0_tx_startup_fsm;top_input_clock,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/imports/simulation/gtwizard_0_tb.vhd,1681316828,vhdl,,,,gtwizard_0_tb,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/imports/simulation/sim_reset_gt_model.vhd,1681310479,vhdl,,,,sim_reset_gt_model,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/new/tb_top_input_clock.vhd,1681918981,vhdl,,,,tb_top_input_clock,,,,,,,,
