=====
HOLD
-2.813
2.727
5.539
img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/row3_data_Z
2.400
2.601
img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0
2.727
=====
HOLD
-2.357
2.999
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[6]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
2.999
=====
HOLD
-2.353
3.003
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[2]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.003
=====
HOLD
-2.332
3.024
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[11]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.024
=====
HOLD
-2.329
3.026
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[0]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.026
=====
HOLD
-2.256
3.276
5.532
img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/row3_data_Z
2.400
2.602
img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.276
=====
HOLD
-2.221
3.135
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[5]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.135
=====
HOLD
-2.221
3.135
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[4]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.135
=====
HOLD
-2.221
3.135
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[1]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.135
=====
HOLD
-2.220
3.136
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[8]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.136
=====
HOLD
-2.217
3.139
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[7]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.139
=====
HOLD
-2.204
3.152
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[10]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.152
=====
HOLD
-2.204
3.152
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[9]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.152
=====
HOLD
-2.204
3.152
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[3]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.152
=====
HOLD
-2.193
3.163
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[15]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.163
=====
HOLD
-2.193
3.163
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[14]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.163
=====
HOLD
-2.193
3.163
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[12]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.163
=====
HOLD
-1.907
3.449
5.356
img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[13]
2.400
2.602
img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0
3.449
