<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

</twCmdLine><twDesign>ml505top.ncd</twDesign><twDesignPath>ml505top.ncd</twDesignPath><twPCF>ml505top.pcf</twPCF><twPcfPath>ml505top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="1"><twSigConn><twSig>CPU/the_datapath/the_ALU/O_shift0002&lt;31&gt;</twSig><twDriver>SLICE_X32Y27.D</twDriver><twLoad>SLICE_X32Y27.D3</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="user_clk_pll/CLKIN1" logResource="user_clk_pll/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="user_clk_g"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="user_clk_pll/CLKIN1" logResource="user_clk_pll/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="user_clk_g"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN" slack="8.451" period="10.000" constraintValue="10.000" deviceLimit="1.549" freqLimit="645.578" physResource="user_clk_pll/CLKIN1" logResource="user_clk_pll/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="user_clk_g"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>93198018</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3425</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.413</twMinPer></twConstHead><twPathRptBanner iPaths="765724" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_uart/uatransmit/TXShift_5 (SLICE_X52Y14.B1), 765724 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.587</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_5</twDest><twTotPathDel>18.898</twTotPathDel><twClkSkew dest = "1.334" src = "1.706">0.372</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_5</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_3</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_3</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;19&gt;265</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2421</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh242</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh51</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;18&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;298</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>CPU/Address&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART298_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART2141</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.745</twDelInfo><twComp>CPU/the_controller/WEUART2141</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_5_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_5</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>15.477</twRouteDel><twTotDel>18.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.640</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_5</twDest><twTotPathDel>18.857</twTotPathDel><twClkSkew dest = "1.334" src = "1.694">0.360</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_5</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;19&gt;265</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2421</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh242</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh51</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;18&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;298</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>CPU/Address&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART298_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART2141</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.745</twDelInfo><twComp>CPU/the_controller/WEUART2141</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_5_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_5</twBEL></twPathDel><twLogDel>3.334</twLogDel><twRouteDel>15.523</twRouteDel><twTotDel>18.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.661</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_5</twDest><twTotPathDel>18.847</twTotPathDel><twClkSkew dest = "1.334" src = "1.683">0.349</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_5</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;19&gt;265</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2421</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh242</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh51</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;18&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;298</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>CPU/Address&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART298_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART2141</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.745</twDelInfo><twComp>CPU/the_controller/WEUART2141</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_5_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_5</twBEL></twPathDel><twLogDel>3.324</twLogDel><twRouteDel>15.523</twRouteDel><twTotDel>18.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1292491" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_uart/uatransmit/HandShook (SLICE_X54Y20.A2), 1292491 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.675</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/HandShook</twDest><twTotPathDel>18.790</twTotPathDel><twClkSkew dest = "1.314" src = "1.706">0.392</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/HandShook</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.317</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp><twBEL>CPU/the_datapath/the_regfile/mux_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>CPU/the_datapath/rd1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N200</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;283</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>CPU/the_uart/uatransmit/HandShook</twComp><twBEL>CPU/the_uart/uatransmit/HandShook_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/HandShook</twBEL></twPathDel><twLogDel>4.696</twLogDel><twRouteDel>14.094</twRouteDel><twTotDel>18.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.701</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/HandShook</twDest><twTotPathDel>18.764</twTotPathDel><twClkSkew dest = "1.314" src = "1.706">0.392</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/HandShook</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_3</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_3</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>CPU/the_uart/uatransmit/HandShook</twComp><twBEL>CPU/the_uart/uatransmit/HandShook_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/HandShook</twBEL></twPathDel><twLogDel>3.444</twLogDel><twRouteDel>15.320</twRouteDel><twTotDel>18.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.754</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/HandShook</twDest><twTotPathDel>18.723</twTotPathDel><twClkSkew dest = "1.314" src = "1.694">0.380</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/HandShook</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>CPU/the_uart/uatransmit/HandShook</twComp><twBEL>CPU/the_uart/uatransmit/HandShook_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/HandShook</twBEL></twPathDel><twLogDel>3.357</twLogDel><twRouteDel>15.366</twRouteDel><twTotDel>18.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="765724" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_uart/uatransmit/TXShift_2 (SLICE_X55Y18.C2), 765724 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.856</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_2</twDest><twTotPathDel>18.642</twTotPathDel><twClkSkew dest = "1.347" src = "1.706">0.359</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_2</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_3</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_3</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;19&gt;265</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2421</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh242</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh51</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;18&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;298</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>CPU/Address&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART298_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART2141</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>CPU/the_controller/WEUART2141</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;3&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_2_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_2</twBEL></twPathDel><twLogDel>3.447</twLogDel><twRouteDel>15.195</twRouteDel><twTotDel>18.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.909</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_2</twDest><twTotPathDel>18.601</twTotPathDel><twClkSkew dest = "1.347" src = "1.694">0.347</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_2</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;19&gt;265</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2421</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh242</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh51</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;18&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;298</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>CPU/Address&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART298_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART2141</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>CPU/the_controller/WEUART2141</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;3&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_2_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_2</twBEL></twPathDel><twLogDel>3.360</twLogDel><twRouteDel>15.241</twRouteDel><twTotDel>18.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.930</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_2</twDest><twTotPathDel>18.591</twTotPathDel><twClkSkew dest = "1.347" src = "1.683">0.336</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_2</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;19&gt;265</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2421</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh242</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh51</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;18&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;298</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>CPU/Address&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART298_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART2141</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>CPU/the_controller/WEUART2141</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;3&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_2_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_2</twBEL></twPathDel><twLogDel>3.350</twLogDel><twRouteDel>15.241</twRouteDel><twTotDel>18.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1292491" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_uart/uatransmit/TXShift_3 (SLICE_X55Y18.D3), 1292491 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.888</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_3</twDest><twTotPathDel>18.610</twTotPathDel><twClkSkew dest = "1.347" src = "1.706">0.359</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_3</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.317</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp><twBEL>CPU/the_datapath/the_regfile/mux_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>CPU/the_datapath/rd1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N200</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;283</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.003</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;3&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_3_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_3</twBEL></twPathDel><twLogDel>4.698</twLogDel><twRouteDel>13.912</twRouteDel><twTotDel>18.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.914</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_3</twDest><twTotPathDel>18.584</twTotPathDel><twClkSkew dest = "1.347" src = "1.706">0.359</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_3</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_3</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_3</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.003</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;3&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_3_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_3</twBEL></twPathDel><twLogDel>3.446</twLogDel><twRouteDel>15.138</twRouteDel><twTotDel>18.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.967</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_3</twDest><twTotPathDel>18.543</twTotPathDel><twClkSkew dest = "1.347" src = "1.694">0.347</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_3</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.003</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;3&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_3_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_3</twBEL></twPathDel><twLogDel>3.359</twLogDel><twRouteDel>15.184</twRouteDel><twTotDel>18.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1292491" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_uart/uatransmit/TXShift_2 (SLICE_X55Y18.C3), 1292491 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.892</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_2</twDest><twTotPathDel>18.606</twTotPathDel><twClkSkew dest = "1.347" src = "1.706">0.359</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_2</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.317</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp><twBEL>CPU/the_datapath/the_regfile/mux_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>CPU/the_datapath/rd1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N200</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;283</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;3&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_2_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_2</twBEL></twPathDel><twLogDel>4.699</twLogDel><twRouteDel>13.907</twRouteDel><twTotDel>18.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.918</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_2</twDest><twTotPathDel>18.580</twTotPathDel><twClkSkew dest = "1.347" src = "1.706">0.359</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_2</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_3</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_3</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;3&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_2_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_2</twBEL></twPathDel><twLogDel>3.447</twLogDel><twRouteDel>15.133</twRouteDel><twTotDel>18.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.971</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_2</twDest><twTotPathDel>18.539</twTotPathDel><twClkSkew dest = "1.347" src = "1.694">0.347</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_2</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;3&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_2_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_2</twBEL></twPathDel><twLogDel>3.360</twLogDel><twRouteDel>15.179</twRouteDel><twTotDel>18.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1292491" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_uart/uatransmit/TXShift_7 (SLICE_X52Y14.D3), 1292491 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.937</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_7</twDest><twTotPathDel>18.548</twTotPathDel><twClkSkew dest = "1.334" src = "1.706">0.372</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_7</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.317</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp><twBEL>CPU/the_datapath/the_regfile/mux_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>CPU/the_datapath/rd1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N200</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;283</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_7_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_7</twBEL></twPathDel><twLogDel>4.680</twLogDel><twRouteDel>13.868</twRouteDel><twTotDel>18.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.963</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_7</twDest><twTotPathDel>18.522</twTotPathDel><twClkSkew dest = "1.334" src = "1.706">0.372</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_7</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_3</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_3</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_7_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_7</twBEL></twPathDel><twLogDel>3.428</twLogDel><twRouteDel>15.094</twRouteDel><twTotDel>18.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.016</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_7</twDest><twTotPathDel>18.481</twTotPathDel><twClkSkew dest = "1.334" src = "1.694">0.360</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_7</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_7_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_7</twBEL></twPathDel><twLogDel>3.341</twLogDel><twRouteDel>15.140</twRouteDel><twTotDel>18.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="765724" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_uart/uatransmit/TXShift_6 (SLICE_X52Y14.C4), 765724 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.951</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_6</twDest><twTotPathDel>18.534</twTotPathDel><twClkSkew dest = "1.334" src = "1.706">0.372</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_6</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_3</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_3</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;19&gt;265</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2421</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh242</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh51</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;18&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;298</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>CPU/Address&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART298_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART2141</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.375</twDelInfo><twComp>CPU/the_controller/WEUART2141</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_6_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_6</twBEL></twPathDel><twLogDel>3.427</twLogDel><twRouteDel>15.107</twRouteDel><twTotDel>18.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.004</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_6</twDest><twTotPathDel>18.493</twTotPathDel><twClkSkew dest = "1.334" src = "1.694">0.360</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;19&gt;265</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2421</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh242</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh51</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;18&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;298</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>CPU/Address&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART298_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART2141</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.375</twDelInfo><twComp>CPU/the_controller/WEUART2141</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_6_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_6</twBEL></twPathDel><twLogDel>3.340</twLogDel><twRouteDel>15.153</twRouteDel><twTotDel>18.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.025</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_6</twDest><twTotPathDel>18.483</twTotPathDel><twClkSkew dest = "1.334" src = "1.683">0.349</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;19&gt;265</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2421</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh242</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh51</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;18&gt;264</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;18&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;18&gt;298</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>CPU/Address&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART298_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N141</twComp><twBEL>CPU/the_controller/WEUART2141</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.375</twDelInfo><twComp>CPU/the_controller/WEUART2141</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_6_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_6</twBEL></twPathDel><twLogDel>3.330</twLogDel><twRouteDel>15.153</twRouteDel><twTotDel>18.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1292491" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_uart/uatransmit/TXShift_6 (SLICE_X52Y14.C3), 1292491 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.951</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_6</twDest><twTotPathDel>18.534</twTotPathDel><twClkSkew dest = "1.334" src = "1.706">0.372</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_6</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.317</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp><twBEL>CPU/the_datapath/the_regfile/mux_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>CPU/the_datapath/rd1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N200</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;283</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.946</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_6_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_6</twBEL></twPathDel><twLogDel>4.679</twLogDel><twRouteDel>13.855</twRouteDel><twTotDel>18.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.977</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_6</twDest><twTotPathDel>18.508</twTotPathDel><twClkSkew dest = "1.334" src = "1.706">0.372</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_6</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_3</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_3</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.946</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_6_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_6</twBEL></twPathDel><twLogDel>3.427</twLogDel><twRouteDel>15.081</twRouteDel><twTotDel>18.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.030</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_6</twDest><twTotPathDel>18.467</twTotPathDel><twClkSkew dest = "1.334" src = "1.694">0.360</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.946</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;7&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_6_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_6</twBEL></twPathDel><twLogDel>3.340</twLogDel><twRouteDel>15.127</twRouteDel><twTotDel>18.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1292491" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_uart/uatransmit/TXShift_8 (SLICE_X52Y16.A3), 1292491 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.974</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_8</twDest><twTotPathDel>18.516</twTotPathDel><twClkSkew dest = "1.339" src = "1.706">0.367</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_8</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.317</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp><twBEL>CPU/the_datapath/the_regfile/mux_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>CPU/the_datapath/rd1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N200</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;283</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.930</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;9&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_8_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_8</twBEL></twPathDel><twLogDel>4.677</twLogDel><twRouteDel>13.839</twRouteDel><twTotDel>18.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.000</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_8</twDest><twTotPathDel>18.490</twTotPathDel><twClkSkew dest = "1.339" src = "1.706">0.367</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_8</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_3</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_3</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.930</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;9&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_8_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_8</twBEL></twPathDel><twLogDel>3.425</twLogDel><twRouteDel>15.065</twRouteDel><twTotDel>18.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.053</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_8</twDest><twTotPathDel>18.449</twTotPathDel><twClkSkew dest = "1.339" src = "1.694">0.355</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_8</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.930</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;9&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_8_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_8</twBEL></twPathDel><twLogDel>3.338</twLogDel><twRouteDel>15.111</twRouteDel><twTotDel>18.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1292491" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_uart/uatransmit/TXShift_9 (SLICE_X52Y16.B3), 1292491 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.984</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_9</twDest><twTotPathDel>18.506</twTotPathDel><twClkSkew dest = "1.339" src = "1.706">0.367</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_9</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.317</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp><twBEL>CPU/the_datapath/the_regfile/mux_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>CPU/the_datapath/rd1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N200</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y25.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;25&gt;161</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;25&gt;283</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;9&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_9_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_9</twBEL></twPathDel><twLogDel>4.673</twLogDel><twRouteDel>13.833</twRouteDel><twTotDel>18.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.010</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_9</twDest><twTotPathDel>18.480</twTotPathDel><twClkSkew dest = "1.339" src = "1.706">0.367</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_9</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU2</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux_10</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>227</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>CPU/Instruction&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_3</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_8</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_3</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;9&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_9_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_9</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>15.059</twRouteDel><twTotDel>18.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.063</twSlack><twSrc BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">CPU/the_uart/uatransmit/TXShift_9</twDest><twTotPathDel>18.439</twTotPathDel><twClkSkew dest = "1.339" src = "1.694">0.355</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>CPU/the_uart/uatransmit/TXShift_9</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CPU/the_datapath/IMEM_Dout_IF&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N158</twComp><twBEL>CPU/the_datapath/_old_IMEM_Dout_IF_RA_1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>CPU/Instruction&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>CPU/the_datapath/the_regfile/mux11_92</twComp><twBEL>CPU/the_datapath/the_regfile/mux11_4</twBEL><twBEL>CPU/the_datapath/the_regfile/mux11_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>CPU/the_datapath/rd1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcB_Reg&lt;6&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh137</twComp><twBEL>CPU/the_datapath/the_ALU/Sh2181</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh218</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp><twBEL>CPU/the_datapath/the_ALU/Sh541</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh54</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;31&gt;206</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CPU/the_datapath/the_ALU/O&lt;22&gt;273</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;21&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/O&lt;22&gt;309</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU/Address&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;26&gt;</twComp><twBEL>CPU/the_controller/WEUART254</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>CPU/the_controller/WEUART254</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/WEUART282</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>CPU/the_controller/WEUART282</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/the_uart/uatransmit/TXShift&lt;9&gt;</twComp><twBEL>CPU/the_uart/uatransmit/TXShift_9_rstpot</twBEL><twBEL>CPU/the_uart/uatransmit/TXShift_9</twBEL></twPathDel><twLogDel>3.334</twLogDel><twRouteDel>15.105</twRouteDel><twTotDel>18.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBU12), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_11</twSrc><twDest BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.606</twTotPathDel><twClkSkew dest = "1.773" src = "1.491">-0.282</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_11</twSrc><twDest BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X26Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;14&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.ADDRBU12</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.486</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y3.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.486</twRouteDel><twTotDel>0.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBL12), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.328</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_11</twSrc><twDest BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.606</twTotPathDel><twClkSkew dest = "1.769" src = "1.491">-0.278</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_11</twSrc><twDest BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X26Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;14&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.ADDRBL12</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.486</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y3.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.486</twRouteDel><twTotDel>0.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBU11), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.345</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_10</twSrc><twDest BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.628</twTotPathDel><twClkSkew dest = "1.773" src = "1.490">-0.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_10</twSrc><twDest BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X25Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;10&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.ADDRBU11</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.508</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y3.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.508</twRouteDel><twTotDel>0.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/PC_IF_RA_1 (SLICE_X33Y18.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_1</twSrc><twDest BELType="FF">CPU/the_datapath/PC_IF_RA_1</twDest><twTotPathDel>0.358</twTotPathDel><twClkSkew dest = "0.155" src = "0.145">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_1</twSrc><twDest BELType='FF'>CPU/the_datapath/PC_IF_RA_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X32Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;2&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>CPU/the_datapath/PC_IF_RA&lt;3&gt;</twComp><twBEL>CPU/the_datapath/PC_IF_RA_1</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBL11), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.349</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_10</twSrc><twDest BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.628</twTotPathDel><twClkSkew dest = "1.769" src = "1.490">-0.279</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_10</twSrc><twDest BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X25Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;10&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.ADDRBL11</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.508</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y3.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.508</twRouteDel><twTotDel>0.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/PC_IF_RA_2 (SLICE_X33Y18.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.359</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_2</twSrc><twDest BELType="FF">CPU/the_datapath/PC_IF_RA_2</twDest><twTotPathDel>0.369</twTotPathDel><twClkSkew dest = "0.155" src = "0.145">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_2</twSrc><twDest BELType='FF'>CPU/the_datapath/PC_IF_RA_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X32Y18.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;2&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.CX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>CPU/the_datapath/PC_IF_RA&lt;3&gt;</twComp><twBEL>CPU/the_datapath/PC_IF_RA_2</twBEL></twPathDel><twLogDel>0.215</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBU5), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_4</twSrc><twDest BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.569</twTotPathDel><twClkSkew dest = "0.795" src = "0.604">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_4</twSrc><twDest BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X27Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;6&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.ADDRBU5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y3.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.449</twRouteDel><twTotDel>0.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBU9), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_8</twSrc><twDest BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.661</twTotPathDel><twClkSkew dest = "1.773" src = "1.490">-0.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_8</twSrc><twDest BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X25Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;10&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.ADDRBU9</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y3.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.541</twRouteDel><twTotDel>0.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBL5), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_4</twSrc><twDest BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.569</twTotPathDel><twClkSkew dest = "0.791" src = "0.604">-0.187</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_4</twSrc><twDest BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X27Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;6&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.ADDRBL5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y3.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.449</twRouteDel><twTotDel>0.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBL9), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">CPU/the_datapath/the_PC/the_pc_8</twSrc><twDest BELType="RAM">CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.661</twTotPathDel><twClkSkew dest = "1.769" src = "1.490">-0.279</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>CPU/the_datapath/the_PC/the_pc_8</twSrc><twDest BELType='RAM'>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X25Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;10&gt;</twComp><twBEL>CPU/the_datapath/the_PC/the_pc_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y3.ADDRBL9</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>CPU/the_datapath/the_PC/the_pc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y3.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.541</twRouteDel><twTotDel>0.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="91"><twPinLimitBanner>Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" logResource="CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" locationPin="RAMB36_X1Y7.CLKARDCLKL" clockNet="cpu_clk_g"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAU" logResource="CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAU" locationPin="RAMB36_X1Y7.CLKARDCLKU" clockNet="cpu_clk_g"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" logResource="CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" locationPin="RAMB36_X1Y5.CLKARDCLKL" clockNet="cpu_clk_g"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="95"><twConstRollup name="TS_USER_CLK" fullName="TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="9.707" errors="0" errorRollup="0" items="0" itemsRollup="93198018"/><twConstRollup name="TS_cpu_clk" fullName="TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="19.413" actualRollup="N/A" errors="0" errorRollup="0" items="93198018" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="96">0</twUnmetConstCnt><twDataSheet anchorID="97" twNameLen="15"><twClk2SUList anchorID="98" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>19.413</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="99"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>93198018</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>11443</twConnCnt></twConstCov><twStats anchorID="100"><twMinPer>19.413</twMinPer><twFootnote number="1" /><twMaxFreq>51.512</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 19 14:00:33 2012 </twTimestamp></twFoot><twClientInfo anchorID="101"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 641 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
