# 
# Synthesis run script generated by Vivado
# 

set_param gui.test TreeTableDev
debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000

create_project -in_memory -part xc7k325tffg676-2
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/archlabs/lab05/lab05.cache/wt [current_project]
set_property parent.project_path C:/archlabs/lab05/lab05.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog {
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/define.vh
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/mips_define.vh
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/function.vh
}
read_verilog -library xil_defaultlib {
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/regfile.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/lab6/alu.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/datapath.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/controller.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/inst_rom.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/data_ram.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/vga_8x16.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/parallel2serial.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/mips_core.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/my_clk_gen.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/vga.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/mips.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/display.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/btn_scan.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/clk_diff.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/vga_debug.v
  C:/archlabs/lab05/lab05.srcs/sources_1/imports/sources/mips_top.v
}
read_xdc C:/archlabs/lab05/lab05.srcs/constrs_1/imports/constrs/sword4.xdc
set_property used_in_implementation false [get_files C:/archlabs/lab05/lab05.srcs/constrs_1/imports/constrs/sword4.xdc]

catch { write_hwdef -file mips_top.hwdef }
synth_design -top mips_top -part xc7k325tffg676-2
write_checkpoint -noxdef mips_top.dcp
catch { report_utilization -file mips_top_utilization_synth.rpt -pb mips_top_utilization_synth.pb }
