// Seed: 737647949
module module_0 ();
  wire [1 : -1] id_1;
  wire id_2;
  ;
  parameter id_3 = 1'd0;
  wire id_4;
  wire id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output supply1 id_5,
    input wor id_6,
    input uwire id_7,
    output logic id_8
);
  always @(posedge "") id_8 = -1 <= -1;
  bit [(  1  ) : -1] id_10;
  initial begin : LABEL_0
    id_10 <= id_6 && id_4 - id_7;
  end
  module_0 modCall_1 ();
  always_comb @(*) begin : LABEL_1
    if (1) id_10 <= 1;
  end
endmodule
