# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Downloads/WaterTankControllerFSM.vhd" \
"../../../../../../Downloads/TB_WaterTankControllerFSM.vhd" \

# Do not sort compile order
nosort
