<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MCUX_PE_KL25Z_FRTOS_ShieldwFatFS: C:/Users/Michael/Documents/GitHub/MCUX_workspace/MCUX_PE_KL25Z_FRTOS_ShieldwFatFS/Generated_Code/DMA1.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="pex.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MCUX_PE_KL25Z_FRTOS_ShieldwFatFS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_d_m_a1_8c.html','');});
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">DMA1.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This embedded component implements initialization and runtime handling of an on-chip DMA controller.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="_d_m_a1_8h_source.html">DMA1.h</a>&quot;</code><br />
<code>#include &quot;SIM_PDD.h&quot;</code><br />
<code>#include &quot;FreeRTOS.h&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for DMA1.c:</div>
<div class="dyncontent">
<div class="center"><img src="_d_m_a1_8c__incl.png" border="0" usemap="#_c_1_2_users_2_michael_2_documents_2_git_hub_2_m_c_u_x__workspace_2_m_c_u_x___p_e___k_l25_z___f_r_t_o_s___shieldw_fat_f_s_2_generated___code_2_d_m_a1_8c" alt=""/></div>
<map name="_c_1_2_users_2_michael_2_documents_2_git_hub_2_m_c_u_x__workspace_2_m_c_u_x___p_e___k_l25_z___f_r_t_o_s___shieldw_fat_f_s_2_generated___code_2_d_m_a1_8c" id="_c_1_2_users_2_michael_2_documents_2_git_hub_2_m_c_u_x__workspace_2_m_c_u_x___p_e___k_l25_z___f_r_t_o_s___shieldw_fat_f_s_2_generated___code_2_d_m_a1_8c">
<area shape="rect" title="This embedded component implements initialization and runtime handling of an on&#45;chip DMA controller." alt="" coords="3828,5,4057,76"/>
<area shape="rect" href="_d_m_a1_8h.html" title="This embedded component implements initialization and runtime handling of an on&#45;chip DMA controller." alt="" coords="3807,124,3876,151"/>
<area shape="rect" href="_free_r_t_o_s_8h_source.html" title=" " alt="" coords="1507,497,1602,524"/>
<area shape="rect" href="_s_i_m___p_d_d_8h_source.html" title=" " alt="" coords="4301,124,4392,151"/>
<area shape="rect" href="_p_e___types_8h.html" title="PE_Types.h &#45; contains definitions of basic types, register access macros and hardware specific macros..." alt="" coords="2673,796,2767,823"/>
<area shape="rect" href="_p_e___error_8h.html" title="This component &quot;PE_Error&quot; contains internal definitions of the error constants." alt="" coords="3234,796,3321,823"/>
<area shape="rect" href="_p_e___const_8h.html" title="This component &quot;PE_Const&quot; contains internal definitions of the constants." alt="" coords="1733,796,1825,823"/>
<area shape="rect" title=" " alt="" coords="2081,796,2159,823"/>
<area shape="rect" href="_cpu_8h.html" title=" " alt="" coords="2323,721,2379,748"/>
<area shape="rect" href="_p_e___l_d_d_8h.html" title=" " alt="" coords="2116,199,2199,225"/>
<area shape="rect" title=" " alt="" coords="2687,871,2753,897"/>
<area shape="rect" href="_m_c_u_c1_8h.html" title="Configures the drivers for various SDKs and APIs used." alt="" coords="986,647,1065,673"/>
<area shape="rect" href="_c_s1_8h.html" title=" " alt="" coords="605,572,664,599"/>
<area shape="rect" href="_f_r_t_o_s1_8h.html" title="This component implements the FreeRTOS Realtime Operating System." alt="" coords="1197,423,1280,449"/>
<area shape="rect" href="_c_l_s1_8h.html" title="Module implementing a command line shell." alt="" coords="1137,497,1202,524"/>
<area shape="rect" href="_w_a_i_t1_8h.html" title="Implements busy waiting routines." alt="" coords="688,572,760,599"/>
<area shape="rect" href="_a_s2_8h.html" title="This component &quot;AsynchroSerial&quot; implements an asynchronous serial communication. The component suppor..." alt="" coords="2335,572,2393,599"/>
<area shape="rect" href="_a_serial_ldd1_8h.html" title="This component &quot;Serial_LDD&quot; implements an asynchronous serial communication. The component supports d..." alt="" coords="2315,647,2418,673"/>
<area shape="rect" href="_u_t_i_l1_8h.html" title="Contains various utility functions." alt="" coords="936,572,1003,599"/>
<area shape="rect" href="_x_f1_8h.html" title=" " alt="" coords="1078,572,1133,599"/>
<area shape="rect" href="_audio_amp_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="1781,647,1875,673"/>
<area shape="rect" href="_l_e_d_r_8h.html" title="This component implements a universal driver for a single LED." alt="" coords="539,497,605,524"/>
<area shape="rect" href="_l_e_dpin1_8h.html" title="This component &quot;BitIO&quot; implements an one&#45;bit input/output. It uses one bit/pin of a port...." alt="" coords="1823,572,1905,599"/>
<area shape="rect" href="_bit_io_ldd1_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="1899,647,1986,673"/>
<area shape="rect" href="_l_e_d_g_8h.html" title="This component implements a universal driver for a single LED." alt="" coords="2026,497,2094,524"/>
<area shape="rect" href="_l_e_dpin2_8h.html" title="This component &quot;BitIO&quot; implements an one&#45;bit input/output. It uses one bit/pin of a port...." alt="" coords="2620,572,2703,599"/>
<area shape="rect" href="_bit_io_ldd2_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="2747,647,2834,673"/>
<area shape="rect" href="_l_e_d_b_8h.html" title="This component implements a universal driver for a single LED." alt="" coords="296,497,363,524"/>
<area shape="rect" href="_l_e_dpin3_8h.html" title="This component &quot;BitIO&quot; implements an one&#45;bit input/output. It uses one bit/pin of a port...." alt="" coords="245,572,328,599"/>
<area shape="rect" href="_bit_io_ldd3_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="722,647,809,673"/>
<area shape="rect" href="_f_a_t1_8h.html" title=" " alt="" coords="1040,273,1104,300"/>
<area shape="rect" href="_tm_dt1_8h.html" title="Software date/time module." alt="" coords="1037,348,1107,375"/>
<area shape="rect" href="_s_d1_8h.html" title="Implements interface to SD card for FatFs." alt="" coords="1705,273,1764,300"/>
<area shape="rect" href="_s_m2_8h.html" title="This component &quot;SPIMaster_LDD&quot; implements MASTER part of synchronous serial master&#45;slave communicatio..." alt="" coords="1646,647,1706,673"/>
<area shape="rect" href="_t_m_o_u_t1_8h.html" title="The module implements timeout functionality. With this implementation, it is possible to wait for a g..." alt="" coords="681,348,765,375"/>
<area shape="rect" href="_d_a1_8h.html" title="This component &quot;DAC&quot; implements an internal D/A converter of the MCU. It allows select channels of D/..." alt="" coords="2401,497,2460,524"/>
<area shape="rect" href="_dac_ldd1_8h.html" title="This component implements an internal D/A converter of the MCU. It contains settings for converting v..." alt="" coords="2957,572,3041,599"/>
<area shape="rect" href="_dac_ldd1___d_m_a0_8h.html" title="This embedded component implements a DMA transfer channel descriptor definition." alt="" coords="3113,647,3239,673"/>
<area shape="rect" href="_l_c_d___data___bits_8h.html" title="The HAL BitsIO component provides a low level API for unified access to general purpose digital input..." alt="" coords="3315,647,3437,673"/>
<area shape="rect" href="_l_c_d___b_l___p_w_m_8h.html" title="This component implements a pulse&#45;width modulation generator that generates signal with variable duty..." alt="" coords="3378,572,3499,599"/>
<area shape="rect" href="_t_p_m1__0_8h.html" title="This TimerUnit component provides a low level API for unified hardware access across various timer de..." alt="" coords="3513,647,3594,673"/>
<area shape="rect" href="_l_c_d___d___n_c_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="3619,647,3717,673"/>
<area shape="rect" href="_l_c_d___n_w_r_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="3741,647,3837,673"/>
<area shape="rect" href="_l_c_d___n_r_d_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="3862,647,3954,673"/>
<area shape="rect" href="_l_c_d___n_r_s_t_8h.html" title="The HAL BitIO component provides a low level API for unified access to general purpose digital input/..." alt="" coords="599,647,697,673"/>
<area shape="rect" href="_free_r_t_o_s_config_8h_source.html" title=" " alt="" coords="1208,572,1339,599"/>
<area shape="rect" title=" " alt="" coords="1089,647,1157,673"/>
<area shape="rect" href="projdefs_8h_source.html" title=" " alt="" coords="1414,572,1493,599"/>
<area shape="rect" href="portable_8h_source.html" title=" " alt="" coords="1517,572,1595,599"/>
<area shape="rect" href="_p_d_d___types_8h_source.html" title=" " alt="" coords="4633,199,4735,225"/>
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a1___t_chn_dev_const__struct.html">DMA1_TChnDevConst_struct</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a1___t_dev_const__struct.html">DMA1_TDevConst_struct</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a1___t_chn_dev_data__stuct.html">DMA1_TChnDevData_stuct</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a1___t_device_data.html">DMA1_TDeviceData</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1ad2f4d336182c361ee2a70a9908553b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_CHANNEL_COUNT</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga1ad2f4d336182c361ee2a70a9908553b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac43813dc8e626633a458744569d6af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_STATIC_CHANNEL_COUNT</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga2ac43813dc8e626633a458744569d6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac380bb3a4c5257d2b1085f3ae85acb36"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_DYNAMIC_CHANNEL_COUNT</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:gac380bb3a4c5257d2b1085f3ae85acb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82f121a29d85ba7326d6d251393cd32"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_CHN_0_PHY_NUM</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae82f121a29d85ba7326d6d251393cd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225eaebe5c2ff81d34f86a94aed97b76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_CHN_0_TCD_PTR</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a1___t_t_c_d__stuct.html">DMA1_TTCD</a>*)(void*)&amp;DMA_SAR0)</td></tr>
<tr class="separator:ga225eaebe5c2ff81d34f86a94aed97b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f64c909103158f8e00953cb7dcc5b35"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_CHN_0_DMAMUX_CFG_REG_PTR</b>&#160;&#160;&#160;((uint8_t*)(void*)&amp;DMAMUX0_CHCFG0)</td></tr>
<tr class="separator:ga1f64c909103158f8e00953cb7dcc5b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a362f720b7715d5f4e65fb597ece95a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__MuxReset</b>(_DMAMUX_CFG_PTR)&#160;&#160;&#160;(*_DMAMUX_CFG_PTR = 0U)</td></tr>
<tr class="separator:ga8a362f720b7715d5f4e65fb597ece95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd933e409991c1c995d48466d56d27b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__MuxDisableRequest</b>(_DMAMUX_CFG_PTR)&#160;&#160;&#160;(*_DMAMUX_CFG_PTR &amp;= (uint8_t)~(uint8_t)DMAMUX_CHCFG_ENBL_MASK)</td></tr>
<tr class="separator:gaabd933e409991c1c995d48466d56d27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0ce1fe1d24bf3402677cfb9573084f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__MuxEnableRequest</b>(_DMAMUX_CFG_PTR)&#160;&#160;&#160;(*_DMAMUX_CFG_PTR |= DMAMUX_CHCFG_ENBL_MASK)</td></tr>
<tr class="separator:gaff0ce1fe1d24bf3402677cfb9573084f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a3c0cca9e8f875360ceb8da1b897b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__MuxSetRequest</b>(_DMAMUX_CFG_PTR,  _REQ)&#160;&#160;&#160;(*_DMAMUX_CFG_PTR = _REQ)</td></tr>
<tr class="separator:gaa3a3c0cca9e8f875360ceb8da1b897b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2d482de873124fce9e138c796c1f72"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__CHN_ERROR_FLAGS</b>&#160;&#160;&#160;(DMA_DSR_BCR_BED_MASK | DMA_DSR_BCR_BES_MASK | DMA_DSR_BCR_CE_MASK)</td></tr>
<tr class="separator:gacb2d482de873124fce9e138c796c1f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404e90f81f6d624f3a5e5172a08fc033"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__StartTransfer</b>(_TCD_PTR)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DCR_Reg |= DMA_DCR_START_MASK)</td></tr>
<tr class="separator:ga404e90f81f6d624f3a5e5172a08fc033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffe74bedb2fa23be30e520cca1f13b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__CancelTransfer</b>(_TCD_PTR)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DSR_BCR_Reg |= DMA_DSR_BCR_DONE_MASK)</td></tr>
<tr class="separator:ga7ffe74bedb2fa23be30e520cca1f13b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f943bee7ace1a595b719d5d934c494c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__ClearDoneFlag</b>(_TCD_PTR)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DSR_BCR_Reg |= DMA_DSR_BCR_DONE_MASK)</td></tr>
<tr class="separator:ga3f943bee7ace1a595b719d5d934c494c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f5f64256b3d48c6d9c9e9f695c01aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__EnableRequest</b>(_TCD_PTR)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DCR_Reg |= DMA_DCR_ERQ_MASK)</td></tr>
<tr class="separator:gaf7f5f64256b3d48c6d9c9e9f695c01aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c281feb5ee34cd844f8fbb04bdf57bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__DisableRequest</b>(_TCD_PTR)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DCR_Reg &amp;= ~(uint32_t)DMA_DCR_ERQ_MASK)</td></tr>
<tr class="separator:ga9c281feb5ee34cd844f8fbb04bdf57bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd1bfb2db6275f17301ae9610cf35ea5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__GetByteCount</b>(_TCD_PTR)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DSR_BCR_Reg &amp; DMA_DSR_BCR_BCR_MASK)</td></tr>
<tr class="separator:gabd1bfb2db6275f17301ae9610cf35ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad882f71cd93516529aa8ce74866bc7ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__SetByteCount</b>(_TCD_PTR,  _ByteCount)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DSR_BCR_Reg = (_ByteCount &amp; DMA_DSR_BCR_BCR_MASK))</td></tr>
<tr class="separator:gad882f71cd93516529aa8ce74866bc7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2aeac954ee691d5fdc6e0d1344d273f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__GetStatus</b>(_TCD_PTR)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DSR_BCR_Reg &amp; ~(uint32_t)DMA_DSR_BCR_BCR_MASK)</td></tr>
<tr class="separator:gac2aeac954ee691d5fdc6e0d1344d273f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf786c65e731ef461347db0cf9809cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__GetDsrBcrReg</b>(_TCD_PTR)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DSR_BCR_Reg)</td></tr>
<tr class="separator:gadaf786c65e731ef461347db0cf9809cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e29c44c01138a3572f0c626c5c624e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__SetSrcDataTransferSize</b>(_TCD_PTR,  _Size)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DCR_Reg = (_TCD_PTR-&gt;DMA_DCR_Reg &amp; ~(uint32_t)DMA_DCR_SSIZE_MASK) | (((uint32_t)(_Size)) &lt;&lt; DMA_DCR_SSIZE_SHIFT))</td></tr>
<tr class="separator:ga7e29c44c01138a3572f0c626c5c624e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c980b484e6c8578e585fb00569c345"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__GetSrcDataTransferSize</b>(_TCD_PTR)&#160;&#160;&#160;((_TCD_PTR-&gt;DMA_DCR_Reg &amp; DMA_DCR_SSIZE_MASK) &gt;&gt; DMA_DCR_SSIZE_SHIFT)</td></tr>
<tr class="separator:ga39c980b484e6c8578e585fb00569c345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4a6dea8b76680466f5d504106631c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__SetDstDataTransferSize</b>(_TCD_PTR,  _Size)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DCR_Reg = (_TCD_PTR-&gt;DMA_DCR_Reg &amp; ~(uint32_t)DMA_DCR_DSIZE_MASK) | (((uint32_t)(_Size)) &lt;&lt; DMA_DCR_DSIZE_SHIFT))</td></tr>
<tr class="separator:ga5a4a6dea8b76680466f5d504106631c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3d7e80f0419335b639453cc39957e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__GetDstDataTransferSize</b>(_TCD_PTR)&#160;&#160;&#160;((_TCD_PTR-&gt;DMA_DCR_Reg &amp; DMA_DCR_DSIZE_MASK) &gt;&gt; DMA_DCR_DSIZE_SHIFT)</td></tr>
<tr class="separator:gadc3d7e80f0419335b639453cc39957e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2923572a533beacb8e6818c80456e61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__SetSrcAddress</b>(_TCD_PTR,  _Address)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_SAR_Reg = _Address)</td></tr>
<tr class="separator:gaa2923572a533beacb8e6818c80456e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a20d13083d744cc9fa6fddd5e2b952"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__SetDstAddress</b>(_TCD_PTR,  _Address)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DAR_Reg = _Address)</td></tr>
<tr class="separator:gaa4a20d13083d744cc9fa6fddd5e2b952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc8125059608936081166f02a7861b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__SetCycleStealMode</b>(_TCD_PTR)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DCR_Reg |= DMA_DCR_CS_MASK)</td></tr>
<tr class="separator:gadbc8125059608936081166f02a7861b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46051787967bd0cccf10b2a4441d1e9f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1__SetContinuousMode</b>(_TCD_PTR)&#160;&#160;&#160;(_TCD_PTR-&gt;DMA_DCR_Reg &amp;= ~(uint32_t)DMA_DCR_CS_MASK)</td></tr>
<tr class="separator:ga46051787967bd0cccf10b2a4441d1e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaea6d47f945cc06982dff246487c7b943"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="struct_d_m_a1___t_chn_dev_const__struct.html">DMA1_TChnDevConst_struct</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_TChnDevConst</b></td></tr>
<tr class="separator:gaea6d47f945cc06982dff246487c7b943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96606e0576689a5cf14376b6eb414373"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="struct_d_m_a1___t_chn_dev_const__struct.html">DMA1_TChnDevConst_struct</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_TChnDevConstPtr</b></td></tr>
<tr class="separator:ga96606e0576689a5cf14376b6eb414373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a89be45a82286fa89037848485362b9"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="struct_d_m_a1___t_dev_const__struct.html">DMA1_TDevConst_struct</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_TDevConst</b></td></tr>
<tr class="separator:ga9a89be45a82286fa89037848485362b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5e74ba214820856bb64124fad303c6"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="struct_d_m_a1___t_dev_const__struct.html">DMA1_TDevConst_struct</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_TDevConstPtr</b></td></tr>
<tr class="separator:gabd5e74ba214820856bb64124fad303c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae3451297f3b6395d6dc7e673b71cef"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="struct_d_m_a1___t_chn_dev_data__stuct.html">DMA1_TChnDevData_stuct</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_TChnDevData</b></td></tr>
<tr class="separator:gaeae3451297f3b6395d6dc7e673b71cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac921e35b1c36a6e7a82685c47834f77a"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="struct_d_m_a1___t_chn_dev_data__stuct.html">DMA1_TChnDevData_stuct</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_TChnDevDataPtr</b></td></tr>
<tr class="separator:gac921e35b1c36a6e7a82685c47834f77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55cf8c129c8c3edcd3666f75469f6dc"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="struct_d_m_a1___t_device_data.html">DMA1_TDeviceData</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_TDeviceDataPtr</b></td></tr>
<tr class="separator:gae55cf8c129c8c3edcd3666f75469f6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac772e5aafdc8f0a0b5c714cc6fa0a3c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___p_e___types__module.html#gac5cf1362f1f0e3a2ce71b1bf2276d091">LDD_TDeviceData</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a1__module.html#gac772e5aafdc8f0a0b5c714cc6fa0a3c1">DMA1_Init</a> (void)</td></tr>
<tr class="memdesc:gac772e5aafdc8f0a0b5c714cc6fa0a3c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the associated peripheral(s) and the component internal variables. The method is called automatically as a part of the application initialization code.  <a href="group___d_m_a1__module.html#gac772e5aafdc8f0a0b5c714cc6fa0a3c1">More...</a><br /></td></tr>
<tr class="separator:gac772e5aafdc8f0a0b5c714cc6fa0a3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888a430a1e0e7c75ba12e606a5a94e2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___p_e___types__module.html#gac5cf1362f1f0e3a2ce71b1bf2276d091">LDD_TDeviceData</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a1__module.html#ga888a430a1e0e7c75ba12e606a5a94e2b">DMA1_InitChannel</a> (<a class="el" href="group___p_e___types__module.html#gac5cf1362f1f0e3a2ce71b1bf2276d091">LDD_TDeviceData</a> *DeviceDataPtr, <a class="el" href="struct_d_m_a1___t_chn_init__stuct.html">DMA1_TChnInit</a> *ChIntPtr, <a class="el" href="group___p_e___types__module.html#ga0b66a73f87238a782318aa0be7578e35">LDD_TUserData</a> *UserDataPtr)</td></tr>
<tr class="memdesc:ga888a430a1e0e7c75ba12e606a5a94e2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The method allocates DMA channel for the DMA transfer defined by the transfer descriptor input parameter DescriptorPtr. This method must be called before DMA channel is initialized. Otherwise ERR_NOTAVAIL error code is returned after call of DMA_LDD channel methods.  <a href="group___d_m_a1__module.html#ga888a430a1e0e7c75ba12e606a5a94e2b">More...</a><br /></td></tr>
<tr class="separator:ga888a430a1e0e7c75ba12e606a5a94e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34838191f442386bfd2d166b7b9ee2e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___p_e___types__module.html#ga24c2b045fd04e79e85f261ce4df35588">LDD_TError</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a1__module.html#ga34838191f442386bfd2d166b7b9ee2e7">DMA1_EnableRequest</a> (DMA1_TChanDeviceData *ChanDeviceDataPtr)</td></tr>
<tr class="memdesc:ga34838191f442386bfd2d166b7b9ee2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The method enables DMA request from peripheral. Please note that this method doesn't start the transfer. The transfer is started as soon as DMA request from peripheral is asserted.  <a href="group___d_m_a1__module.html#ga34838191f442386bfd2d166b7b9ee2e7">More...</a><br /></td></tr>
<tr class="separator:ga34838191f442386bfd2d166b7b9ee2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc25b66e87090b120ec6b09d45ffd1c"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (DMA1_INT_DMA0_TransferComplete_ISR)</td></tr>
<tr class="separator:ga8cc25b66e87090b120ec6b09d45ffd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga72ce7c4dc0fd862371122d3bf40d9b2c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_d_m_a1___t_dev_const__struct.html">DMA1_TDevConst</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_DevConst</b></td></tr>
<tr class="separator:ga72ce7c4dc0fd862371122d3bf40d9b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This embedded component implements initialization and runtime handling of an on-chip DMA controller. </p>
<dl class="section version"><dt>Version</dt><dd>01.02 </dd></dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5ee4f4c790f0b84ba8f281983ad9ea7d.html">Generated_Code</a></li><li class="navelem"><a class="el" href="_d_m_a1_8c.html">DMA1.c</a></li>
    <li class="footer">Generated on Thu Dec 5 2019 19:44:40 for MCUX_PE_KL25Z_FRTOS_ShieldwFatFS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
