<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4754" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4754{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4754{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4754{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4754{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t5_4754{left:538px;bottom:998px;letter-spacing:-0.12px;}
#t6_4754{left:189px;bottom:973px;letter-spacing:-0.14px;}
#t7_4754{left:538px;bottom:973px;letter-spacing:-0.12px;}
#t8_4754{left:189px;bottom:949px;letter-spacing:-0.14px;}
#t9_4754{left:538px;bottom:949px;letter-spacing:-0.12px;}
#ta_4754{left:189px;bottom:924px;letter-spacing:-0.14px;}
#tb_4754{left:538px;bottom:924px;letter-spacing:-0.14px;}
#tc_4754{left:81px;bottom:900px;letter-spacing:-0.16px;}
#td_4754{left:142px;bottom:900px;letter-spacing:-0.17px;}
#te_4754{left:189px;bottom:900px;letter-spacing:-0.16px;}
#tf_4754{left:445px;bottom:900px;letter-spacing:-0.16px;}
#tg_4754{left:538px;bottom:900px;letter-spacing:-0.12px;}
#th_4754{left:538px;bottom:878px;letter-spacing:-0.12px;}
#ti_4754{left:538px;bottom:862px;letter-spacing:-0.11px;}
#tj_4754{left:189px;bottom:837px;letter-spacing:-0.14px;}
#tk_4754{left:538px;bottom:837px;letter-spacing:-0.14px;}
#tl_4754{left:189px;bottom:813px;letter-spacing:-0.13px;}
#tm_4754{left:538px;bottom:813px;letter-spacing:-0.14px;}
#tn_4754{left:538px;bottom:791px;letter-spacing:-0.11px;}
#to_4754{left:538px;bottom:774px;letter-spacing:-0.11px;}
#tp_4754{left:538px;bottom:758px;letter-spacing:-0.14px;}
#tq_4754{left:189px;bottom:733px;letter-spacing:-0.14px;}
#tr_4754{left:538px;bottom:733px;letter-spacing:-0.13px;}
#ts_4754{left:538px;bottom:712px;letter-spacing:-0.1px;word-spacing:-0.33px;}
#tt_4754{left:538px;bottom:695px;letter-spacing:-0.12px;}
#tu_4754{left:538px;bottom:678px;letter-spacing:-0.12px;}
#tv_4754{left:189px;bottom:654px;letter-spacing:-0.14px;}
#tw_4754{left:538px;bottom:654px;letter-spacing:-0.14px;}
#tx_4754{left:80px;bottom:629px;letter-spacing:-0.15px;}
#ty_4754{left:142px;bottom:629px;letter-spacing:-0.18px;}
#tz_4754{left:189px;bottom:629px;letter-spacing:-0.15px;}
#t10_4754{left:445px;bottom:629px;letter-spacing:-0.13px;}
#t11_4754{left:538px;bottom:629px;letter-spacing:-0.12px;}
#t12_4754{left:538px;bottom:608px;letter-spacing:-0.13px;}
#t13_4754{left:538px;bottom:587px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_4754{left:189px;bottom:562px;letter-spacing:-0.11px;}
#t15_4754{left:445px;bottom:562px;letter-spacing:-0.13px;}
#t16_4754{left:538px;bottom:562px;letter-spacing:-0.12px;}
#t17_4754{left:538px;bottom:541px;letter-spacing:-0.11px;}
#t18_4754{left:189px;bottom:516px;letter-spacing:-0.15px;}
#t19_4754{left:445px;bottom:516px;letter-spacing:-0.14px;}
#t1a_4754{left:538px;bottom:516px;letter-spacing:-0.12px;}
#t1b_4754{left:538px;bottom:495px;letter-spacing:-0.11px;}
#t1c_4754{left:189px;bottom:470px;letter-spacing:-0.14px;}
#t1d_4754{left:445px;bottom:470px;letter-spacing:-0.13px;}
#t1e_4754{left:538px;bottom:470px;letter-spacing:-0.12px;}
#t1f_4754{left:538px;bottom:449px;letter-spacing:-0.11px;}
#t1g_4754{left:189px;bottom:425px;letter-spacing:-0.14px;}
#t1h_4754{left:445px;bottom:425px;letter-spacing:-0.13px;}
#t1i_4754{left:538px;bottom:425px;letter-spacing:-0.12px;}
#t1j_4754{left:538px;bottom:403px;letter-spacing:-0.11px;}
#t1k_4754{left:189px;bottom:379px;letter-spacing:-0.14px;}
#t1l_4754{left:538px;bottom:379px;letter-spacing:-0.14px;}
#t1m_4754{left:81px;bottom:354px;letter-spacing:-0.18px;}
#t1n_4754{left:142px;bottom:354px;letter-spacing:-0.15px;}
#t1o_4754{left:189px;bottom:354px;letter-spacing:-0.16px;}
#t1p_4754{left:445px;bottom:354px;letter-spacing:-0.1px;}
#t1q_4754{left:538px;bottom:354px;letter-spacing:-0.12px;}
#t1r_4754{left:189px;bottom:330px;}
#t1s_4754{left:538px;bottom:330px;letter-spacing:-0.11px;}
#t1t_4754{left:189px;bottom:305px;}
#t1u_4754{left:538px;bottom:305px;letter-spacing:-0.11px;}
#t1v_4754{left:189px;bottom:281px;}
#t1w_4754{left:538px;bottom:281px;letter-spacing:-0.11px;}
#t1x_4754{left:189px;bottom:257px;}
#t1y_4754{left:538px;bottom:257px;letter-spacing:-0.11px;}
#t1z_4754{left:189px;bottom:232px;letter-spacing:-0.14px;}
#t20_4754{left:538px;bottom:232px;letter-spacing:-0.14px;}
#t21_4754{left:189px;bottom:208px;letter-spacing:-0.14px;}
#t22_4754{left:538px;bottom:208px;letter-spacing:-0.11px;}
#t23_4754{left:189px;bottom:183px;letter-spacing:-0.15px;}
#t24_4754{left:538px;bottom:183px;letter-spacing:-0.12px;}
#t25_4754{left:189px;bottom:159px;letter-spacing:-0.12px;}
#t26_4754{left:538px;bottom:159px;letter-spacing:-0.12px;}
#t27_4754{left:189px;bottom:134px;letter-spacing:-0.14px;}
#t28_4754{left:538px;bottom:134px;letter-spacing:-0.14px;}
#t29_4754{left:90px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2a_4754{left:176px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2b_4754{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2c_4754{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2d_4754{left:230px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2e_4754{left:467px;bottom:1046px;letter-spacing:-0.14px;}
#t2f_4754{left:647px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2g_4754{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2h_4754{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4754{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4754{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4754{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4754{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4754{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4754" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4754Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4754" style="-webkit-user-select: none;"><object width="935" height="1210" data="4754/4754.svg" type="image/svg+xml" id="pdf4754" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4754" class="t s1_4754">2-232 </span><span id="t2_4754" class="t s1_4754">Vol. 4 </span>
<span id="t3_4754" class="t s2_4754">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4754" class="t s3_4754">26 </span><span id="t5_4754" class="t s3_4754">C1 State Auto Demotion Enable (R/W) </span>
<span id="t6_4754" class="t s3_4754">27 </span><span id="t7_4754" class="t s3_4754">Enable C3 Undemotion (R/W) </span>
<span id="t8_4754" class="t s3_4754">28 </span><span id="t9_4754" class="t s3_4754">Enable C1 Undemotion (R/W) </span>
<span id="ta_4754" class="t s3_4754">63:29 </span><span id="tb_4754" class="t s3_4754">Reserved </span>
<span id="tc_4754" class="t s3_4754">17DH </span><span id="td_4754" class="t s3_4754">381 </span><span id="te_4754" class="t s3_4754">MSR_SMM_MCA_CAP </span><span id="tf_4754" class="t s3_4754">THREAD </span><span id="tg_4754" class="t s3_4754">Enhanced SMM Capabilities (SMM-RO) </span>
<span id="th_4754" class="t s3_4754">Reports SMM capability Enhancement. Accessible </span>
<span id="ti_4754" class="t s3_4754">only while in SMM. </span>
<span id="tj_4754" class="t s3_4754">57:0 </span><span id="tk_4754" class="t s3_4754">Reserved </span>
<span id="tl_4754" class="t s3_4754">58 </span><span id="tm_4754" class="t s3_4754">SMM_Code_Access_Chk (SMM-RO) </span>
<span id="tn_4754" class="t s3_4754">If set to 1, indicates that the SMM code access </span>
<span id="to_4754" class="t s3_4754">restriction is supported and the </span>
<span id="tp_4754" class="t s3_4754">MSR_SMM_FEATURE_CONTROL is supported. </span>
<span id="tq_4754" class="t s3_4754">59 </span><span id="tr_4754" class="t s3_4754">Long_Flow_Indication (SMM-RO) </span>
<span id="ts_4754" class="t s3_4754">If set to 1, indicates that the SMM long flow indicator </span>
<span id="tt_4754" class="t s3_4754">is supported and the MSR_SMM_DELAYED is </span>
<span id="tu_4754" class="t s3_4754">supported. </span>
<span id="tv_4754" class="t s3_4754">63:60 </span><span id="tw_4754" class="t s3_4754">Reserved </span>
<span id="tx_4754" class="t s3_4754">1ADH </span><span id="ty_4754" class="t s3_4754">429 </span><span id="tz_4754" class="t s3_4754">MSR_TURBO_RATIO_LIMIT </span><span id="t10_4754" class="t s3_4754">Package </span><span id="t11_4754" class="t s3_4754">Maximum Ratio Limit of Turbo Mode </span>
<span id="t12_4754" class="t s3_4754">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="t13_4754" class="t s3_4754">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="t14_4754" class="t s3_4754">7:0 </span><span id="t15_4754" class="t s3_4754">Package </span><span id="t16_4754" class="t s3_4754">Maximum Ratio Limit for 1C </span>
<span id="t17_4754" class="t s3_4754">Maximum turbo ratio limit of 1 core active. </span>
<span id="t18_4754" class="t s3_4754">15:8 </span><span id="t19_4754" class="t s3_4754">Package </span><span id="t1a_4754" class="t s3_4754">Maximum Ratio Limit for 2C </span>
<span id="t1b_4754" class="t s3_4754">Maximum turbo ratio limit of 2 core active. </span>
<span id="t1c_4754" class="t s3_4754">23:16 </span><span id="t1d_4754" class="t s3_4754">Package </span><span id="t1e_4754" class="t s3_4754">Maximum Ratio Limit for 3C </span>
<span id="t1f_4754" class="t s3_4754">Maximum turbo ratio limit of 3 core active. </span>
<span id="t1g_4754" class="t s3_4754">31:24 </span><span id="t1h_4754" class="t s3_4754">Package </span><span id="t1i_4754" class="t s3_4754">Maximum Ratio Limit for 4C </span>
<span id="t1j_4754" class="t s3_4754">Maximum turbo ratio limit of 4 core active. </span>
<span id="t1k_4754" class="t s3_4754">63:32 </span><span id="t1l_4754" class="t s3_4754">Reserved </span>
<span id="t1m_4754" class="t s3_4754">391H </span><span id="t1n_4754" class="t s3_4754">913 </span><span id="t1o_4754" class="t s3_4754">MSR_UNC_PERF_GLOBAL_CTRL </span><span id="t1p_4754" class="t s3_4754">Package </span><span id="t1q_4754" class="t s3_4754">Uncore PMU Global Control </span>
<span id="t1r_4754" class="t s3_4754">0 </span><span id="t1s_4754" class="t s3_4754">Core 0 select. </span>
<span id="t1t_4754" class="t s3_4754">1 </span><span id="t1u_4754" class="t s3_4754">Core 1 select. </span>
<span id="t1v_4754" class="t s3_4754">2 </span><span id="t1w_4754" class="t s3_4754">Core 2 select. </span>
<span id="t1x_4754" class="t s3_4754">3 </span><span id="t1y_4754" class="t s3_4754">Core 3 select. </span>
<span id="t1z_4754" class="t s3_4754">18:4 </span><span id="t20_4754" class="t s3_4754">Reserved </span>
<span id="t21_4754" class="t s3_4754">29 </span><span id="t22_4754" class="t s3_4754">Enable all uncore counters. </span>
<span id="t23_4754" class="t s3_4754">30 </span><span id="t24_4754" class="t s3_4754">Enable wake on PMI. </span>
<span id="t25_4754" class="t s3_4754">31 </span><span id="t26_4754" class="t s3_4754">Enable Freezing counter when overflow. </span>
<span id="t27_4754" class="t s3_4754">63:32 </span><span id="t28_4754" class="t s3_4754">Reserved </span>
<span id="t29_4754" class="t s4_4754">Table 2-30. </span><span id="t2a_4754" class="t s4_4754">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t2b_4754" class="t s5_4754">Register </span>
<span id="t2c_4754" class="t s5_4754">Address </span><span id="t2d_4754" class="t s5_4754">Register Name / Bit Fields </span><span id="t2e_4754" class="t s5_4754">Scope </span><span id="t2f_4754" class="t s5_4754">Bit Description </span>
<span id="t2g_4754" class="t s5_4754">Hex </span><span id="t2h_4754" class="t s5_4754">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
