// Seed: 3136271606
module module_0 (
    input wand id_0,
    output wand id_1,
    input tri0 id_2,
    input wor id_3,
    output wor id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri id_7,
    input supply0 id_8,
    input tri0 id_9,
    output wand id_10,
    output tri1 id_11
    , id_29,
    input tri1 id_12,
    input wor id_13,
    output wand id_14,
    input supply0 id_15,
    input wor id_16,
    input wor id_17,
    input tri0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input supply0 id_21,
    input supply0 id_22,
    output wand id_23,
    output uwire id_24,
    input supply0 id_25,
    input tri id_26,
    input tri id_27
);
  wire id_30;
  wire id_31;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input supply0 id_2,
    input uwire id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    output uwire id_7,
    output logic id_8,
    input tri id_9,
    input supply1 id_10,
    input tri0 id_11
    , id_29,
    output tri1 id_12,
    input wand id_13,
    input uwire id_14#(
        .id_30(1),
        .id_31({1 == 1{1}})
    ),
    input wand id_15,
    input wor id_16,
    output uwire id_17,
    input supply1 id_18,
    input wand id_19,
    input wor id_20,
    input supply0 id_21,
    output uwire id_22,
    input supply0 id_23,
    input tri id_24,
    output supply1 id_25,
    input tri id_26,
    input supply1 id_27
);
  wire id_32;
  wire id_33;
  assign id_7 = id_26;
  wire id_34;
  always begin
    id_8 <= 1;
  end
  assign id_0 = 1;
  module_0(
      id_4,
      id_12,
      id_26,
      id_21,
      id_22,
      id_24,
      id_16,
      id_12,
      id_24,
      id_14,
      id_12,
      id_17,
      id_20,
      id_24,
      id_5,
      id_20,
      id_3,
      id_18,
      id_6,
      id_11,
      id_21,
      id_15,
      id_9,
      id_22,
      id_12,
      id_14,
      id_6,
      id_1
  );
  wire id_35;
  logic [7:0] id_36;
  id_37(
      .id_0(1)
  );
  assign id_36[1] = id_15;
endmodule
