============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 31 2024  05:07:47 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (20908 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_state_o_cnt_reg[2]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   46000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=   46200          200     
                                              
             Setup:-    1293                  
       Uncertainty:-     300                  
     Required Time:=   44607                  
      Launch Clock:-     200                  
         Data Path:-   23499                  
             Slack:=   20908                  

#--------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags     Arc     Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  cpu_state_o_cnt_reg[2]/CK                    -       -         R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_state_o_cnt_reg[2]/Q                     -       CK->Q     F     DFFX1          3 122.7  1213  3758    3958    (-,-) 
  drc_bufs13032/Y                              -       A->Y      R     INVX2          2 111.8   349  1047    5005    (-,-) 
  drc_bufs13030/Y                              -       A->Y      F     INVX2          3 119.8   198   399    5404    (-,-) 
  g12585__2346/Y                               -       A->Y      R     NAND2X2        4 195.9   501   664    6068    (-,-) 
  g12335__4319/Y                               -       B->Y      F     NOR2X2         2 111.5   249   462    6530    (-,-) 
  g12171__7410/Y                               -       B->Y      R     NAND2X2       13 561.7  1028  1395    7926    (-,-) 
  g11941__2883/Y                               -       B->Y      F     NOR2X1         1  32.4   279   390    8316    (-,-) 
  g11933__9315/Y                               -       C->Y      R     AOI21X1        3 107.6   955  1435    9751    (-,-) 
  g11838__9945/Y                               -       B->Y      F     OAI21X1        3 155.2   813  1276   11028    (-,-) 
  g11809__9945/Y                               -       B->Y      R     XNOR2X1        1 126.3  1082  1990   13017    (-,-) 
  g11673__2346/COUT                            -       CIN->COUT R     ADDFX1         2 126.5   782  2496   15513    (-,-) 
  g11665__7098/Y                               -       B->Y      R     XOR2X1         1  62.5   622  1284   16797    (-,-) 
  g11656__9945/Y                               -       B->Y      R     XNOR2X1        1  56.9   618  1066   17862    (-,-) 
  g11652__7098/Y                               -       B->Y      F     NAND2X2        1  32.7   185   320   18182    (-,-) 
  g11647__6783/Y                               -       C->Y      R     OAI21X1        3 102.6   823   740   18922    (-,-) 
  g11645__4733/Y                               -       B->Y      F     OAI21X1        1  32.4   376   513   19435    (-,-) 
  g11641__5115/Y                               -       C->Y      R     AOI21X1        1  35.2   470   920   20354    (-,-) 
  g11635__8246/Y                               -       B->Y      F     OAI21X1        2 111.2   640   879   21234    (-,-) 
  g11634/Y                                     -       A->Y      R     INVX2          1  56.9   191   602   21835    (-,-) 
  g11630__1617/Y                               -       B->Y      F     NAND2X2        1  36.3   158   283   22118    (-,-) 
  g11627__5526/Y                               -       C->Y      R     NAND3X1        1  36.7   273   438   22556    (-,-) 
  g11625__5107/Y                               -       C->Y      F     NAND3X1        1  32.7   377   542   23099    (-,-) 
  g11623__2398/Y                               -       C->Y      R     OAI21X1        1  33.0   362   600   23699    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -         R     DFFX1          1     -     -     0   23699    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

