
;; Function GPIO_DeInit (GPIO_DeInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 35 count 25 (    1)


GPIO_DeInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={45d,23u} r1={45d,22u} r2={23d} r3={23d} r7={1d,24u} r12={22d} r13={1d,46u} r14={12d,1u} r15={22d} r16={22d} r17={22d} r18={22d} r19={22d} r20={22d} r21={22d} r22={22d} r23={22d} r24={33d,11u} r25={1d,24u} r26={1d,23u} r27={22d} r28={22d} r29={22d} r30={22d} r31={22d} r32={22d} r33={22d} r34={22d} r35={22d} r36={22d} r37={22d} r38={22d} r39={22d} r40={22d} r41={22d} r42={22d} r43={22d} r44={22d} r45={22d} r46={22d} r47={22d} r48={22d} r49={22d} r50={22d} r51={22d} r52={22d} r53={22d} r54={22d} r55={22d} r56={22d} r57={22d} r58={22d} r59={22d} r60={22d} r61={22d} r62={22d} r63={22d} r64={22d} r65={22d} r66={22d} r67={22d} r68={22d} r69={22d} r70={22d} r71={22d} r72={22d} r73={22d} r74={22d} r75={22d} r76={22d} r77={22d} r78={22d} r79={22d} r80={22d} r81={22d} r82={22d} r83={22d} r84={22d} r85={22d} r86={22d} r87={22d} r88={22d} r89={22d} r90={22d} r91={22d} r92={22d} r93={22d} r94={22d} r95={22d} r96={22d} r97={22d} r98={22d} r99={22d} r100={22d} r101={22d} r102={22d} r103={22d} r104={22d} r105={22d} r106={22d} r107={22d} r108={22d} r109={22d} r110={22d} r111={22d} r112={22d} r113={22d} r114={22d} r115={22d} r116={22d} r117={22d} r118={22d} r119={22d} r120={22d} r121={22d} r122={22d} r123={22d} r124={22d} r125={22d} r126={22d} r127={22d} r134={1d,11u,11e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 2846{2639d,196u,11e} in 100{78 regular + 22 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
134[0,1] 135[1,1] 136[2,1] 137[3,1] 138[4,1] 139[5,1] 140[6,1] 141[7,1] 142[8,1] 143[9,1] 144[10,1] 145[11,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(2)
0, 1
;; rd  kill	(2)
0, 1

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 134 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:128 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg:SI 135)
        (const_int 1073872896 [0x40020000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:132 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 135))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:132 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (const_int 1073872896 [0x40020000]))
        (expr_list:REG_DEAD (reg:SI 135)
            (nil))))

(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:132 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(2)
0, 1
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 135 { d1(bb 2 insn 7) }
;;   eq_note reg 134 { d0(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 9
;;      reg 24 { }


;; Succ edge  3 [4.4%]  (fallthru)
;; Succ edge  4 [95.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(2)
0, 1
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  2 [4.4%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:134 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:134 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(call_insn 13 12 14 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:134 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 14 13 15 3 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:135 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 16 3 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:135 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 16 15 18 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:135 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(2)
0, 1
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 13
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 5 uid 16
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 136
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 136
;; live  kill	
;; rd  in  	(2)
0, 1
;; rd  gen 	(1)
2
;; rd  kill	(1)
2

;; Pred edge  2 [95.6%] 
(code_label 18 16 19 4 2 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 19 22 4 (set (reg:SI 136)
        (const_int 1073873920 [0x40020400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:137 709 {*thumb2_movsi_insn}
     (nil))

(insn 22 21 23 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 136))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:137 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (const_int 1073873920 [0x40020400]))
        (expr_list:REG_DEAD (reg:SI 136)
            (nil))))

(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:137 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 32)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 22
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 136 { d2(bb 4 insn 21) }
;;   eq_note reg 134 { d0(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 23
;;      reg 24 { }


;; Succ edge  5 [4.4%]  (fallthru)
;; Succ edge  6 [95.6%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  4 [4.4%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:139 709 {*thumb2_movsi_insn}
     (nil))

(insn 26 25 27 5 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:139 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 27 26 28 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:139 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 5 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:140 709 {*thumb2_movsi_insn}
     (nil))

(insn 29 28 30 5 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:140 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 30 29 32 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:140 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 27
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 5 uid 30
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 137
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(1)
3
;; rd  kill	(1)
3

;; Pred edge  4 [95.6%] 
(code_label 32 30 33 6 3 "" [1 uses])

(note 33 32 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 35 33 36 6 (set (reg:SI 137)
        (const_int 1073874944 [0x40020800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:142 709 {*thumb2_movsi_insn}
     (nil))

(insn 36 35 37 6 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 137))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:142 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (const_int 1073874944 [0x40020800]))
        (expr_list:REG_DEAD (reg:SI 137)
            (nil))))

(jump_insn 37 36 38 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:142 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 46)
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(4)
0, 1, 2, 3
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 36
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 137 { d3(bb 6 insn 35) }
;;   eq_note reg 134 { d0(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 37
;;      reg 24 { }


;; Succ edge  7 [4.4%]  (fallthru)
;; Succ edge  8 [95.6%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(7){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(4)
0, 1, 2, 3
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  6 [4.4%]  (fallthru)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 (set (reg:SI 0 r0)
        (const_int 4 [0x4])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:144 709 {*thumb2_movsi_insn}
     (nil))

(insn 40 39 41 7 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:144 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 41 40 42 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:144 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 42 41 43 7 (set (reg:SI 0 r0)
        (const_int 4 [0x4])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:145 709 {*thumb2_movsi_insn}
     (nil))

(insn 43 42 44 7 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:145 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 44 43 46 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:145 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(4)
0, 1, 2, 3
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 41
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 5 uid 44
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(7){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 138
;; live  kill	
;; rd  in  	(4)
0, 1, 2, 3
;; rd  gen 	(1)
4
;; rd  kill	(1)
4

;; Pred edge  6 [95.6%] 
(code_label 46 44 47 8 4 "" [1 uses])

(note 47 46 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 49 47 50 8 (set (reg:SI 138)
        (const_int 1073875968 [0x40020c00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:147 709 {*thumb2_movsi_insn}
     (nil))

(insn 50 49 51 8 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 138))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:147 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (const_int 1073875968 [0x40020c00]))
        (expr_list:REG_DEAD (reg:SI 138)
            (nil))))

(jump_insn 51 50 52 8 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:147 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 60)
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(5)
0, 1, 2, 3, 4
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 50
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 138 { d4(bb 8 insn 49) }
;;   eq_note reg 134 { d0(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { }


;; Succ edge  9 [4.4%]  (fallthru)
;; Succ edge  10 [95.6%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u60(7){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(5)
0, 1, 2, 3, 4
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  8 [4.4%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 9 (set (reg:SI 0 r0)
        (const_int 8 [0x8])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:149 709 {*thumb2_movsi_insn}
     (nil))

(insn 54 53 55 9 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:149 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 55 54 56 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:149 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 56 55 57 9 (set (reg:SI 0 r0)
        (const_int 8 [0x8])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:150 709 {*thumb2_movsi_insn}
     (nil))

(insn 57 56 58 9 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:150 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 58 57 60 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:150 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 9 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(5)
0, 1, 2, 3, 4
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 55
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 5 uid 58
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u70(7){ }u71(13){ }u72(25){ }u73(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 139
;; live  kill	
;; rd  in  	(5)
0, 1, 2, 3, 4
;; rd  gen 	(1)
5
;; rd  kill	(1)
5

;; Pred edge  8 [95.6%] 
(code_label 60 58 61 10 5 "" [1 uses])

(note 61 60 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 63 61 64 10 (set (reg:SI 139)
        (const_int 1073876992 [0x40021000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:152 709 {*thumb2_movsi_insn}
     (nil))

(insn 64 63 65 10 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 139))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:152 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (const_int 1073876992 [0x40021000]))
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))

(jump_insn 65 64 66 10 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:152 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 74)
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(6)
0, 1, 2, 3, 4, 5
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 64
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 139 { d5(bb 10 insn 63) }
;;   eq_note reg 134 { d0(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 65
;;      reg 24 { }


;; Succ edge  11 [4.4%]  (fallthru)
;; Succ edge  12 [95.6%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u77(7){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(6)
0, 1, 2, 3, 4, 5
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  10 [4.4%]  (fallthru)
(note 66 65 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 11 (set (reg:SI 0 r0)
        (const_int 16 [0x10])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:154 709 {*thumb2_movsi_insn}
     (nil))

(insn 68 67 69 11 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:154 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 69 68 70 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:154 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 70 69 71 11 (set (reg:SI 0 r0)
        (const_int 16 [0x10])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:155 709 {*thumb2_movsi_insn}
     (nil))

(insn 71 70 72 11 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:155 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 72 71 74 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:155 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 11 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(6)
0, 1, 2, 3, 4, 5
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 69
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 5 uid 72
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u87(7){ }u88(13){ }u89(25){ }u90(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 140
;; live  kill	
;; rd  in  	(6)
0, 1, 2, 3, 4, 5
;; rd  gen 	(1)
6
;; rd  kill	(1)
6

;; Pred edge  10 [95.6%] 
(code_label 74 72 75 12 6 "" [1 uses])

(note 75 74 77 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 77 75 78 12 (set (reg:SI 140)
        (const_int 1073878016 [0x40021400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:157 709 {*thumb2_movsi_insn}
     (nil))

(insn 78 77 79 12 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 140))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:157 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (const_int 1073878016 [0x40021400]))
        (expr_list:REG_DEAD (reg:SI 140)
            (nil))))

(jump_insn 79 78 80 12 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:157 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 88)
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(7)
0, 1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 78
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 140 { d6(bb 12 insn 77) }
;;   eq_note reg 134 { d0(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 79
;;      reg 24 { }


;; Succ edge  13 [4.4%]  (fallthru)
;; Succ edge  14 [95.6%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u94(7){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(7)
0, 1, 2, 3, 4, 5, 6
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  12 [4.4%]  (fallthru)
(note 80 79 81 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 13 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:159 709 {*thumb2_movsi_insn}
     (nil))

(insn 82 81 83 13 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:159 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 83 82 84 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:159 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 84 83 85 13 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:160 709 {*thumb2_movsi_insn}
     (nil))

(insn 85 84 86 13 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:160 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 86 85 88 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:160 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 13 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(7)
0, 1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 83
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 5 uid 86
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u104(7){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 141
;; live  kill	
;; rd  in  	(7)
0, 1, 2, 3, 4, 5, 6
;; rd  gen 	(1)
7
;; rd  kill	(1)
7

;; Pred edge  12 [95.6%] 
(code_label 88 86 89 14 7 "" [1 uses])

(note 89 88 91 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 91 89 92 14 (set (reg:SI 141)
        (const_int 1073879040 [0x40021800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:162 709 {*thumb2_movsi_insn}
     (nil))

(insn 92 91 93 14 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 141))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:162 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (const_int 1073879040 [0x40021800]))
        (expr_list:REG_DEAD (reg:SI 141)
            (nil))))

(jump_insn 93 92 94 14 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:162 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 102)
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 92
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 141 { d7(bb 14 insn 91) }
;;   eq_note reg 134 { d0(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 93
;;      reg 24 { }


;; Succ edge  15 [4.4%]  (fallthru)
;; Succ edge  16 [95.6%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u111(7){ }u112(13){ }u113(25){ }u114(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  14 [4.4%]  (fallthru)
(note 94 93 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 15 (set (reg:SI 0 r0)
        (const_int 64 [0x40])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:164 709 {*thumb2_movsi_insn}
     (nil))

(insn 96 95 97 15 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:164 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 97 96 98 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:164 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 98 97 99 15 (set (reg:SI 0 r0)
        (const_int 64 [0x40])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:165 709 {*thumb2_movsi_insn}
     (nil))

(insn 99 98 100 15 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:165 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 100 99 102 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:165 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 97
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 5 uid 100
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u121(7){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 142
;; live  kill	
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(1)
8
;; rd  kill	(1)
8

;; Pred edge  14 [95.6%] 
(code_label 102 100 103 16 8 "" [1 uses])

(note 103 102 105 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 16 (set (reg:SI 142)
        (const_int 1073880064 [0x40021c00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:167 709 {*thumb2_movsi_insn}
     (nil))

(insn 106 105 107 16 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 142))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:167 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (const_int 1073880064 [0x40021c00]))
        (expr_list:REG_DEAD (reg:SI 142)
            (nil))))

(jump_insn 107 106 108 16 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 116)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:167 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 116)
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 106
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 142 { d8(bb 16 insn 105) }
;;   eq_note reg 134 { d0(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 107
;;      reg 24 { }


;; Succ edge  17 [4.4%]  (fallthru)
;; Succ edge  18 [95.6%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u128(7){ }u129(13){ }u130(25){ }u131(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  16 [4.4%]  (fallthru)
(note 108 107 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 17 (set (reg:SI 0 r0)
        (const_int 128 [0x80])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:169 709 {*thumb2_movsi_insn}
     (nil))

(insn 110 109 111 17 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:169 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 111 110 112 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:169 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 112 111 113 17 (set (reg:SI 0 r0)
        (const_int 128 [0x80])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:170 709 {*thumb2_movsi_insn}
     (nil))

(insn 113 112 114 17 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:170 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 114 113 116 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:170 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 17 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 111
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 5 uid 114
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u138(7){ }u139(13){ }u140(25){ }u141(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 143
;; live  kill	
;; rd  in  	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(1)
9
;; rd  kill	(1)
9

;; Pred edge  16 [95.6%] 
(code_label 116 114 117 18 9 "" [1 uses])

(note 117 116 119 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 119 117 120 18 (set (reg:SI 143)
        (const_int 1073881088 [0x40022000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:173 709 {*thumb2_movsi_insn}
     (nil))

(insn 120 119 121 18 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 143))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:173 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (const_int 1073881088 [0x40022000]))
        (expr_list:REG_DEAD (reg:SI 143)
            (nil))))

(jump_insn 121 120 122 18 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:173 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 130)
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 120
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 143 { d9(bb 18 insn 119) }
;;   eq_note reg 134 { d0(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 121
;;      reg 24 { }


;; Succ edge  19 [4.4%]  (fallthru)
;; Succ edge  20 [95.6%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u145(7){ }u146(13){ }u147(25){ }u148(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  18 [4.4%]  (fallthru)
(note 122 121 123 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 19 (set (reg:SI 0 r0)
        (const_int 256 [0x100])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:175 709 {*thumb2_movsi_insn}
     (nil))

(insn 124 123 125 19 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:175 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 125 124 126 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:175 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 126 125 127 19 (set (reg:SI 0 r0)
        (const_int 256 [0x100])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:176 709 {*thumb2_movsi_insn}
     (nil))

(insn 127 126 128 19 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:176 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 128 127 130 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:176 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 19 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 125
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 5 uid 128
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u155(7){ }u156(13){ }u157(25){ }u158(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 144
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; rd  gen 	(1)
10
;; rd  kill	(1)
10

;; Pred edge  18 [95.6%] 
(code_label 130 128 131 20 10 "" [1 uses])

(note 131 130 133 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 133 131 134 20 (set (reg:SI 144)
        (const_int 1073882112 [0x40022400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:178 709 {*thumb2_movsi_insn}
     (nil))

(insn 134 133 135 20 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 144))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:178 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (const_int 1073882112 [0x40022400]))
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))

(jump_insn 135 134 136 20 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:178 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 144)
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 134
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 144 { d10(bb 20 insn 133) }
;;   eq_note reg 134 { d0(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 135
;;      reg 24 { }


;; Succ edge  21 [4.4%]  (fallthru)
;; Succ edge  22 [95.6%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u162(7){ }u163(13){ }u164(25){ }u165(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  20 [4.4%]  (fallthru)
(note 136 135 137 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 138 21 (set (reg:SI 0 r0)
        (const_int 512 [0x200])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:180 709 {*thumb2_movsi_insn}
     (nil))

(insn 138 137 139 21 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:180 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 139 138 140 21 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:180 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 140 139 141 21 (set (reg:SI 0 r0)
        (const_int 512 [0x200])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:181 709 {*thumb2_movsi_insn}
     (nil))

(insn 141 140 142 21 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:181 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 142 141 144 21 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:181 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 21 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 139
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 5 uid 142
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u172(7){ }u173(13){ }u174(25){ }u175(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 145
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 145
;; live  kill	
;; rd  in  	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(1)
11
;; rd  kill	(1)
11

;; Pred edge  20 [95.6%] 
(code_label 144 142 145 22 11 "" [1 uses])

(note 145 144 147 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 147 145 148 22 (set (reg:SI 145)
        (const_int 1073883136 [0x40022800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:185 709 {*thumb2_movsi_insn}
     (nil))

(insn 148 147 149 22 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (reg:SI 145))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:185 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ GPIOx ])
            (const_int 1073883136 [0x40022800]))
        (expr_list:REG_DEAD (reg:SI 145)
            (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIOx ])
                (nil)))))

(jump_insn 149 148 150 22 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:185 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
            (nil)))
 -> 160)
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 148
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 145 { d11(bb 22 insn 147) }
;;   eq_note reg 134 { d0(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 149
;;      reg 24 { }


;; Succ edge  23 [10.1%]  (fallthru)
;; Succ edge  24 [89.9%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u179(7){ }u180(13){ }u181(25){ }u182(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  22 [10.1%]  (fallthru)
(note 150 149 151 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 151 150 152 23 (set (reg:SI 0 r0)
        (const_int 1024 [0x400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:187 709 {*thumb2_movsi_insn}
     (nil))

(insn 152 151 153 23 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:187 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 153 152 154 23 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:187 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 154 153 155 23 (set (reg:SI 0 r0)
        (const_int 1024 [0x400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:188 709 {*thumb2_movsi_insn}
     (nil))

(insn 155 154 156 23 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:188 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 156 155 160 23 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:188 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 23 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 153
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 5 uid 156
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u189(7){ }u190(13){ }u191(25){ }u192(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  22 [89.9%] 
(code_label 160 156 161 24 1 "" [1 uses])

(note 161 160 0 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 24 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_Init (GPIO_Init)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 29 count 26 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 29 count 22 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 29 count 41 (    2)
Web oldreg=161 newreg=214
Updating insn 73 (161->214)
deferring rescan insn with uid = 73.
Web oldreg=182 newreg=215
Updating insn 74 (182->215)
deferring rescan insn with uid = 74.
Updating insn 76 (161->214)
deferring rescan insn with uid = 76.
Web oldreg=196 newreg=216
Updating insn 87 (196->216)
deferring rescan insn with uid = 87.
Updating insn 88 (161->214)
deferring rescan insn with uid = 88.
Updating insn 88 (161->214)
deferring rescan insn with uid = 88.
Web oldreg=143 newreg=217
Updating insn 88 (143->217)
deferring rescan insn with uid = 88.
Updating insn 89 (143->217)
deferring rescan insn with uid = 89.
Web oldreg=144 newreg=218
Updating insn 89 (144->218)
deferring rescan insn with uid = 89.
Updating insn 90 (143->217)
deferring rescan insn with uid = 90.
Updating insn 90 (144->218)
deferring rescan insn with uid = 90.
Web oldreg=145 newreg=219
Updating insn 94 (145->219)
deferring rescan insn with uid = 94.
Web oldreg=198 newreg=220
Updating insn 95 (198->220)
deferring rescan insn with uid = 95.
Updating insn 96 (182->215)
deferring rescan insn with uid = 96.
Updating insn 96 (182->215)
deferring rescan insn with uid = 96.
Web oldreg=197 newreg=221
Updating insn 96 (197->221)
deferring rescan insn with uid = 96.
Updating insn 97 (197->221)
deferring rescan insn with uid = 97.
Web oldreg=148 newreg=222
Updating insn 97 (148->222)
deferring rescan insn with uid = 97.
Updating insn 98 (145->219)
deferring rescan insn with uid = 98.
Updating insn 98 (148->222)
deferring rescan insn with uid = 98.
Web oldreg=149 newreg=223
Updating insn 98 (149->223)
deferring rescan insn with uid = 98.
Updating insn 99 (149->223)
deferring rescan insn with uid = 99.
Web oldreg=150 newreg=224
Updating insn 100 (150->224)
deferring rescan insn with uid = 100.
Web oldreg=151 newreg=225
Updating insn 101 (151->225)
deferring rescan insn with uid = 101.
Updating insn 102 (151->225)
deferring rescan insn with uid = 102.
Updating insn 102 (182->215)
deferring rescan insn with uid = 102.
Web oldreg=199 newreg=226
Updating insn 102 (199->226)
deferring rescan insn with uid = 102.
Updating insn 103 (150->224)
deferring rescan insn with uid = 103.
Updating insn 103 (199->226)
deferring rescan insn with uid = 103.
Web oldreg=156 newreg=227
Updating insn 103 (156->227)
deferring rescan insn with uid = 103.
Updating insn 104 (156->227)
deferring rescan insn with uid = 104.
Updating insn 105 (151->225)
deferring rescan insn with uid = 105.
Web oldreg=200 newreg=228
Updating insn 105 (200->228)
deferring rescan insn with uid = 105.
Updating insn 106 (200->228)
deferring rescan insn with uid = 106.
Web oldreg=201 newreg=229
Updating insn 106 (201->229)
deferring rescan insn with uid = 106.
Updating insn 107 (201->229)
deferring rescan insn with uid = 107.
Web oldreg=181 newreg=230
Updating insn 111 (181->230)
deferring rescan insn with uid = 111.
Updating insn 112 (148->222)
deferring rescan insn with uid = 112.
Updating insn 112 (181->230)
deferring rescan insn with uid = 112.
Web oldreg=183 newreg=231
Updating insn 112 (183->231)
deferring rescan insn with uid = 112.
Updating insn 113 (183->231)
deferring rescan insn with uid = 113.
Web oldreg=184 newreg=232
Updating insn 114 (184->232)
deferring rescan insn with uid = 114.
Web oldreg=208 newreg=233
Updating insn 115 (208->233)
deferring rescan insn with uid = 115.
Updating insn 116 (182->215)
deferring rescan insn with uid = 116.
Updating insn 116 (208->233)
deferring rescan insn with uid = 116.
Web oldreg=209 newreg=234
Updating insn 116 (209->234)
deferring rescan insn with uid = 116.
Updating insn 117 (184->232)
deferring rescan insn with uid = 117.
Updating insn 117 (209->234)
deferring rescan insn with uid = 117.
Web oldreg=189 newreg=235
Updating insn 117 (189->235)
deferring rescan insn with uid = 117.
Updating insn 118 (189->235)
deferring rescan insn with uid = 118.
Web oldreg=159 newreg=236
Updating insn 121 (159->236)
deferring rescan insn with uid = 121.
Updating insn 122 (148->222)
deferring rescan insn with uid = 122.
Updating insn 122 (159->236)
deferring rescan insn with uid = 122.
Web oldreg=162 newreg=237
Updating insn 122 (162->237)
deferring rescan insn with uid = 122.
Updating insn 123 (162->237)
deferring rescan insn with uid = 123.
Web oldreg=163 newreg=238
Updating insn 124 (163->238)
deferring rescan insn with uid = 124.
Web oldreg=202 newreg=239
Updating insn 125 (202->239)
deferring rescan insn with uid = 125.
Updating insn 126 (182->215)
deferring rescan insn with uid = 126.
Updating insn 126 (202->239)
deferring rescan insn with uid = 126.
Web oldreg=203 newreg=240
Updating insn 126 (203->240)
deferring rescan insn with uid = 126.
Updating insn 127 (163->238)
deferring rescan insn with uid = 127.
Updating insn 127 (203->240)
deferring rescan insn with uid = 127.
Web oldreg=168 newreg=241
Updating insn 127 (168->241)
deferring rescan insn with uid = 127.
Updating insn 128 (168->241)
deferring rescan insn with uid = 128.
Web oldreg=169 newreg=242
Updating insn 129 (169->242)
deferring rescan insn with uid = 129.
Updating insn 130 (144->218)
deferring rescan insn with uid = 130.
Web oldreg=204 newreg=243
Updating insn 130 (204->243)
deferring rescan insn with uid = 130.
Updating insn 131 (169->242)
deferring rescan insn with uid = 131.
Updating insn 131 (204->243)
deferring rescan insn with uid = 131.
Web oldreg=171 newreg=244
Updating insn 131 (171->244)
deferring rescan insn with uid = 131.
Updating insn 132 (171->244)
deferring rescan insn with uid = 132.
Web oldreg=172 newreg=245
Updating insn 133 (172->245)
deferring rescan insn with uid = 133.
Web oldreg=205 newreg=246
Updating insn 134 (205->246)
deferring rescan insn with uid = 134.
Updating insn 135 (161->214)
deferring rescan insn with uid = 135.
Updating insn 135 (205->246)
deferring rescan insn with uid = 135.
Web oldreg=206 newreg=247
Updating insn 135 (206->247)
deferring rescan insn with uid = 135.
Updating insn 136 (206->247)
deferring rescan insn with uid = 136.
Web oldreg=207 newreg=248
Updating insn 136 (207->248)
deferring rescan insn with uid = 136.
Updating insn 137 (172->245)
deferring rescan insn with uid = 137.
Updating insn 137 (207->248)
deferring rescan insn with uid = 137.
Web oldreg=180 newreg=249
Updating insn 137 (180->249)
deferring rescan insn with uid = 137.
Updating insn 138 (180->249)
deferring rescan insn with uid = 138.
Web oldreg=161 newreg=250
Updating insn 141 (161->250)
deferring rescan insn with uid = 141.
Web oldreg=182 newreg=251
Updating insn 142 (182->251)
deferring rescan insn with uid = 142.
Updating insn 143 (161->250)
deferring rescan insn with uid = 143.
Web oldreg=196 newreg=252
Updating insn 152 (196->252)
deferring rescan insn with uid = 152.
Updating insn 153 (161->250)
deferring rescan insn with uid = 153.
Updating insn 153 (161->250)
deferring rescan insn with uid = 153.
Web oldreg=143 newreg=253
Updating insn 153 (143->253)
deferring rescan insn with uid = 153.
Updating insn 154 (143->253)
deferring rescan insn with uid = 154.
Web oldreg=144 newreg=254
Updating insn 154 (144->254)
deferring rescan insn with uid = 154.
Updating insn 155 (143->253)
deferring rescan insn with uid = 155.
Updating insn 155 (144->254)
deferring rescan insn with uid = 155.
Web oldreg=145 newreg=255
Updating insn 159 (145->255)
deferring rescan insn with uid = 159.
Web oldreg=198 newreg=256
Updating insn 160 (198->256)
deferring rescan insn with uid = 160.
Updating insn 161 (182->251)
deferring rescan insn with uid = 161.
Updating insn 161 (182->251)
deferring rescan insn with uid = 161.
Web oldreg=197 newreg=257
Updating insn 161 (197->257)
deferring rescan insn with uid = 161.
Updating insn 162 (197->257)
deferring rescan insn with uid = 162.
Web oldreg=148 newreg=258
Updating insn 162 (148->258)
deferring rescan insn with uid = 162.
Updating insn 163 (145->255)
deferring rescan insn with uid = 163.
Updating insn 163 (148->258)
deferring rescan insn with uid = 163.
Web oldreg=149 newreg=259
Updating insn 163 (149->259)
deferring rescan insn with uid = 163.
Updating insn 164 (149->259)
deferring rescan insn with uid = 164.
Web oldreg=150 newreg=260
Updating insn 165 (150->260)
deferring rescan insn with uid = 165.
Web oldreg=151 newreg=261
Updating insn 166 (151->261)
deferring rescan insn with uid = 166.
Updating insn 167 (151->261)
deferring rescan insn with uid = 167.
Updating insn 167 (182->251)
deferring rescan insn with uid = 167.
Web oldreg=199 newreg=262
Updating insn 167 (199->262)
deferring rescan insn with uid = 167.
Updating insn 168 (150->260)
deferring rescan insn with uid = 168.
Updating insn 168 (199->262)
deferring rescan insn with uid = 168.
Web oldreg=156 newreg=263
Updating insn 168 (156->263)
deferring rescan insn with uid = 168.
Updating insn 169 (156->263)
deferring rescan insn with uid = 169.
Updating insn 170 (151->261)
deferring rescan insn with uid = 170.
Web oldreg=200 newreg=264
Updating insn 170 (200->264)
deferring rescan insn with uid = 170.
Updating insn 171 (200->264)
deferring rescan insn with uid = 171.
Web oldreg=201 newreg=265
Updating insn 171 (201->265)
deferring rescan insn with uid = 171.
Updating insn 172 (201->265)
deferring rescan insn with uid = 172.
Web oldreg=181 newreg=266
Updating insn 176 (181->266)
deferring rescan insn with uid = 176.
Updating insn 177 (148->258)
deferring rescan insn with uid = 177.
Updating insn 177 (181->266)
deferring rescan insn with uid = 177.
Web oldreg=183 newreg=267
Updating insn 177 (183->267)
deferring rescan insn with uid = 177.
Updating insn 178 (183->267)
deferring rescan insn with uid = 178.
Web oldreg=184 newreg=268
Updating insn 179 (184->268)
deferring rescan insn with uid = 179.
Web oldreg=208 newreg=269
Updating insn 180 (208->269)
deferring rescan insn with uid = 180.
Updating insn 181 (182->251)
deferring rescan insn with uid = 181.
Updating insn 181 (208->269)
deferring rescan insn with uid = 181.
Web oldreg=209 newreg=270
Updating insn 181 (209->270)
deferring rescan insn with uid = 181.
Updating insn 182 (184->268)
deferring rescan insn with uid = 182.
Updating insn 182 (209->270)
deferring rescan insn with uid = 182.
Web oldreg=189 newreg=271
Updating insn 182 (189->271)
deferring rescan insn with uid = 182.
Updating insn 183 (189->271)
deferring rescan insn with uid = 183.
Web oldreg=159 newreg=272
Updating insn 186 (159->272)
deferring rescan insn with uid = 186.
Updating insn 187 (148->258)
deferring rescan insn with uid = 187.
Updating insn 187 (159->272)
deferring rescan insn with uid = 187.
Web oldreg=162 newreg=273
Updating insn 187 (162->273)
deferring rescan insn with uid = 187.
Updating insn 188 (162->273)
deferring rescan insn with uid = 188.
Web oldreg=163 newreg=274
Updating insn 189 (163->274)
deferring rescan insn with uid = 189.
Web oldreg=202 newreg=275
Updating insn 190 (202->275)
deferring rescan insn with uid = 190.
Updating insn 191 (182->251)
deferring rescan insn with uid = 191.
Updating insn 191 (202->275)
deferring rescan insn with uid = 191.
Web oldreg=203 newreg=276
Updating insn 191 (203->276)
deferring rescan insn with uid = 191.
Updating insn 192 (163->274)
deferring rescan insn with uid = 192.
Updating insn 192 (203->276)
deferring rescan insn with uid = 192.
Web oldreg=168 newreg=277
Updating insn 192 (168->277)
deferring rescan insn with uid = 192.
Updating insn 193 (168->277)
deferring rescan insn with uid = 193.
Web oldreg=169 newreg=278
Updating insn 194 (169->278)
deferring rescan insn with uid = 194.
Updating insn 195 (144->254)
deferring rescan insn with uid = 195.
Web oldreg=204 newreg=279
Updating insn 195 (204->279)
deferring rescan insn with uid = 195.
Updating insn 196 (169->278)
deferring rescan insn with uid = 196.
Updating insn 196 (204->279)
deferring rescan insn with uid = 196.
Web oldreg=171 newreg=280
Updating insn 196 (171->280)
deferring rescan insn with uid = 196.
Updating insn 197 (171->280)
deferring rescan insn with uid = 197.
Web oldreg=172 newreg=281
Updating insn 198 (172->281)
deferring rescan insn with uid = 198.
Web oldreg=205 newreg=282
Updating insn 199 (205->282)
deferring rescan insn with uid = 199.
Updating insn 200 (161->250)
deferring rescan insn with uid = 200.
Updating insn 200 (205->282)
deferring rescan insn with uid = 200.
Web oldreg=206 newreg=283
Updating insn 200 (206->283)
deferring rescan insn with uid = 200.
Updating insn 201 (206->283)
deferring rescan insn with uid = 201.
Web oldreg=207 newreg=284
Updating insn 201 (207->284)
deferring rescan insn with uid = 201.
Updating insn 202 (172->281)
deferring rescan insn with uid = 202.
Updating insn 202 (207->284)
deferring rescan insn with uid = 202.
Web oldreg=180 newreg=285
Updating insn 202 (180->285)
deferring rescan insn with uid = 202.
Updating insn 203 (180->285)
deferring rescan insn with uid = 203.
Web oldreg=161 newreg=286
Updating insn 206 (161->286)
deferring rescan insn with uid = 206.
Web oldreg=182 newreg=287
Updating insn 207 (182->287)
deferring rescan insn with uid = 207.
Updating insn 208 (161->286)
deferring rescan insn with uid = 208.
Web oldreg=196 newreg=288
Updating insn 217 (196->288)
deferring rescan insn with uid = 217.
Updating insn 218 (161->286)
deferring rescan insn with uid = 218.
Updating insn 218 (161->286)
deferring rescan insn with uid = 218.
Web oldreg=143 newreg=289
Updating insn 218 (143->289)
deferring rescan insn with uid = 218.
Updating insn 219 (143->289)
deferring rescan insn with uid = 219.
Web oldreg=144 newreg=290
Updating insn 219 (144->290)
deferring rescan insn with uid = 219.
Updating insn 220 (143->289)
deferring rescan insn with uid = 220.
Updating insn 220 (144->290)
deferring rescan insn with uid = 220.
Web oldreg=145 newreg=291
Updating insn 224 (145->291)
deferring rescan insn with uid = 224.
Web oldreg=198 newreg=292
Updating insn 225 (198->292)
deferring rescan insn with uid = 225.
Updating insn 226 (182->287)
deferring rescan insn with uid = 226.
Updating insn 226 (182->287)
deferring rescan insn with uid = 226.
Web oldreg=197 newreg=293
Updating insn 226 (197->293)
deferring rescan insn with uid = 226.
Updating insn 227 (197->293)
deferring rescan insn with uid = 227.
Web oldreg=148 newreg=294
Updating insn 227 (148->294)
deferring rescan insn with uid = 227.
Updating insn 228 (145->291)
deferring rescan insn with uid = 228.
Updating insn 228 (148->294)
deferring rescan insn with uid = 228.
Web oldreg=149 newreg=295
Updating insn 228 (149->295)
deferring rescan insn with uid = 228.
Updating insn 229 (149->295)
deferring rescan insn with uid = 229.
Web oldreg=150 newreg=296
Updating insn 230 (150->296)
deferring rescan insn with uid = 230.
Web oldreg=151 newreg=297
Updating insn 231 (151->297)
deferring rescan insn with uid = 231.
Updating insn 232 (151->297)
deferring rescan insn with uid = 232.
Updating insn 232 (182->287)
deferring rescan insn with uid = 232.
Web oldreg=199 newreg=298
Updating insn 232 (199->298)
deferring rescan insn with uid = 232.
Updating insn 233 (150->296)
deferring rescan insn with uid = 233.
Updating insn 233 (199->298)
deferring rescan insn with uid = 233.
Web oldreg=156 newreg=299
Updating insn 233 (156->299)
deferring rescan insn with uid = 233.
Updating insn 234 (156->299)
deferring rescan insn with uid = 234.
Updating insn 235 (151->297)
deferring rescan insn with uid = 235.
Web oldreg=200 newreg=300
Updating insn 235 (200->300)
deferring rescan insn with uid = 235.
Updating insn 236 (200->300)
deferring rescan insn with uid = 236.
Web oldreg=201 newreg=301
Updating insn 236 (201->301)
deferring rescan insn with uid = 236.
Updating insn 237 (201->301)
deferring rescan insn with uid = 237.
Web oldreg=181 newreg=302
Updating insn 241 (181->302)
deferring rescan insn with uid = 241.
Updating insn 242 (148->294)
deferring rescan insn with uid = 242.
Updating insn 242 (181->302)
deferring rescan insn with uid = 242.
Web oldreg=183 newreg=303
Updating insn 242 (183->303)
deferring rescan insn with uid = 242.
Updating insn 243 (183->303)
deferring rescan insn with uid = 243.
Web oldreg=184 newreg=304
Updating insn 244 (184->304)
deferring rescan insn with uid = 244.
Web oldreg=208 newreg=305
Updating insn 245 (208->305)
deferring rescan insn with uid = 245.
Updating insn 246 (182->287)
deferring rescan insn with uid = 246.
Updating insn 246 (208->305)
deferring rescan insn with uid = 246.
Web oldreg=209 newreg=306
Updating insn 246 (209->306)
deferring rescan insn with uid = 246.
Updating insn 247 (184->304)
deferring rescan insn with uid = 247.
Updating insn 247 (209->306)
deferring rescan insn with uid = 247.
Web oldreg=189 newreg=307
Updating insn 247 (189->307)
deferring rescan insn with uid = 247.
Updating insn 248 (189->307)
deferring rescan insn with uid = 248.
Web oldreg=159 newreg=308
Updating insn 251 (159->308)
deferring rescan insn with uid = 251.
Updating insn 252 (148->294)
deferring rescan insn with uid = 252.
Updating insn 252 (159->308)
deferring rescan insn with uid = 252.
Web oldreg=162 newreg=309
Updating insn 252 (162->309)
deferring rescan insn with uid = 252.
Updating insn 253 (162->309)
deferring rescan insn with uid = 253.
Web oldreg=163 newreg=310
Updating insn 254 (163->310)
deferring rescan insn with uid = 254.
Web oldreg=202 newreg=311
Updating insn 255 (202->311)
deferring rescan insn with uid = 255.
Updating insn 256 (182->287)
deferring rescan insn with uid = 256.
Updating insn 256 (202->311)
deferring rescan insn with uid = 256.
Web oldreg=203 newreg=312
Updating insn 256 (203->312)
deferring rescan insn with uid = 256.
Updating insn 257 (163->310)
deferring rescan insn with uid = 257.
Updating insn 257 (203->312)
deferring rescan insn with uid = 257.
Web oldreg=168 newreg=313
Updating insn 257 (168->313)
deferring rescan insn with uid = 257.
Updating insn 258 (168->313)
deferring rescan insn with uid = 258.
Web oldreg=169 newreg=314
Updating insn 259 (169->314)
deferring rescan insn with uid = 259.
Updating insn 260 (144->290)
deferring rescan insn with uid = 260.
Web oldreg=204 newreg=315
Updating insn 260 (204->315)
deferring rescan insn with uid = 260.
Updating insn 261 (169->314)
deferring rescan insn with uid = 261.
Updating insn 261 (204->315)
deferring rescan insn with uid = 261.
Web oldreg=171 newreg=316
Updating insn 261 (171->316)
deferring rescan insn with uid = 261.
Updating insn 262 (171->316)
deferring rescan insn with uid = 262.
Web oldreg=172 newreg=317
Updating insn 263 (172->317)
deferring rescan insn with uid = 263.
Web oldreg=205 newreg=318
Updating insn 264 (205->318)
deferring rescan insn with uid = 264.
Updating insn 265 (161->286)
deferring rescan insn with uid = 265.
Updating insn 265 (205->318)
deferring rescan insn with uid = 265.
Web oldreg=206 newreg=319
Updating insn 265 (206->319)
deferring rescan insn with uid = 265.
Updating insn 266 (206->319)
deferring rescan insn with uid = 266.
Web oldreg=207 newreg=320
Updating insn 266 (207->320)
deferring rescan insn with uid = 266.
Updating insn 267 (172->317)
deferring rescan insn with uid = 267.
Updating insn 267 (207->320)
deferring rescan insn with uid = 267.
Web oldreg=180 newreg=321
Updating insn 267 (180->321)
deferring rescan insn with uid = 267.
Updating insn 268 (180->321)
deferring rescan insn with uid = 268.


GPIO_Init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,20u} r13={1d,20u} r14={1d,1u} r24={12d,9u} r25={1d,20u} r26={1d,19u} r143={4d,8u} r144={4d,8u} r145={4d,4u} r148={4d,12u} r149={4d,4u} r150={4d,4u} r151={4d,8u} r156={4d,4u} r159={4d,4u} r161={5d,13u,4e} r162={4d,4u} r163={4d,4u} r168={4d,4u} r169={4d,4u} r171={4d,4u} r172={4d,4u} r180={4d,4u} r181={4d,4u} r182={5d,18u,4e} r183={4d,4u} r184={4d,4u} r187={1d,4u} r189={4d,4u} r194={1d,64u} r195={1d,17u} r196={4d} r197={4d,4u} r198={4d} r199={4d,4u} r200={4d,4u} r201={4d,4u} r202={4d,4u} r203={4d,4u} r204={4d,4u} r205={4d,4u} r206={4d,4u} r207={4d,4u} r208={4d,4u} r209={4d,4u} r210={1d,8u} r211={1d,8u} r212={1d,4u} r213={1d,4u} 
;;    total ref usage 561{174d,379u,8e} in 206{206 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
143[0,4] 144[4,4] 145[8,4] 148[12,4] 149[16,4] 150[20,4] 151[24,4] 156[28,4] 159[32,4] 161[36,5] 162[41,4] 163[45,4] 168[49,4] 169[53,4] 171[57,4] 172[61,4] 180[65,4] 181[69,4] 182[73,5] 183[78,4] 184[82,4] 187[86,1] 189[87,4] 194[91,1] 195[92,1] 196[93,4] 197[97,4] 198[101,4] 199[105,4] 200[109,4] 201[113,4] 202[117,4] 203[121,4] 204[125,4] 205[129,4] 206[133,4] 207[137,4] 208[141,4] 209[145,4] 210[149,1] 211[150,1] 212[151,1] 213[152,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 161 182 187 194 195 210 211
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 161 182 187 194 195 210 211
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(7)
40, 77, 86, 91, 92, 149, 150
;; rd  kill	(15)
36, 37, 38, 39, 40, 73, 74, 75, 76, 77, 86, 91, 92, 149, 150

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 15 0 10 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 10 15 11 2 (set (reg/v/f:SI 194 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:203 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 11 10 12 2 (set (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (reg:SI 1 r1 [ GPIO_InitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:203 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_InitStruct ])
        (nil)))

(note 12 11 17 2 NOTE_INSN_FUNCTION_BEG)

(insn 17 12 13 2 (set (reg:SI 187 [ pretmp.14 ])
        (mem/s:SI (reg/v/f:SI 195 [ GPIO_InitStruct ]) [3 GPIO_InitStruct_8(D)->GPIO_Pin+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 709 {*thumb2_movsi_insn}
     (nil))

(insn 13 17 14 2 (set (reg:SI 182 [ ivtmp.36 ])
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:203 709 {*thumb2_movsi_insn}
     (nil))

(insn 14 13 20 2 (set (reg/v:SI 161 [ pinpos ])
        (reg:SI 182 [ ivtmp.36 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 20 14 28 2 (set (reg:SI 210)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 709 {*thumb2_movsi_insn}
     (nil))

(insn 28 20 75 2 (set (reg:SI 211)
        (const_int 3 [0x3])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; rd  out 	(7)
40, 77, 86, 91, 92, 149, 150
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 10
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 11
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 17
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 4 uid 14
;;      reg 182 { d77(bb 2 insn 13) }


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 27) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 161 187 210
;; lr  def 	 24 [cc] 143 144 196
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  gen 	 24 [cc] 143 144 196
;; live  kill	
;; rd  in  	(138)
0, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(3)
3, 7, 96
;; rd  kill	(12)
0, 1, 2, 3, 4, 5, 6, 7, 93, 94, 95, 96

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  27 [93.8%]  (dfs_back)
(code_label 75 28 18 3 28 "" [1 uses])

(note 18 75 83 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 83 18 21 3 (set (reg:SI 196)
        (reg:SI 210)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 709 {*thumb2_movsi_insn}
     (expr_list:REG_UNUSED (reg:SI 196)
        (nil)))

(insn 21 83 22 3 (set (reg/v:SI 143 [ pos ])
        (ashift:SI (reg:SI 210)
            (reg/v:SI 161 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 210)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 161 [ pinpos ]))
            (nil))))

(insn 22 21 23 3 (set (reg/v:SI 144 [ currentpin ])
        (and:SI (reg/v:SI 143 [ pos ])
            (reg:SI 187 [ pretmp.14 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ pretmp.14 ])
        (nil)))

(insn 23 22 24 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ currentpin ])
            (reg/v:SI 143 [ pos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 143 [ pos ])
        (nil)))

(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 71)
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; rd  out 	(138)
3, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 83
;;      reg 210 { d149(bb 2 insn 20) }
;;   UD chains for insn luid 1 uid 21
;;      reg 161 { d40(bb 2 insn 14) d36(bb 27 insn 271) }
;;      reg 210 { d149(bb 2 insn 20) }
;;   eq_note reg 161 { d40(bb 2 insn 14) d36(bb 27 insn 271) }
;;   UD chains for insn luid 2 uid 22
;;      reg 143 { d3(bb 3 insn 21) }
;;      reg 187 { d86(bb 2 insn 17) }
;;   UD chains for insn luid 3 uid 23
;;      reg 143 { d3(bb 3 insn 21) }
;;      reg 144 { d7(bb 3 insn 22) }
;;   UD chains for insn luid 4 uid 24
;;      reg 24 { }


;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 182 194 195 211
;; lr  def 	 24 [cc] 145 148 149 150 151 156 197 198 199 200 201
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211
;; live  gen 	 24 [cc] 145 148 149 150 151 156 197 198 199 200 201
;; live  kill	
;; rd  in  	(138)
3, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(11)
11, 15, 19, 23, 27, 31, 100, 104, 108, 112, 116
;; rd  kill	(44)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116

;; Pred edge  3 [28.0%]  (fallthru)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 84 4 (set (reg:SI 145 [ D.7695 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 84 26 29 4 (set (reg:SI 198)
        (reg:SI 211)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_UNUSED (reg:SI 198)
        (nil)))

(insn 29 84 30 4 (set (reg:SI 197)
        (ashift:SI (reg:SI 211)
            (reg:SI 182 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 182 [ ivtmp.36 ]))
            (nil))))

(insn 30 29 31 4 (set (reg:SI 148 [ D.7699 ])
        (not:SI (reg:SI 197))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 31 30 32 4 (set (reg:SI 149 [ D.7700 ])
        (and:SI (reg:SI 148 [ D.7699 ])
            (reg:SI 145 [ D.7695 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ D.7695 ])
        (nil)))

(insn 32 31 33 4 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 149 [ D.7700 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ D.7700 ])
        (nil)))

(insn 33 32 34 4 (set (reg:SI 150 [ D.7701 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 34 33 35 4 (set (reg:SI 151 [ D.7702 ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 35 34 36 4 (set (reg:SI 199)
        (ashift:SI (reg:SI 151 [ D.7702 ])
            (reg:SI 182 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 36 35 37 4 (set (reg:SI 156 [ D.7705 ])
        (ior:SI (reg:SI 199)
            (reg:SI 150 [ D.7701 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_DEAD (reg:SI 150 [ D.7701 ])
            (nil))))

(insn 37 36 38 4 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 156 [ D.7705 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
        (expr_list:REG_DEAD (reg:SI 156 [ D.7705 ])
            (nil))))

(insn 38 37 39 4 (set (reg:SI 200)
        (plus:SI (reg:SI 151 [ D.7702 ])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 151 [ D.7702 ])
        (nil)))

(insn 39 38 40 4 (set (reg:SI 201)
        (zero_extend:SI (subreg:QI (reg:SI 200) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(insn 40 39 41 4 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 41 40 42 4 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 61)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; rd  out 	(105)
3, 7, 11, 15, 19, 23, 27, 31, 32, 33, 34, 35, 36, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 96, 100, 104, 108, 112, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 26
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 84
;;      reg 211 { d150(bb 2 insn 28) }
;;   UD chains for insn luid 2 uid 29
;;      reg 182 { d77(bb 2 insn 13) d73(bb 27 insn 272) }
;;      reg 211 { d150(bb 2 insn 28) }
;;   eq_note reg 182 { d77(bb 2 insn 13) d73(bb 27 insn 272) }
;;   UD chains for insn luid 3 uid 30
;;      reg 197 { d100(bb 4 insn 29) }
;;   UD chains for insn luid 4 uid 31
;;      reg 145 { d11(bb 4 insn 26) }
;;      reg 148 { d15(bb 4 insn 30) }
;;   UD chains for insn luid 5 uid 32
;;      reg 149 { d19(bb 4 insn 31) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 6 uid 33
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 34
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 35
;;      reg 151 { d27(bb 4 insn 34) }
;;      reg 182 { d77(bb 2 insn 13) d73(bb 27 insn 272) }
;;   UD chains for insn luid 9 uid 36
;;      reg 150 { d23(bb 4 insn 33) }
;;      reg 199 { d108(bb 4 insn 35) }
;;   UD chains for insn luid 10 uid 37
;;      reg 156 { d31(bb 4 insn 36) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 11 uid 38
;;      reg 151 { d27(bb 4 insn 34) }
;;   UD chains for insn luid 12 uid 39
;;      reg 200 { d112(bb 4 insn 38) }
;;   UD chains for insn luid 13 uid 40
;;      reg 201 { d116(bb 4 insn 39) }
;;   UD chains for insn luid 14 uid 41
;;      reg 24 { }


;; Succ edge  5 [27.0%]  (fallthru)
;; Succ edge  6 [73.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 144 148 161 182 194 195
;; lr  def 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211
;; live  gen 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  kill	
;; rd  in  	(105)
3, 7, 11, 15, 19, 23, 27, 31, 32, 33, 34, 35, 36, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 96, 100, 104, 108, 112, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(14)
35, 44, 48, 52, 56, 60, 64, 68, 120, 124, 128, 132, 136, 140
;; rd  kill	(56)
32, 33, 34, 35, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140

;; Pred edge  4 [27.0%]  (fallthru)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 5 (set (reg:SI 159 [ D.7709 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 44 43 45 5 (set (reg:SI 162 [ D.7710 ])
        (and:SI (reg:SI 148 [ D.7699 ])
            (reg:SI 159 [ D.7709 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ D.7709 ])
        (nil)))

(insn 45 44 46 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 162 [ D.7710 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ D.7710 ])
        (nil)))

(insn 46 45 47 5 (set (reg:SI 163 [ D.7711 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 47 46 48 5 (set (reg:SI 202 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 48 47 49 5 (set (reg:SI 203)
        (ashift:SI (reg:SI 202 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
            (reg:SI 182 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 202 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (nil)))

(insn 49 48 50 5 (set (reg:SI 168 [ D.7715 ])
        (ior:SI (reg:SI 203)
            (reg:SI 163 [ D.7711 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_DEAD (reg:SI 163 [ D.7711 ])
            (nil))))

(insn 50 49 51 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 168 [ D.7715 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ D.7715 ])
        (nil)))

(insn 51 50 52 5 (set (reg:SI 169 [ D.7716 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 52 51 53 5 (set (reg:SI 204)
        (not:SI (reg/v:SI 144 [ currentpin ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 144 [ currentpin ])
        (nil)))

(insn 53 52 54 5 (set (reg:SI 171 [ D.7721 ])
        (and:SI (reg:SI 204)
            (reg:SI 169 [ D.7716 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_DEAD (reg:SI 169 [ D.7716 ])
            (nil))))

(insn 54 53 55 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 171 [ D.7721 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ D.7721 ])
        (nil)))

(insn 55 54 56 5 (set (reg:SI 172 [ D.7722 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 56 55 57 5 (set (reg:SI 205 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 57 56 58 5 (set (reg:SI 206)
        (ashift:SI (reg:SI 205 [ GPIO_InitStruct_8(D)->GPIO_OType ])
            (reg/v:SI 161 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 205 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (nil)))

(insn 58 57 59 5 (set (reg:SI 207)
        (zero_extend:SI (subreg:HI (reg:SI 206) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 59 58 60 5 (set (reg:SI 180 [ D.7728 ])
        (ior:SI (reg:SI 207)
            (reg:SI 172 [ D.7722 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207)
        (expr_list:REG_DEAD (reg:SI 172 [ D.7722 ])
            (nil))))

(insn 60 59 61 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 180 [ D.7728 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
        (expr_list:REG_DEAD (reg:SI 180 [ D.7728 ])
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; rd  out 	(63)
3, 7, 11, 15, 19, 23, 27, 31, 35, 36, 40, 44, 48, 52, 56, 60, 64, 68, 69, 70, 71, 72, 73, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 96, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 43
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 44
;;      reg 148 { d15(bb 4 insn 30) }
;;      reg 159 { d35(bb 5 insn 43) }
;;   UD chains for insn luid 2 uid 45
;;      reg 162 { d44(bb 5 insn 44) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 3 uid 46
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 47
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 48
;;      reg 182 { d77(bb 2 insn 13) d73(bb 27 insn 272) }
;;      reg 202 { d120(bb 5 insn 47) }
;;   UD chains for insn luid 6 uid 49
;;      reg 163 { d48(bb 5 insn 46) }
;;      reg 203 { d124(bb 5 insn 48) }
;;   UD chains for insn luid 7 uid 50
;;      reg 168 { d52(bb 5 insn 49) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 8 uid 51
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 9 uid 52
;;      reg 144 { d7(bb 3 insn 22) }
;;   UD chains for insn luid 10 uid 53
;;      reg 169 { d56(bb 5 insn 51) }
;;      reg 204 { d128(bb 5 insn 52) }
;;   UD chains for insn luid 11 uid 54
;;      reg 171 { d60(bb 5 insn 53) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 12 uid 55
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 13 uid 56
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 14 uid 57
;;      reg 161 { d40(bb 2 insn 14) d36(bb 27 insn 271) }
;;      reg 205 { d132(bb 5 insn 56) }
;;   UD chains for insn luid 15 uid 58
;;      reg 206 { d136(bb 5 insn 57) }
;;   UD chains for insn luid 16 uid 59
;;      reg 172 { d64(bb 5 insn 55) }
;;      reg 207 { d140(bb 5 insn 58) }
;;   UD chains for insn luid 17 uid 60
;;      reg 180 { d68(bb 5 insn 59) }
;;      reg 194 { d91(bb 2 insn 10) }


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u77(7){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 148 182 194 195
;; lr  def 	 181 183 184 189 208 209
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 161 182 187 194 195 210 211
;; live  gen 	 181 183 184 189 208 209
;; live  kill	
;; rd  in  	(105)
3, 7, 11, 15, 19, 23, 27, 31, 32, 33, 34, 35, 36, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 96, 100, 104, 108, 112, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(6)
72, 81, 85, 90, 144, 148
;; rd  kill	(24)
69, 70, 71, 72, 78, 79, 80, 81, 82, 83, 84, 85, 87, 88, 89, 90, 141, 142, 143, 144, 145, 146, 147, 148

;; Pred edge  4 [73.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 61 60 62 6 27 "" [1 uses])

(note 62 61 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 6 (set (reg:SI 181 [ D.7729 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 64 63 65 6 (set (reg:SI 183 [ D.7733 ])
        (and:SI (reg:SI 148 [ D.7699 ])
            (reg:SI 181 [ D.7729 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ D.7729 ])
        (expr_list:REG_DEAD (reg:SI 148 [ D.7699 ])
            (nil))))

(insn 65 64 66 6 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 183 [ D.7733 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ D.7733 ])
        (nil)))

(insn 66 65 67 6 (set (reg:SI 184 [ D.7734 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 67 66 68 6 (set (reg:SI 208 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 68 67 69 6 (set (reg:SI 209)
        (ashift:SI (reg:SI 208 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
            (reg:SI 182 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 208 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (nil)))

(insn 69 68 70 6 (set (reg:SI 189 [ D.7738 ])
        (ior:SI (reg:SI 209)
            (reg:SI 184 [ D.7734 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (expr_list:REG_DEAD (reg:SI 184 [ D.7734 ])
            (nil))))

(insn 70 69 71 6 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 189 [ D.7738 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
        (expr_list:REG_DEAD (reg:SI 189 [ D.7738 ])
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; rd  out 	(87)
3, 7, 11, 15, 19, 23, 27, 31, 32, 33, 34, 35, 36, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 72, 73, 77, 81, 85, 86, 90, 91, 92, 96, 100, 104, 108, 112, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 144, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 63
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 64
;;      reg 148 { d15(bb 4 insn 30) }
;;      reg 181 { d72(bb 6 insn 63) }
;;   UD chains for insn luid 2 uid 65
;;      reg 183 { d81(bb 6 insn 64) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 3 uid 66
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 67
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 68
;;      reg 182 { d77(bb 2 insn 13) d73(bb 27 insn 272) }
;;      reg 208 { d144(bb 6 insn 67) }
;;   UD chains for insn luid 6 uid 69
;;      reg 184 { d85(bb 6 insn 66) }
;;      reg 209 { d148(bb 6 insn 68) }
;;   UD chains for insn luid 7 uid 70
;;      reg 189 { d90(bb 6 insn 69) }
;;      reg 194 { d91(bb 2 insn 10) }


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u94(7){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 161 182 187 210
;; lr  def 	 24 [cc] 143 144 161 182 196 212 213
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  gen 	 24 [cc] 143 144 161 182 196 212 213
;; live  kill	
;; rd  in  	(138)
3, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(7)
2, 6, 39, 76, 95, 151, 152
;; rd  kill	(24)
0, 1, 2, 3, 4, 5, 6, 7, 36, 37, 38, 39, 40, 73, 74, 75, 76, 77, 93, 94, 95, 96, 151, 152

;; Pred edge  3 [72.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 71 70 72 7 26 "" [1 uses])

(note 72 71 281 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 281 72 73 7 (set (reg:SI 212)
        (plus:SI (reg/v:SI 161 [ pinpos ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 73 281 282 7 (set (reg/v:SI 214 [ pinpos ])
        (reg:SI 212)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 709 {*thumb2_movsi_insn}
     (nil))

(insn 282 73 74 7 (set (reg:SI 213)
        (plus:SI (reg:SI 182 [ ivtmp.36 ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 74 282 76 7 (set (reg:SI 215 [ ivtmp.36 ])
        (reg:SI 213)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 709 {*thumb2_movsi_insn}
     (nil))

(insn 76 74 87 7 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 214 [ pinpos ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 206 {*arm_cmpsi_insn}
     (nil))

(insn 87 76 88 7 (set (reg:SI 216)
        (reg:SI 210)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 709 {*thumb2_movsi_insn}
     (expr_list:REG_UNUSED (reg:SI 196)
        (nil)))

(insn 88 87 89 7 (set (reg/v:SI 217 [ pos ])
        (ashift:SI (reg:SI 210)
            (reg/v:SI 214 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 214 [ pinpos ]))
        (expr_list:REG_DEAD (reg:SI 210)
            (nil))))

(insn 89 88 90 7 (set (reg/v:SI 218 [ currentpin ])
        (and:SI (reg/v:SI 217 [ pos ])
            (reg:SI 187 [ pretmp.14 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ pretmp.14 ])
        (nil)))

(insn 90 89 91 7 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 218 [ currentpin ])
            (reg/v:SI 217 [ pos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 143 [ pos ])
        (nil)))

(jump_insn 91 90 85 7 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil)))
 -> 148)
;; End of basic block 7 -> ( 12 15)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; rd  out 	(136)
2, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 39, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 76, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 95, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 281
;;      reg 161 { d40(bb 2 insn 14) d36(bb 27 insn 271) }
;;   UD chains for insn luid 1 uid 73
;;      reg 212 { d151(bb 7 insn 281) }
;;   UD chains for insn luid 2 uid 282
;;      reg 182 { d77(bb 2 insn 13) d73(bb 27 insn 272) }
;;   UD chains for insn luid 3 uid 74
;;      reg 213 { d152(bb 7 insn 282) }
;;   UD chains for insn luid 4 uid 76
;;      reg 161 { d39(bb 7 insn 73) }
;;   UD chains for insn luid 5 uid 87
;;      reg 210 { d149(bb 2 insn 20) }
;;   UD chains for insn luid 6 uid 88
;;      reg 161 { d39(bb 7 insn 73) }
;;      reg 210 { d149(bb 2 insn 20) }
;;   eq_note reg 161 { d39(bb 7 insn 73) }
;;   UD chains for insn luid 7 uid 89
;;      reg 143 { d2(bb 7 insn 88) }
;;      reg 187 { d86(bb 2 insn 17) }
;;   UD chains for insn luid 8 uid 90
;;      reg 143 { d2(bb 7 insn 88) }
;;      reg 144 { d6(bb 7 insn 89) }
;;   UD chains for insn luid 9 uid 91
;;      reg 24 { }


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 27) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(136)
0, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  27 [6.2%]  (fallthru,loop_exit)
(note 85 91 109 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(136)
0, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 182 194 195 211
;; lr  def 	 24 [cc] 145 148 149 150 151 156 197 198 199 200 201
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 145 148 149 150 151 156 197 198 199 200 201
;; live  kill	
;; rd  in  	(136)
2, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 39, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 76, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 95, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(11)
10, 14, 18, 22, 26, 30, 99, 103, 107, 111, 115
;; rd  kill	(44)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116

;; Pred edge  7 [28.0%]  (fallthru)
(note 109 85 94 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 94 109 95 12 (set (reg:SI 219 [ D.7695 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 95 94 96 12 (set (reg:SI 220)
        (reg:SI 211)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_UNUSED (reg:SI 198)
        (nil)))

(insn 96 95 97 12 (set (reg:SI 221)
        (ashift:SI (reg:SI 211)
            (reg:SI 215 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 215 [ ivtmp.36 ]))
        (expr_list:REG_DEAD (reg:SI 211)
            (nil))))

(insn 97 96 98 12 (set (reg:SI 222 [ D.7699 ])
        (not:SI (reg:SI 221))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 98 97 99 12 (set (reg:SI 223 [ D.7700 ])
        (and:SI (reg:SI 222 [ D.7699 ])
            (reg:SI 219 [ D.7695 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ D.7695 ])
        (nil)))

(insn 99 98 100 12 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 223 [ D.7700 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ D.7700 ])
        (nil)))

(insn 100 99 101 12 (set (reg:SI 224 [ D.7701 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 101 100 102 12 (set (reg:SI 225 [ D.7702 ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 102 101 103 12 (set (reg:SI 226)
        (ashift:SI (reg:SI 225 [ D.7702 ])
            (reg:SI 215 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 103 102 104 12 (set (reg:SI 227 [ D.7705 ])
        (ior:SI (reg:SI 226)
            (reg:SI 224 [ D.7701 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ D.7701 ])
        (expr_list:REG_DEAD (reg:SI 199)
            (nil))))

(insn 104 103 105 12 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 227 [ D.7705 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ D.7705 ])
        (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
            (nil))))

(insn 105 104 106 12 (set (reg:SI 228)
        (plus:SI (reg:SI 225 [ D.7702 ])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 151 [ D.7702 ])
        (nil)))

(insn 106 105 107 12 (set (reg:SI 229)
        (zero_extend:SI (subreg:QI (reg:SI 228) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(insn 107 106 108 12 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 108 107 149 12 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 149)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil)))
 -> 149)
;; End of basic block 12 -> ( 14 13)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; rd  out 	(103)
2, 6, 10, 14, 18, 22, 26, 30, 32, 33, 34, 35, 39, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 76, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 95, 99, 103, 107, 111, 115, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 94
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 95
;;      reg 211 { d150(bb 2 insn 28) }
;;   UD chains for insn luid 2 uid 96
;;      reg 182 { d76(bb 7 insn 74) }
;;      reg 211 { d150(bb 2 insn 28) }
;;   eq_note reg 182 { d76(bb 7 insn 74) }
;;   UD chains for insn luid 3 uid 97
;;      reg 197 { d99(bb 12 insn 96) }
;;   UD chains for insn luid 4 uid 98
;;      reg 145 { d10(bb 12 insn 94) }
;;      reg 148 { d14(bb 12 insn 97) }
;;   UD chains for insn luid 5 uid 99
;;      reg 149 { d18(bb 12 insn 98) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 6 uid 100
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 101
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 102
;;      reg 151 { d26(bb 12 insn 101) }
;;      reg 182 { d76(bb 7 insn 74) }
;;   UD chains for insn luid 9 uid 103
;;      reg 150 { d22(bb 12 insn 100) }
;;      reg 199 { d107(bb 12 insn 102) }
;;   UD chains for insn luid 10 uid 104
;;      reg 156 { d30(bb 12 insn 103) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 11 uid 105
;;      reg 151 { d26(bb 12 insn 101) }
;;   UD chains for insn luid 12 uid 106
;;      reg 200 { d111(bb 12 insn 105) }
;;   UD chains for insn luid 13 uid 107
;;      reg 201 { d115(bb 12 insn 106) }
;;   UD chains for insn luid 14 uid 108
;;      reg 24 { }


;; Succ edge  14 [27.0%]  (fallthru)
;; Succ edge  13 [73.0%] 

;; Start of basic block ( 12 14) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 148 182 194 195
;; lr  def 	 181 183 184 189 208 209
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; live  gen 	 181 183 184 189 208 209
;; live  kill	
;; rd  in  	(103)
2, 6, 10, 14, 18, 22, 26, 30, 32, 33, 34, 35, 39, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 76, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 95, 99, 103, 107, 111, 115, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(6)
71, 80, 84, 89, 143, 147
;; rd  kill	(24)
69, 70, 71, 72, 78, 79, 80, 81, 82, 83, 84, 85, 87, 88, 89, 90, 141, 142, 143, 144, 145, 146, 147, 148

;; Pred edge  12 [73.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 149 108 119 13 31 "" [1 uses])

(note 119 149 111 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 111 119 112 13 (set (reg:SI 230 [ D.7729 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 112 111 113 13 (set (reg:SI 231 [ D.7733 ])
        (and:SI (reg:SI 222 [ D.7699 ])
            (reg:SI 230 [ D.7729 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ D.7699 ])
        (expr_list:REG_DEAD (reg:SI 181 [ D.7729 ])
            (nil))))

(insn 113 112 114 13 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 231 [ D.7733 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ D.7733 ])
        (nil)))

(insn 114 113 115 13 (set (reg:SI 232 [ D.7734 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 115 114 116 13 (set (reg:SI 233 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 116 115 117 13 (set (reg:SI 234)
        (ashift:SI (reg:SI 233 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
            (reg:SI 215 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 208 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (nil)))

(insn 117 116 118 13 (set (reg:SI 235 [ D.7738 ])
        (ior:SI (reg:SI 234)
            (reg:SI 232 [ D.7734 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 184 [ D.7734 ])
        (expr_list:REG_DEAD (reg:SI 209)
            (nil))))

(insn 118 117 139 13 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 235 [ D.7738 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ D.7738 ])
        (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
            (nil))))
;; End of basic block 13 -> ( 15)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; rd  out 	(85)
2, 6, 10, 14, 18, 22, 26, 30, 32, 33, 34, 35, 39, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 71, 76, 80, 84, 86, 89, 91, 92, 95, 99, 103, 107, 111, 115, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 143, 147, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 111
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 112
;;      reg 148 { d14(bb 12 insn 97) }
;;      reg 181 { d71(bb 13 insn 111) }
;;   UD chains for insn luid 2 uid 113
;;      reg 183 { d80(bb 13 insn 112) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 3 uid 114
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 115
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 116
;;      reg 182 { d76(bb 7 insn 74) }
;;      reg 208 { d143(bb 13 insn 115) }
;;   UD chains for insn luid 6 uid 117
;;      reg 184 { d84(bb 13 insn 114) }
;;      reg 209 { d147(bb 13 insn 116) }
;;   UD chains for insn luid 7 uid 118
;;      reg 189 { d89(bb 13 insn 117) }
;;      reg 194 { d91(bb 2 insn 10) }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 144 148 161 182 194 195
;; lr  def 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; live  gen 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  kill	
;; rd  in  	(103)
2, 6, 10, 14, 18, 22, 26, 30, 32, 33, 34, 35, 39, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 76, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 95, 99, 103, 107, 111, 115, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(14)
34, 43, 47, 51, 55, 59, 63, 67, 119, 123, 127, 131, 135, 139
;; rd  kill	(56)
32, 33, 34, 35, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140

;; Pred edge  12 [27.0%]  (fallthru)
(note 139 118 121 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 121 139 122 14 (set (reg:SI 236 [ D.7709 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 122 121 123 14 (set (reg:SI 237 [ D.7710 ])
        (and:SI (reg:SI 222 [ D.7699 ])
            (reg:SI 236 [ D.7709 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ D.7709 ])
        (nil)))

(insn 123 122 124 14 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 237 [ D.7710 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ D.7710 ])
        (nil)))

(insn 124 123 125 14 (set (reg:SI 238 [ D.7711 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 125 124 126 14 (set (reg:SI 239 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 126 125 127 14 (set (reg:SI 240)
        (ashift:SI (reg:SI 239 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
            (reg:SI 215 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 202 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (nil)))

(insn 127 126 128 14 (set (reg:SI 241 [ D.7715 ])
        (ior:SI (reg:SI 240)
            (reg:SI 238 [ D.7711 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ D.7711 ])
        (expr_list:REG_DEAD (reg:SI 203)
            (nil))))

(insn 128 127 129 14 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 241 [ D.7715 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ D.7715 ])
        (nil)))

(insn 129 128 130 14 (set (reg:SI 242 [ D.7716 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 130 129 131 14 (set (reg:SI 243)
        (not:SI (reg/v:SI 218 [ currentpin ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 144 [ currentpin ])
        (nil)))

(insn 131 130 132 14 (set (reg:SI 244 [ D.7721 ])
        (and:SI (reg:SI 243)
            (reg:SI 242 [ D.7716 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ D.7716 ])
        (expr_list:REG_DEAD (reg:SI 204)
            (nil))))

(insn 132 131 133 14 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 244 [ D.7721 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ D.7721 ])
        (nil)))

(insn 133 132 134 14 (set (reg:SI 245 [ D.7722 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 134 133 135 14 (set (reg:SI 246 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 135 134 136 14 (set (reg:SI 247)
        (ashift:SI (reg:SI 246 [ GPIO_InitStruct_8(D)->GPIO_OType ])
            (reg/v:SI 214 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 205 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (nil)))

(insn 136 135 137 14 (set (reg:SI 248)
        (zero_extend:SI (subreg:HI (reg:SI 247) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 137 136 138 14 (set (reg:SI 249 [ D.7728 ])
        (ior:SI (reg:SI 248)
            (reg:SI 245 [ D.7722 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ D.7722 ])
        (expr_list:REG_DEAD (reg:SI 207)
            (nil))))

(insn 138 137 148 14 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 249 [ D.7728 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ D.7728 ])
        (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
            (nil))))
;; End of basic block 14 -> ( 13)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; rd  out 	(61)
2, 6, 10, 14, 18, 22, 26, 30, 34, 39, 43, 47, 51, 55, 59, 63, 67, 69, 70, 71, 72, 76, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 95, 99, 103, 107, 111, 115, 119, 123, 127, 131, 135, 139, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 121
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 122
;;      reg 148 { d14(bb 12 insn 97) }
;;      reg 159 { d34(bb 14 insn 121) }
;;   UD chains for insn luid 2 uid 123
;;      reg 162 { d43(bb 14 insn 122) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 3 uid 124
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 125
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 126
;;      reg 182 { d76(bb 7 insn 74) }
;;      reg 202 { d119(bb 14 insn 125) }
;;   UD chains for insn luid 6 uid 127
;;      reg 163 { d47(bb 14 insn 124) }
;;      reg 203 { d123(bb 14 insn 126) }
;;   UD chains for insn luid 7 uid 128
;;      reg 168 { d51(bb 14 insn 127) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 8 uid 129
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 9 uid 130
;;      reg 144 { d6(bb 7 insn 89) }
;;   UD chains for insn luid 10 uid 131
;;      reg 169 { d55(bb 14 insn 129) }
;;      reg 204 { d127(bb 14 insn 130) }
;;   UD chains for insn luid 11 uid 132
;;      reg 171 { d59(bb 14 insn 131) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 12 uid 133
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 13 uid 134
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 14 uid 135
;;      reg 161 { d39(bb 7 insn 73) }
;;      reg 205 { d131(bb 14 insn 134) }
;;   UD chains for insn luid 15 uid 136
;;      reg 206 { d135(bb 14 insn 135) }
;;   UD chains for insn luid 16 uid 137
;;      reg 172 { d63(bb 14 insn 133) }
;;      reg 207 { d139(bb 14 insn 136) }
;;   UD chains for insn luid 17 uid 138
;;      reg 180 { d67(bb 14 insn 137) }
;;      reg 194 { d91(bb 2 insn 10) }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 7 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 187 210 212 213
;; lr  def 	 24 [cc] 143 144 161 182 196
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 143 144 161 182 196
;; live  kill	
;; rd  in  	(136)
2, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 39, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 76, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 95, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(5)
1, 5, 38, 75, 94
;; rd  kill	(22)
0, 1, 2, 3, 4, 5, 6, 7, 36, 37, 38, 39, 40, 73, 74, 75, 76, 77, 93, 94, 95, 96

;; Pred edge  7 [72.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 148 138 145 15 30 "" [1 uses])

(note 145 148 141 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 141 145 142 15 (set (reg/v:SI 250 [ pinpos ])
        (plus:SI (reg:SI 212)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 142 141 143 15 (set (reg:SI 251 [ ivtmp.36 ])
        (plus:SI (reg:SI 213)
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 143 142 152 15 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 250 [ pinpos ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 206 {*arm_cmpsi_insn}
     (nil))

(insn 152 143 153 15 (set (reg:SI 252)
        (reg:SI 210)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 709 {*thumb2_movsi_insn}
     (expr_list:REG_UNUSED (reg:SI 196)
        (nil)))

(insn 153 152 154 15 (set (reg/v:SI 253 [ pos ])
        (ashift:SI (reg:SI 210)
            (reg/v:SI 250 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 250 [ pinpos ]))
        (expr_list:REG_DEAD (reg:SI 210)
            (nil))))

(insn 154 153 155 15 (set (reg/v:SI 254 [ currentpin ])
        (and:SI (reg/v:SI 253 [ pos ])
            (reg:SI 187 [ pretmp.14 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ pretmp.14 ])
        (nil)))

(insn 155 154 156 15 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 254 [ currentpin ])
            (reg/v:SI 253 [ pos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 143 [ pos ])
        (nil)))

(jump_insn 156 155 174 15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 213)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil)))
 -> 213)
;; End of basic block 15 -> ( 18 21)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; rd  out 	(136)
1, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 38, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 75, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 94, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 141
;;      reg 212 { d151(bb 7 insn 281) }
;;   UD chains for insn luid 1 uid 142
;;      reg 213 { d152(bb 7 insn 282) }
;;   UD chains for insn luid 2 uid 143
;;      reg 161 { d38(bb 15 insn 141) }
;;   UD chains for insn luid 3 uid 152
;;      reg 210 { d149(bb 2 insn 20) }
;;   UD chains for insn luid 4 uid 153
;;      reg 161 { d38(bb 15 insn 141) }
;;      reg 210 { d149(bb 2 insn 20) }
;;   eq_note reg 161 { d38(bb 15 insn 141) }
;;   UD chains for insn luid 5 uid 154
;;      reg 143 { d1(bb 15 insn 153) }
;;      reg 187 { d86(bb 2 insn 17) }
;;   UD chains for insn luid 6 uid 155
;;      reg 143 { d1(bb 15 insn 153) }
;;      reg 144 { d5(bb 15 insn 154) }
;;   UD chains for insn luid 7 uid 156
;;      reg 24 { }


;; Succ edge  18 [28.0%]  (fallthru)
;; Succ edge  21 [72.0%] 

;; Start of basic block ( 15) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 182 194 195 211
;; lr  def 	 24 [cc] 145 148 149 150 151 156 197 198 199 200 201
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 145 148 149 150 151 156 197 198 199 200 201
;; live  kill	
;; rd  in  	(136)
1, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 38, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 75, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 94, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(11)
9, 13, 17, 21, 25, 29, 98, 102, 106, 110, 114
;; rd  kill	(44)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116

;; Pred edge  15 [28.0%]  (fallthru)
(note 174 156 159 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 159 174 160 18 (set (reg:SI 255 [ D.7695 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 160 159 161 18 (set (reg:SI 256)
        (reg:SI 211)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_UNUSED (reg:SI 198)
        (nil)))

(insn 161 160 162 18 (set (reg:SI 257)
        (ashift:SI (reg:SI 211)
            (reg:SI 251 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 251 [ ivtmp.36 ]))
        (expr_list:REG_DEAD (reg:SI 211)
            (nil))))

(insn 162 161 163 18 (set (reg:SI 258 [ D.7699 ])
        (not:SI (reg:SI 257))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 163 162 164 18 (set (reg:SI 259 [ D.7700 ])
        (and:SI (reg:SI 258 [ D.7699 ])
            (reg:SI 255 [ D.7695 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ D.7695 ])
        (nil)))

(insn 164 163 165 18 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 259 [ D.7700 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ D.7700 ])
        (nil)))

(insn 165 164 166 18 (set (reg:SI 260 [ D.7701 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 166 165 167 18 (set (reg:SI 261 [ D.7702 ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 167 166 168 18 (set (reg:SI 262)
        (ashift:SI (reg:SI 261 [ D.7702 ])
            (reg:SI 251 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 168 167 169 18 (set (reg:SI 263 [ D.7705 ])
        (ior:SI (reg:SI 262)
            (reg:SI 260 [ D.7701 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ D.7701 ])
        (expr_list:REG_DEAD (reg:SI 199)
            (nil))))

(insn 169 168 170 18 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 263 [ D.7705 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ D.7705 ])
        (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
            (nil))))

(insn 170 169 171 18 (set (reg:SI 264)
        (plus:SI (reg:SI 261 [ D.7702 ])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 151 [ D.7702 ])
        (nil)))

(insn 171 170 172 18 (set (reg:SI 265)
        (zero_extend:SI (subreg:QI (reg:SI 264) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(insn 172 171 173 18 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 265)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 173 172 214 18 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 214)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil)))
 -> 214)
;; End of basic block 18 -> ( 20 19)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; rd  out 	(103)
1, 5, 9, 13, 17, 21, 25, 29, 32, 33, 34, 35, 38, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 75, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 94, 98, 102, 106, 110, 114, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 159
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 160
;;      reg 211 { d150(bb 2 insn 28) }
;;   UD chains for insn luid 2 uid 161
;;      reg 182 { d75(bb 15 insn 142) }
;;      reg 211 { d150(bb 2 insn 28) }
;;   eq_note reg 182 { d75(bb 15 insn 142) }
;;   UD chains for insn luid 3 uid 162
;;      reg 197 { d98(bb 18 insn 161) }
;;   UD chains for insn luid 4 uid 163
;;      reg 145 { d9(bb 18 insn 159) }
;;      reg 148 { d13(bb 18 insn 162) }
;;   UD chains for insn luid 5 uid 164
;;      reg 149 { d17(bb 18 insn 163) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 6 uid 165
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 166
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 167
;;      reg 151 { d25(bb 18 insn 166) }
;;      reg 182 { d75(bb 15 insn 142) }
;;   UD chains for insn luid 9 uid 168
;;      reg 150 { d21(bb 18 insn 165) }
;;      reg 199 { d106(bb 18 insn 167) }
;;   UD chains for insn luid 10 uid 169
;;      reg 156 { d29(bb 18 insn 168) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 11 uid 170
;;      reg 151 { d25(bb 18 insn 166) }
;;   UD chains for insn luid 12 uid 171
;;      reg 200 { d110(bb 18 insn 170) }
;;   UD chains for insn luid 13 uid 172
;;      reg 201 { d114(bb 18 insn 171) }
;;   UD chains for insn luid 14 uid 173
;;      reg 24 { }


;; Succ edge  20 [27.0%]  (fallthru)
;; Succ edge  19 [73.0%] 

;; Start of basic block ( 18 20) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 148 182 194 195
;; lr  def 	 181 183 184 189 208 209
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; live  gen 	 181 183 184 189 208 209
;; live  kill	
;; rd  in  	(103)
1, 5, 9, 13, 17, 21, 25, 29, 32, 33, 34, 35, 38, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 75, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 94, 98, 102, 106, 110, 114, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(6)
70, 79, 83, 88, 142, 146
;; rd  kill	(24)
69, 70, 71, 72, 78, 79, 80, 81, 82, 83, 84, 85, 87, 88, 89, 90, 141, 142, 143, 144, 145, 146, 147, 148

;; Pred edge  18 [73.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 214 173 184 19 34 "" [1 uses])

(note 184 214 176 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 176 184 177 19 (set (reg:SI 266 [ D.7729 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 177 176 178 19 (set (reg:SI 267 [ D.7733 ])
        (and:SI (reg:SI 258 [ D.7699 ])
            (reg:SI 266 [ D.7729 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ D.7699 ])
        (expr_list:REG_DEAD (reg:SI 181 [ D.7729 ])
            (nil))))

(insn 178 177 179 19 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 267 [ D.7733 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ D.7733 ])
        (nil)))

(insn 179 178 180 19 (set (reg:SI 268 [ D.7734 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 180 179 181 19 (set (reg:SI 269 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 181 180 182 19 (set (reg:SI 270)
        (ashift:SI (reg:SI 269 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
            (reg:SI 251 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 208 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (nil)))

(insn 182 181 183 19 (set (reg:SI 271 [ D.7738 ])
        (ior:SI (reg:SI 270)
            (reg:SI 268 [ D.7734 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 184 [ D.7734 ])
        (expr_list:REG_DEAD (reg:SI 209)
            (nil))))

(insn 183 182 204 19 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 271 [ D.7738 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ D.7738 ])
        (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
            (nil))))
;; End of basic block 19 -> ( 21)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; rd  out 	(85)
1, 5, 9, 13, 17, 21, 25, 29, 32, 33, 34, 35, 38, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 70, 75, 79, 83, 86, 88, 91, 92, 94, 98, 102, 106, 110, 114, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 142, 146, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 176
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 177
;;      reg 148 { d13(bb 18 insn 162) }
;;      reg 181 { d70(bb 19 insn 176) }
;;   UD chains for insn luid 2 uid 178
;;      reg 183 { d79(bb 19 insn 177) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 3 uid 179
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 180
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 181
;;      reg 182 { d75(bb 15 insn 142) }
;;      reg 208 { d142(bb 19 insn 180) }
;;   UD chains for insn luid 6 uid 182
;;      reg 184 { d83(bb 19 insn 179) }
;;      reg 209 { d146(bb 19 insn 181) }
;;   UD chains for insn luid 7 uid 183
;;      reg 189 { d88(bb 19 insn 182) }
;;      reg 194 { d91(bb 2 insn 10) }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 144 148 161 182 194 195
;; lr  def 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; live  gen 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  kill	
;; rd  in  	(103)
1, 5, 9, 13, 17, 21, 25, 29, 32, 33, 34, 35, 38, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 75, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 94, 98, 102, 106, 110, 114, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(14)
33, 42, 46, 50, 54, 58, 62, 66, 118, 122, 126, 130, 134, 138
;; rd  kill	(56)
32, 33, 34, 35, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140

;; Pred edge  18 [27.0%]  (fallthru)
(note 204 183 186 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 186 204 187 20 (set (reg:SI 272 [ D.7709 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 187 186 188 20 (set (reg:SI 273 [ D.7710 ])
        (and:SI (reg:SI 258 [ D.7699 ])
            (reg:SI 272 [ D.7709 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ D.7709 ])
        (nil)))

(insn 188 187 189 20 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 273 [ D.7710 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ D.7710 ])
        (nil)))

(insn 189 188 190 20 (set (reg:SI 274 [ D.7711 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 190 189 191 20 (set (reg:SI 275 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 191 190 192 20 (set (reg:SI 276)
        (ashift:SI (reg:SI 275 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
            (reg:SI 251 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 202 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (nil)))

(insn 192 191 193 20 (set (reg:SI 277 [ D.7715 ])
        (ior:SI (reg:SI 276)
            (reg:SI 274 [ D.7711 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ D.7711 ])
        (expr_list:REG_DEAD (reg:SI 203)
            (nil))))

(insn 193 192 194 20 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 277 [ D.7715 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ D.7715 ])
        (nil)))

(insn 194 193 195 20 (set (reg:SI 278 [ D.7716 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 195 194 196 20 (set (reg:SI 279)
        (not:SI (reg/v:SI 254 [ currentpin ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 144 [ currentpin ])
        (nil)))

(insn 196 195 197 20 (set (reg:SI 280 [ D.7721 ])
        (and:SI (reg:SI 279)
            (reg:SI 278 [ D.7716 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ D.7716 ])
        (expr_list:REG_DEAD (reg:SI 204)
            (nil))))

(insn 197 196 198 20 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 280 [ D.7721 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ D.7721 ])
        (nil)))

(insn 198 197 199 20 (set (reg:SI 281 [ D.7722 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 199 198 200 20 (set (reg:SI 282 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 200 199 201 20 (set (reg:SI 283)
        (ashift:SI (reg:SI 282 [ GPIO_InitStruct_8(D)->GPIO_OType ])
            (reg/v:SI 250 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 205 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (nil)))

(insn 201 200 202 20 (set (reg:SI 284)
        (zero_extend:SI (subreg:HI (reg:SI 283) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 202 201 203 20 (set (reg:SI 285 [ D.7728 ])
        (ior:SI (reg:SI 284)
            (reg:SI 281 [ D.7722 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ D.7722 ])
        (expr_list:REG_DEAD (reg:SI 207)
            (nil))))

(insn 203 202 213 20 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 285 [ D.7728 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ D.7728 ])
        (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
            (nil))))
;; End of basic block 20 -> ( 19)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; rd  out 	(61)
1, 5, 9, 13, 17, 21, 25, 29, 33, 38, 42, 46, 50, 54, 58, 62, 66, 69, 70, 71, 72, 75, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 94, 98, 102, 106, 110, 114, 118, 122, 126, 130, 134, 138, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 186
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 187
;;      reg 148 { d13(bb 18 insn 162) }
;;      reg 159 { d33(bb 20 insn 186) }
;;   UD chains for insn luid 2 uid 188
;;      reg 162 { d42(bb 20 insn 187) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 3 uid 189
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 190
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 191
;;      reg 182 { d75(bb 15 insn 142) }
;;      reg 202 { d118(bb 20 insn 190) }
;;   UD chains for insn luid 6 uid 192
;;      reg 163 { d46(bb 20 insn 189) }
;;      reg 203 { d122(bb 20 insn 191) }
;;   UD chains for insn luid 7 uid 193
;;      reg 168 { d50(bb 20 insn 192) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 8 uid 194
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 9 uid 195
;;      reg 144 { d5(bb 15 insn 154) }
;;   UD chains for insn luid 10 uid 196
;;      reg 169 { d54(bb 20 insn 194) }
;;      reg 204 { d126(bb 20 insn 195) }
;;   UD chains for insn luid 11 uid 197
;;      reg 171 { d58(bb 20 insn 196) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 12 uid 198
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 13 uid 199
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 14 uid 200
;;      reg 161 { d38(bb 15 insn 141) }
;;      reg 205 { d130(bb 20 insn 199) }
;;   UD chains for insn luid 15 uid 201
;;      reg 206 { d134(bb 20 insn 200) }
;;   UD chains for insn luid 16 uid 202
;;      reg 172 { d62(bb 20 insn 198) }
;;      reg 207 { d138(bb 20 insn 201) }
;;   UD chains for insn luid 17 uid 203
;;      reg 180 { d66(bb 20 insn 202) }
;;      reg 194 { d91(bb 2 insn 10) }


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 15 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 187 210 212 213
;; lr  def 	 24 [cc] 143 144 161 182 196
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 143 144 161 182 196
;; live  kill	
;; rd  in  	(136)
1, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 38, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 75, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 94, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(5)
0, 4, 37, 74, 93
;; rd  kill	(22)
0, 1, 2, 3, 4, 5, 6, 7, 36, 37, 38, 39, 40, 73, 74, 75, 76, 77, 93, 94, 95, 96

;; Pred edge  15 [72.0%] 
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 213 203 210 21 33 "" [1 uses])

(note 210 213 206 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 206 210 207 21 (set (reg/v:SI 286 [ pinpos ])
        (plus:SI (reg:SI 212)
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 207 206 208 21 (set (reg:SI 287 [ ivtmp.36 ])
        (plus:SI (reg:SI 213)
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 208 207 217 21 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 286 [ pinpos ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 206 {*arm_cmpsi_insn}
     (nil))

(insn 217 208 218 21 (set (reg:SI 288)
        (reg:SI 210)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 709 {*thumb2_movsi_insn}
     (expr_list:REG_UNUSED (reg:SI 196)
        (nil)))

(insn 218 217 219 21 (set (reg/v:SI 289 [ pos ])
        (ashift:SI (reg:SI 210)
            (reg/v:SI 286 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 286 [ pinpos ]))
        (expr_list:REG_DEAD (reg:SI 210)
            (nil))))

(insn 219 218 220 21 (set (reg/v:SI 290 [ currentpin ])
        (and:SI (reg/v:SI 289 [ pos ])
            (reg:SI 187 [ pretmp.14 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ pretmp.14 ])
        (nil)))

(insn 220 219 221 21 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 290 [ currentpin ])
            (reg/v:SI 289 [ pos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 143 [ pos ])
        (nil)))

(jump_insn 221 220 239 21 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 278)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil)))
 -> 278)
;; End of basic block 21 -> ( 24 27)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; rd  out 	(136)
0, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 37, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 74, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 206
;;      reg 212 { d151(bb 7 insn 281) }
;;   UD chains for insn luid 1 uid 207
;;      reg 213 { d152(bb 7 insn 282) }
;;   UD chains for insn luid 2 uid 208
;;      reg 161 { d37(bb 21 insn 206) }
;;   UD chains for insn luid 3 uid 217
;;      reg 210 { d149(bb 2 insn 20) }
;;   UD chains for insn luid 4 uid 218
;;      reg 161 { d37(bb 21 insn 206) }
;;      reg 210 { d149(bb 2 insn 20) }
;;   eq_note reg 161 { d37(bb 21 insn 206) }
;;   UD chains for insn luid 5 uid 219
;;      reg 143 { d0(bb 21 insn 218) }
;;      reg 187 { d86(bb 2 insn 17) }
;;   UD chains for insn luid 6 uid 220
;;      reg 143 { d0(bb 21 insn 218) }
;;      reg 144 { d4(bb 21 insn 219) }
;;   UD chains for insn luid 7 uid 221
;;      reg 24 { }


;; Succ edge  24 [28.0%]  (fallthru)
;; Succ edge  27 [72.0%] 

;; Start of basic block ( 21) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 182 194 195 211
;; lr  def 	 24 [cc] 145 148 149 150 151 156 197 198 199 200 201
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 161 182 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 145 148 149 150 151 156 197 198 199 200 201
;; live  kill	
;; rd  in  	(136)
0, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 37, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 74, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(11)
8, 12, 16, 20, 24, 28, 97, 101, 105, 109, 113
;; rd  kill	(44)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116

;; Pred edge  21 [28.0%]  (fallthru)
(note 239 221 224 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 224 239 225 24 (set (reg:SI 291 [ D.7695 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 225 224 226 24 (set (reg:SI 292)
        (reg:SI 211)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_UNUSED (reg:SI 198)
        (nil)))

(insn 226 225 227 24 (set (reg:SI 293)
        (ashift:SI (reg:SI 211)
            (reg:SI 287 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 287 [ ivtmp.36 ]))
        (expr_list:REG_DEAD (reg:SI 211)
            (nil))))

(insn 227 226 228 24 (set (reg:SI 294 [ D.7699 ])
        (not:SI (reg:SI 293))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 228 227 229 24 (set (reg:SI 295 [ D.7700 ])
        (and:SI (reg:SI 294 [ D.7699 ])
            (reg:SI 291 [ D.7695 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ D.7695 ])
        (nil)))

(insn 229 228 230 24 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 295 [ D.7700 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ D.7700 ])
        (nil)))

(insn 230 229 231 24 (set (reg:SI 296 [ D.7701 ])
        (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 231 230 232 24 (set (reg:SI 297 [ D.7702 ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 232 231 233 24 (set (reg:SI 298)
        (ashift:SI (reg:SI 297 [ D.7702 ])
            (reg:SI 287 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 233 232 234 24 (set (reg:SI 299 [ D.7705 ])
        (ior:SI (reg:SI 298)
            (reg:SI 296 [ D.7701 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ D.7701 ])
        (expr_list:REG_DEAD (reg:SI 199)
            (nil))))

(insn 234 233 235 24 (set (mem/s/v:SI (reg/v/f:SI 194 [ GPIOx ]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 299 [ D.7705 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ D.7705 ])
        (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
            (nil))))

(insn 235 234 236 24 (set (reg:SI 300)
        (plus:SI (reg:SI 297 [ D.7702 ])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 151 [ D.7702 ])
        (nil)))

(insn 236 235 237 24 (set (reg:SI 301)
        (zero_extend:SI (subreg:QI (reg:SI 300) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(insn 237 236 238 24 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 301)
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 238 237 279 24 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 279)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil)))
 -> 279)
;; End of basic block 24 -> ( 26 25)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; rd  out 	(103)
0, 4, 8, 12, 16, 20, 24, 28, 32, 33, 34, 35, 37, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 74, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 97, 101, 105, 109, 113, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 224
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 225
;;      reg 211 { d150(bb 2 insn 28) }
;;   UD chains for insn luid 2 uid 226
;;      reg 182 { d74(bb 21 insn 207) }
;;      reg 211 { d150(bb 2 insn 28) }
;;   eq_note reg 182 { d74(bb 21 insn 207) }
;;   UD chains for insn luid 3 uid 227
;;      reg 197 { d97(bb 24 insn 226) }
;;   UD chains for insn luid 4 uid 228
;;      reg 145 { d8(bb 24 insn 224) }
;;      reg 148 { d12(bb 24 insn 227) }
;;   UD chains for insn luid 5 uid 229
;;      reg 149 { d16(bb 24 insn 228) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 6 uid 230
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 231
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 232
;;      reg 151 { d24(bb 24 insn 231) }
;;      reg 182 { d74(bb 21 insn 207) }
;;   UD chains for insn luid 9 uid 233
;;      reg 150 { d20(bb 24 insn 230) }
;;      reg 199 { d105(bb 24 insn 232) }
;;   UD chains for insn luid 10 uid 234
;;      reg 156 { d28(bb 24 insn 233) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 11 uid 235
;;      reg 151 { d24(bb 24 insn 231) }
;;   UD chains for insn luid 12 uid 236
;;      reg 200 { d109(bb 24 insn 235) }
;;   UD chains for insn luid 13 uid 237
;;      reg 201 { d113(bb 24 insn 236) }
;;   UD chains for insn luid 14 uid 238
;;      reg 24 { }


;; Succ edge  26 [27.0%]  (fallthru)
;; Succ edge  25 [73.0%] 

;; Start of basic block ( 24 26) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 148 182 194 195
;; lr  def 	 181 183 184 189 208 209
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; live  gen 	 181 183 184 189 208 209
;; live  kill	
;; rd  in  	(103)
0, 4, 8, 12, 16, 20, 24, 28, 32, 33, 34, 35, 37, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 74, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 97, 101, 105, 109, 113, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(6)
69, 78, 82, 87, 141, 145
;; rd  kill	(24)
69, 70, 71, 72, 78, 79, 80, 81, 82, 83, 84, 85, 87, 88, 89, 90, 141, 142, 143, 144, 145, 146, 147, 148

;; Pred edge  24 [73.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 279 238 249 25 37 "" [1 uses])

(note 249 279 241 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 241 249 242 25 (set (reg:SI 302 [ D.7729 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 242 241 243 25 (set (reg:SI 303 [ D.7733 ])
        (and:SI (reg:SI 294 [ D.7699 ])
            (reg:SI 302 [ D.7729 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ D.7699 ])
        (expr_list:REG_DEAD (reg:SI 181 [ D.7729 ])
            (nil))))

(insn 243 242 244 25 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 303 [ D.7733 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ D.7733 ])
        (nil)))

(insn 244 243 245 25 (set (reg:SI 304 [ D.7734 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 245 244 246 25 (set (reg:SI 305 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 246 245 247 25 (set (reg:SI 306)
        (ashift:SI (reg:SI 305 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
            (reg:SI 287 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 208 [ GPIO_InitStruct_8(D)->GPIO_PuPd ])
        (nil)))

(insn 247 246 248 25 (set (reg:SI 307 [ D.7738 ])
        (ior:SI (reg:SI 306)
            (reg:SI 304 [ D.7734 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 184 [ D.7734 ])
        (expr_list:REG_DEAD (reg:SI 209)
            (nil))))

(insn 248 247 269 25 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 307 [ D.7738 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ D.7738 ])
        (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
            (nil))))
;; End of basic block 25 -> ( 27)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; rd  out 	(85)
0, 4, 8, 12, 16, 20, 24, 28, 32, 33, 34, 35, 37, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 74, 78, 82, 86, 87, 91, 92, 93, 97, 101, 105, 109, 113, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 145, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 241
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 242
;;      reg 148 { d12(bb 24 insn 227) }
;;      reg 181 { d69(bb 25 insn 241) }
;;   UD chains for insn luid 2 uid 243
;;      reg 183 { d78(bb 25 insn 242) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 3 uid 244
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 245
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 246
;;      reg 182 { d74(bb 21 insn 207) }
;;      reg 208 { d141(bb 25 insn 245) }
;;   UD chains for insn luid 6 uid 247
;;      reg 184 { d82(bb 25 insn 244) }
;;      reg 209 { d145(bb 25 insn 246) }
;;   UD chains for insn luid 7 uid 248
;;      reg 189 { d87(bb 25 insn 247) }
;;      reg 194 { d91(bb 2 insn 10) }


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 144 148 161 182 194 195
;; lr  def 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 148 161 182 187 194 195 210 211 212 213
;; live  gen 	 159 162 163 168 169 171 172 180 202 203 204 205 206 207
;; live  kill	
;; rd  in  	(103)
0, 4, 8, 12, 16, 20, 24, 28, 32, 33, 34, 35, 37, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 74, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 97, 101, 105, 109, 113, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(14)
32, 41, 45, 49, 53, 57, 61, 65, 117, 121, 125, 129, 133, 137
;; rd  kill	(56)
32, 33, 34, 35, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140

;; Pred edge  24 [27.0%]  (fallthru)
(note 269 248 251 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 251 269 252 26 (set (reg:SI 308 [ D.7709 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 252 251 253 26 (set (reg:SI 309 [ D.7710 ])
        (and:SI (reg:SI 294 [ D.7699 ])
            (reg:SI 308 [ D.7709 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ D.7709 ])
        (nil)))

(insn 253 252 254 26 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 309 [ D.7710 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ D.7710 ])
        (nil)))

(insn 254 253 255 26 (set (reg:SI 310 [ D.7711 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 255 254 256 26 (set (reg:SI 311 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 256 255 257 26 (set (reg:SI 312)
        (ashift:SI (reg:SI 311 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
            (reg:SI 287 [ ivtmp.36 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 202 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
        (nil)))

(insn 257 256 258 26 (set (reg:SI 313 [ D.7715 ])
        (ior:SI (reg:SI 312)
            (reg:SI 310 [ D.7711 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ D.7711 ])
        (expr_list:REG_DEAD (reg:SI 203)
            (nil))))

(insn 258 257 259 26 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 313 [ D.7715 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ D.7715 ])
        (nil)))

(insn 259 258 260 26 (set (reg:SI 314 [ D.7716 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 260 259 261 26 (set (reg:SI 315)
        (not:SI (reg/v:SI 290 [ currentpin ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 144 [ currentpin ])
        (nil)))

(insn 261 260 262 26 (set (reg:SI 316 [ D.7721 ])
        (and:SI (reg:SI 315)
            (reg:SI 314 [ D.7716 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ D.7716 ])
        (expr_list:REG_DEAD (reg:SI 204)
            (nil))))

(insn 262 261 263 26 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 316 [ D.7721 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ D.7721 ])
        (nil)))

(insn 263 262 264 26 (set (reg:SI 317 [ D.7722 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 264 263 265 26 (set (reg:SI 318 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 195 [ GPIO_InitStruct ])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 195 [ GPIO_InitStruct ])
        (nil)))

(insn 265 264 266 26 (set (reg:SI 319)
        (ashift:SI (reg:SI 318 [ GPIO_InitStruct_8(D)->GPIO_OType ])
            (reg/v:SI 286 [ pinpos ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 205 [ GPIO_InitStruct_8(D)->GPIO_OType ])
        (nil)))

(insn 266 265 267 26 (set (reg:SI 320)
        (zero_extend:SI (subreg:HI (reg:SI 319) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 267 266 268 26 (set (reg:SI 321 [ D.7728 ])
        (ior:SI (reg:SI 320)
            (reg:SI 317 [ D.7722 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ D.7722 ])
        (expr_list:REG_DEAD (reg:SI 207)
            (nil))))

(insn 268 267 278 26 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 194 [ GPIOx ])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 321 [ D.7728 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ D.7728 ])
        (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIOx ])
            (nil))))
;; End of basic block 26 -> ( 25)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 182 187 194 195 210 211 212 213
;; rd  out 	(61)
0, 4, 8, 12, 16, 20, 24, 28, 32, 37, 41, 45, 49, 53, 57, 61, 65, 69, 70, 71, 72, 74, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 97, 101, 105, 109, 113, 117, 121, 125, 129, 133, 137, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 251
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 1 uid 252
;;      reg 148 { d12(bb 24 insn 227) }
;;      reg 159 { d32(bb 26 insn 251) }
;;   UD chains for insn luid 2 uid 253
;;      reg 162 { d41(bb 26 insn 252) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 3 uid 254
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 255
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 256
;;      reg 182 { d74(bb 21 insn 207) }
;;      reg 202 { d117(bb 26 insn 255) }
;;   UD chains for insn luid 6 uid 257
;;      reg 163 { d45(bb 26 insn 254) }
;;      reg 203 { d121(bb 26 insn 256) }
;;   UD chains for insn luid 7 uid 258
;;      reg 168 { d49(bb 26 insn 257) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 8 uid 259
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 9 uid 260
;;      reg 144 { d4(bb 21 insn 219) }
;;   UD chains for insn luid 10 uid 261
;;      reg 169 { d53(bb 26 insn 259) }
;;      reg 204 { d125(bb 26 insn 260) }
;;   UD chains for insn luid 11 uid 262
;;      reg 171 { d57(bb 26 insn 261) }
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 12 uid 263
;;      reg 194 { d91(bb 2 insn 10) }
;;   UD chains for insn luid 13 uid 264
;;      reg 195 { d92(bb 2 insn 11) }
;;   UD chains for insn luid 14 uid 265
;;      reg 161 { d37(bb 21 insn 206) }
;;      reg 205 { d129(bb 26 insn 264) }
;;   UD chains for insn luid 15 uid 266
;;      reg 206 { d133(bb 26 insn 265) }
;;   UD chains for insn luid 16 uid 267
;;      reg 172 { d61(bb 26 insn 263) }
;;      reg 207 { d137(bb 26 insn 266) }
;;   UD chains for insn luid 17 uid 268
;;      reg 180 { d65(bb 26 insn 267) }
;;      reg 194 { d91(bb 2 insn 10) }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 21 25) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 212 213
;; lr  def 	 24 [cc] 161 182
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 187 194 195 210 211 212 213
;; live  gen 	 24 [cc] 161 182
;; live  kill	
;; rd  in  	(136)
0, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 37, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 74, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;; rd  gen 	(2)
36, 73
;; rd  kill	(10)
36, 37, 38, 39, 40, 73, 74, 75, 76, 77

;; Pred edge  21 [72.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 278 268 275 27 36 "" [1 uses])

(note 275 278 271 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 271 275 272 27 (set (reg/v:SI 161 [ pinpos ])
        (plus:SI (reg:SI 212)
            (const_int 3 [0x3]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 272 271 273 27 (set (reg:SI 182 [ ivtmp.36 ])
        (plus:SI (reg:SI 213)
            (const_int 6 [0x6]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 273 272 274 27 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 161 [ pinpos ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 274 273 0 27 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9375 [0x249f])
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil)))
 -> 75)
;; End of basic block 27 -> ( 3 8)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 182 187 194 195 210 211
;; rd  out 	(136)
0, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 271
;;      reg 212 { d151(bb 7 insn 281) }
;;   UD chains for insn luid 1 uid 272
;;      reg 213 { d152(bb 7 insn 282) }
;;   UD chains for insn luid 2 uid 273
;;      reg 161 { d36(bb 27 insn 271) }
;;   UD chains for insn luid 3 uid 274
;;      reg 24 { }


;; Succ edge  3 [93.8%]  (dfs_back)
;; Succ edge  8 [6.2%]  (fallthru,loop_exit)

starting the processing of deferred insns
rescanning insn with uid = 73.
deleting insn with uid = 73.
rescanning insn with uid = 74.
deleting insn with uid = 74.
rescanning insn with uid = 76.
deleting insn with uid = 76.
rescanning insn with uid = 87.
deleting insn with uid = 87.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 89.
deleting insn with uid = 89.
rescanning insn with uid = 90.
deleting insn with uid = 90.
rescanning insn with uid = 94.
deleting insn with uid = 94.
rescanning insn with uid = 95.
deleting insn with uid = 95.
rescanning insn with uid = 96.
deleting insn with uid = 96.
rescanning insn with uid = 97.
deleting insn with uid = 97.
rescanning insn with uid = 98.
deleting insn with uid = 98.
rescanning insn with uid = 99.
deleting insn with uid = 99.
rescanning insn with uid = 100.
deleting insn with uid = 100.
rescanning insn with uid = 101.
deleting insn with uid = 101.
rescanning insn with uid = 102.
deleting insn with uid = 102.
rescanning insn with uid = 103.
deleting insn with uid = 103.
rescanning insn with uid = 104.
deleting insn with uid = 104.
rescanning insn with uid = 105.
deleting insn with uid = 105.
rescanning insn with uid = 106.
deleting insn with uid = 106.
rescanning insn with uid = 107.
deleting insn with uid = 107.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 112.
deleting insn with uid = 112.
rescanning insn with uid = 113.
deleting insn with uid = 113.
rescanning insn with uid = 114.
deleting insn with uid = 114.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 116.
deleting insn with uid = 116.
rescanning insn with uid = 117.
deleting insn with uid = 117.
rescanning insn with uid = 118.
deleting insn with uid = 118.
rescanning insn with uid = 121.
deleting insn with uid = 121.
rescanning insn with uid = 122.
deleting insn with uid = 122.
rescanning insn with uid = 123.
deleting insn with uid = 123.
rescanning insn with uid = 124.
deleting insn with uid = 124.
rescanning insn with uid = 125.
deleting insn with uid = 125.
rescanning insn with uid = 126.
deleting insn with uid = 126.
rescanning insn with uid = 127.
deleting insn with uid = 127.
rescanning insn with uid = 128.
deleting insn with uid = 128.
rescanning insn with uid = 129.
deleting insn with uid = 129.
rescanning insn with uid = 130.
deleting insn with uid = 130.
rescanning insn with uid = 131.
deleting insn with uid = 131.
rescanning insn with uid = 132.
deleting insn with uid = 132.
rescanning insn with uid = 133.
deleting insn with uid = 133.
rescanning insn with uid = 134.
deleting insn with uid = 134.
rescanning insn with uid = 135.
deleting insn with uid = 135.
rescanning insn with uid = 136.
deleting insn with uid = 136.
rescanning insn with uid = 137.
deleting insn with uid = 137.
rescanning insn with uid = 138.
deleting insn with uid = 138.
rescanning insn with uid = 141.
deleting insn with uid = 141.
rescanning insn with uid = 142.
deleting insn with uid = 142.
rescanning insn with uid = 143.
deleting insn with uid = 143.
rescanning insn with uid = 152.
deleting insn with uid = 152.
rescanning insn with uid = 153.
deleting insn with uid = 153.
rescanning insn with uid = 154.
deleting insn with uid = 154.
rescanning insn with uid = 155.
deleting insn with uid = 155.
rescanning insn with uid = 159.
deleting insn with uid = 159.
rescanning insn with uid = 160.
deleting insn with uid = 160.
rescanning insn with uid = 161.
deleting insn with uid = 161.
rescanning insn with uid = 162.
deleting insn with uid = 162.
rescanning insn with uid = 163.
deleting insn with uid = 163.
rescanning insn with uid = 164.
deleting insn with uid = 164.
rescanning insn with uid = 165.
deleting insn with uid = 165.
rescanning insn with uid = 166.
deleting insn with uid = 166.
rescanning insn with uid = 167.
deleting insn with uid = 167.
rescanning insn with uid = 168.
deleting insn with uid = 168.
rescanning insn with uid = 169.
deleting insn with uid = 169.
rescanning insn with uid = 170.
deleting insn with uid = 170.
rescanning insn with uid = 171.
deleting insn with uid = 171.
rescanning insn with uid = 172.
deleting insn with uid = 172.
rescanning insn with uid = 176.
deleting insn with uid = 176.
rescanning insn with uid = 177.
deleting insn with uid = 177.
rescanning insn with uid = 178.
deleting insn with uid = 178.
rescanning insn with uid = 179.
deleting insn with uid = 179.
rescanning insn with uid = 180.
deleting insn with uid = 180.
rescanning insn with uid = 181.
deleting insn with uid = 181.
rescanning insn with uid = 182.
deleting insn with uid = 182.
rescanning insn with uid = 183.
deleting insn with uid = 183.
rescanning insn with uid = 186.
deleting insn with uid = 186.
rescanning insn with uid = 187.
deleting insn with uid = 187.
rescanning insn with uid = 188.
deleting insn with uid = 188.
rescanning insn with uid = 189.
deleting insn with uid = 189.
rescanning insn with uid = 190.
deleting insn with uid = 190.
rescanning insn with uid = 191.
deleting insn with uid = 191.
rescanning insn with uid = 192.
deleting insn with uid = 192.
rescanning insn with uid = 193.
deleting insn with uid = 193.
rescanning insn with uid = 194.
deleting insn with uid = 194.
rescanning insn with uid = 195.
deleting insn with uid = 195.
rescanning insn with uid = 196.
deleting insn with uid = 196.
rescanning insn with uid = 197.
deleting insn with uid = 197.
rescanning insn with uid = 198.
deleting insn with uid = 198.
rescanning insn with uid = 199.
deleting insn with uid = 199.
rescanning insn with uid = 200.
deleting insn with uid = 200.
rescanning insn with uid = 201.
deleting insn with uid = 201.
rescanning insn with uid = 202.
deleting insn with uid = 202.
rescanning insn with uid = 203.
deleting insn with uid = 203.
rescanning insn with uid = 206.
deleting insn with uid = 206.
rescanning insn with uid = 207.
deleting insn with uid = 207.
rescanning insn with uid = 208.
deleting insn with uid = 208.
rescanning insn with uid = 217.
deleting insn with uid = 217.
rescanning insn with uid = 218.
deleting insn with uid = 218.
rescanning insn with uid = 219.
deleting insn with uid = 219.
rescanning insn with uid = 220.
deleting insn with uid = 220.
rescanning insn with uid = 224.
deleting insn with uid = 224.
rescanning insn with uid = 225.
deleting insn with uid = 225.
rescanning insn with uid = 226.
deleting insn with uid = 226.
rescanning insn with uid = 227.
deleting insn with uid = 227.
rescanning insn with uid = 228.
deleting insn with uid = 228.
rescanning insn with uid = 229.
deleting insn with uid = 229.
rescanning insn with uid = 230.
deleting insn with uid = 230.
rescanning insn with uid = 231.
deleting insn with uid = 231.
rescanning insn with uid = 232.
deleting insn with uid = 232.
rescanning insn with uid = 233.
deleting insn with uid = 233.
rescanning insn with uid = 234.
deleting insn with uid = 234.
rescanning insn with uid = 235.
deleting insn with uid = 235.
rescanning insn with uid = 236.
deleting insn with uid = 236.
rescanning insn with uid = 237.
deleting insn with uid = 237.
rescanning insn with uid = 241.
deleting insn with uid = 241.
rescanning insn with uid = 242.
deleting insn with uid = 242.
rescanning insn with uid = 243.
deleting insn with uid = 243.
rescanning insn with uid = 244.
deleting insn with uid = 244.
rescanning insn with uid = 245.
deleting insn with uid = 245.
rescanning insn with uid = 246.
deleting insn with uid = 246.
rescanning insn with uid = 247.
deleting insn with uid = 247.
rescanning insn with uid = 248.
deleting insn with uid = 248.
rescanning insn with uid = 251.
deleting insn with uid = 251.
rescanning insn with uid = 252.
deleting insn with uid = 252.
rescanning insn with uid = 253.
deleting insn with uid = 253.
rescanning insn with uid = 254.
deleting insn with uid = 254.
rescanning insn with uid = 255.
deleting insn with uid = 255.
rescanning insn with uid = 256.
deleting insn with uid = 256.
rescanning insn with uid = 257.
deleting insn with uid = 257.
rescanning insn with uid = 258.
deleting insn with uid = 258.
rescanning insn with uid = 259.
deleting insn with uid = 259.
rescanning insn with uid = 260.
deleting insn with uid = 260.
rescanning insn with uid = 261.
deleting insn with uid = 261.
rescanning insn with uid = 262.
deleting insn with uid = 262.
rescanning insn with uid = 263.
deleting insn with uid = 263.
rescanning insn with uid = 264.
deleting insn with uid = 264.
rescanning insn with uid = 265.
deleting insn with uid = 265.
rescanning insn with uid = 266.
deleting insn with uid = 266.
rescanning insn with uid = 267.
deleting insn with uid = 267.
rescanning insn with uid = 268.
deleting insn with uid = 268.
ending the processing of deferred insns

;; Function GPIO_StructInit (GPIO_StructInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_StructInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,2u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 25{12d,13u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
134[0,1] 135[1,1] 136[2,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(3)
0, 1, 2
;; rd  kill	(3)
0, 1, 2

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 134 [ GPIO_InitStruct ])
        (reg:SI 0 r0 [ GPIO_InitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:255 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIO_InitStruct ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 135)
        (const_int 65535 [0xffff])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:257 709 {*thumb2_movsi_insn}
     (nil))

(insn 7 6 8 2 (set (mem/s:SI (reg/v/f:SI 134 [ GPIO_InitStruct ]) [3 GPIO_InitStruct_1(D)->GPIO_Pin+0 S4 A32])
        (reg:SI 135)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:257 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))

(insn 8 7 9 2 (set (reg:SI 136)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:261 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 8 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 134 [ GPIO_InitStruct ])
                (const_int 4 [0x4])) [6 MEM[(struct GPIO_InitTypeDef *)GPIO_InitStruct_1(D) + 4B]+0 S4 A32])
        (reg:SI 136)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:261 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIO_InitStruct ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 7
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 135 { d1(bb 2 insn 6) }
;;   UD chains for insn luid 4 uid 9
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 136 { d2(bb 2 insn 8) }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_PinLockConfig (GPIO_PinLockConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_PinLockConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,9u} r26={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,5u} r142={1d,2u} r143={1d,1u} 
;;    total ref usage 49{18d,31u,0e} in 16{16 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
135[0,1] 136[1,1] 137[2,1] 138[3,1] 139[4,1] 140[5,1] 141[6,1] 142[7,1] 143[8,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 139 140 141 142 143
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 137 138 139 140 141 142 143
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 141 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:278 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 142 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:278 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 143)
        (const_int 65536 [0x10000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:279 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 10 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])
        (reg:SI 143)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:279 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 10 8 11 2 (set (reg:SI 135 [ tmp.0 ])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:285 709 {*thumb2_movsi_insn}
     (nil))

(insn 11 10 12 2 (set (reg:SI 136 [ tmp.1 ])
        (ior:SI (reg/v:SI 142 [ GPIO_Pin ])
            (reg:SI 135 [ tmp.0 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:285 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ tmp.0 ])
        (nil)))

(insn 12 11 13 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])
        (reg:SI 136 [ tmp.1 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:285 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ tmp.1 ])
        (nil)))

(insn 13 12 14 2 (set (reg:SI 137 [ tmp.2 ])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:287 709 {*thumb2_movsi_insn}
     (nil))

(insn 14 13 15 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 141 [ GPIOx ])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
        (reg:SI 137 [ tmp.2 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:287 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ tmp.2 ])
        (nil)))

(insn 15 14 16 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 141 [ GPIOx ])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
        (reg/v:SI 142 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:289 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 142 [ GPIO_Pin ])
        (nil)))

(insn 16 15 17 2 (set (reg:SI 138 [ tmp.3 ])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:291 709 {*thumb2_movsi_insn}
     (nil))

(insn 17 16 18 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 141 [ GPIOx ])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
        (reg:SI 138 [ tmp.3 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:291 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ tmp.3 ])
        (nil)))

(insn 18 17 19 2 (set (reg:SI 139 [ tmp.4 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 141 [ GPIOx ])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:293 709 {*thumb2_movsi_insn}
     (nil))

(insn 19 18 20 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])
        (reg:SI 139 [ tmp.4 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:293 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ tmp.4 ])
        (nil)))

(insn 20 19 21 2 (set (reg:SI 140 [ tmp.5 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 141 [ GPIOx ])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:295 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 141 [ GPIOx ])
        (nil)))

(insn 21 20 0 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp+0 S4 A32])
        (reg:SI 140 [ tmp.5 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:295 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ tmp.5 ])
        (nil)))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 8
;;      reg 25 { }
;;      reg 143 { d8(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 10
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 135 { d0(bb 2 insn 10) }
;;      reg 142 { d7(bb 2 insn 3) }
;;   UD chains for insn luid 6 uid 12
;;      reg 25 { }
;;      reg 136 { d1(bb 2 insn 11) }
;;   UD chains for insn luid 7 uid 13
;;      reg 25 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 137 { d2(bb 2 insn 13) }
;;      reg 141 { d6(bb 2 insn 2) }
;;   UD chains for insn luid 9 uid 15
;;      reg 141 { d6(bb 2 insn 2) }
;;      reg 142 { d7(bb 2 insn 3) }
;;   UD chains for insn luid 10 uid 16
;;      reg 25 { }
;;   UD chains for insn luid 11 uid 17
;;      reg 138 { d3(bb 2 insn 16) }
;;      reg 141 { d6(bb 2 insn 2) }
;;   UD chains for insn luid 12 uid 18
;;      reg 141 { d6(bb 2 insn 2) }
;;   UD chains for insn luid 13 uid 19
;;      reg 25 { }
;;      reg 139 { d4(bb 2 insn 18) }
;;   UD chains for insn luid 14 uid 20
;;      reg 141 { d6(bb 2 insn 2) }
;;   UD chains for insn luid 15 uid 21
;;      reg 25 { }
;;      reg 140 { d5(bb 2 insn 20) }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ReadInputDataBit (GPIO_ReadInputDataBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadInputDataBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r24={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 38{18d,20u,0e} in 10{10 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
134[0,1] 139[1,1] 140[2,1] 141[3,1] 142[4,1] 143[5,1] 144[6,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(7)
0, 1, 2, 3, 4, 5, 6
;; rd  kill	(7)
0, 1, 2, 3, 4, 5, 6

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 139 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:324 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 140 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:324 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 134 [ D.7675 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 139 [ GPIOx ])
                (const_int 16 [0x10])) [3 GPIOx_3(D)->IDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:331 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ GPIOx ])
        (nil)))

(insn 8 7 9 2 (set (reg:SI 142)
        (and:SI (reg/v:SI 140 [ GPIO_Pin ])
            (reg:SI 134 [ D.7675 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:331 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7675 ])
            (nil))))

(insn 9 8 10 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:333 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 10 9 11 2 (set (reg:SI 143)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:333 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 11 10 12 2 (set (reg:QI 141)
        (subreg:QI (reg:SI 143) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:333 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 12 11 17 2 (set (reg:SI 144)
        (zero_extend:SI (reg:QI 141))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:339 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 141)
        (nil)))

(insn 17 12 20 2 (set (reg/i:SI 0 r0)
        (reg:SI 144)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:340 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 20 17 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:340 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(7)
0, 1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 7
;;      reg 139 { d1(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 8
;;      reg 134 { d0(bb 2 insn 7) }
;;      reg 140 { d2(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 9
;;      reg 142 { d4(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 10
;;      reg 24 { }
;;   UD chains for insn luid 6 uid 11
;;      reg 143 { d5(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 12
;;      reg 141 { d3(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 17
;;      reg 144 { d6(bb 2 insn 12) }
;;   UD chains for insn luid 9 uid 20
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ReadInputData (GPIO_ReadInputData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadInputData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 29{14d,15u,0e} in 6{6 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
134[0,1] 137[1,1] 138[2,1] 139[3,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 134 137 138 139
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 134 137 138 139
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(4)
0, 1, 2, 3
;; rd  kill	(4)
0, 1, 2, 3

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 137 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:350 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 134 [ D.7673 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 137 [ GPIOx ])
                (const_int 16 [0x10])) [3 GPIOx_1(D)->IDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:354 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ GPIOx ])
        (nil)))

(insn 7 6 8 2 (set (reg:HI 138 [ D.7673 ])
        (subreg:HI (reg:SI 134 [ D.7673 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:354 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7673 ])
        (nil)))

(insn 8 7 13 2 (set (reg:SI 139 [ D.7673 ])
        (zero_extend:SI (reg:HI 138 [ D.7673 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:354 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 138 [ D.7673 ])
        (nil)))

(insn 13 8 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ D.7673 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:355 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ D.7673 ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:355 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(4)
0, 1, 2, 3
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 6
;;      reg 137 { d1(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 134 { d0(bb 2 insn 6) }
;;   UD chains for insn luid 3 uid 8
;;      reg 138 { d2(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 13
;;      reg 139 { d3(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 16
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ReadOutputDataBit (GPIO_ReadOutputDataBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadOutputDataBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r24={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 38{18d,20u,0e} in 10{10 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
134[0,1] 139[1,1] 140[2,1] 141[3,1] 142[4,1] 143[5,1] 144[6,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 139 140 141 142 143 144
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(7)
0, 1, 2, 3, 4, 5, 6
;; rd  kill	(7)
0, 1, 2, 3, 4, 5, 6

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 139 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:367 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 140 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:367 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 134 [ D.7664 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 139 [ GPIOx ])
                (const_int 20 [0x14])) [3 GPIOx_3(D)->ODR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:374 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ GPIOx ])
        (nil)))

(insn 8 7 9 2 (set (reg:SI 142)
        (and:SI (reg/v:SI 140 [ GPIO_Pin ])
            (reg:SI 134 [ D.7664 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:374 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7664 ])
            (nil))))

(insn 9 8 10 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:376 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 10 9 11 2 (set (reg:SI 143)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:376 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 11 10 12 2 (set (reg:QI 141)
        (subreg:QI (reg:SI 143) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:376 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 12 11 17 2 (set (reg:SI 144)
        (zero_extend:SI (reg:QI 141))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:382 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 141)
        (nil)))

(insn 17 12 20 2 (set (reg/i:SI 0 r0)
        (reg:SI 144)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:383 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(insn 20 17 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:383 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(7)
0, 1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 7
;;      reg 139 { d1(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 8
;;      reg 134 { d0(bb 2 insn 7) }
;;      reg 140 { d2(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 9
;;      reg 142 { d4(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 10
;;      reg 24 { }
;;   UD chains for insn luid 6 uid 11
;;      reg 143 { d5(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 12
;;      reg 141 { d3(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 17
;;      reg 144 { d6(bb 2 insn 12) }
;;   UD chains for insn luid 9 uid 20
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ReadOutputData (GPIO_ReadOutputData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadOutputData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 29{14d,15u,0e} in 6{6 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
134[0,1] 137[1,1] 138[2,1] 139[3,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 134 137 138 139
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 134 137 138 139
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(4)
0, 1, 2, 3
;; rd  kill	(4)
0, 1, 2, 3

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 137 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:393 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 134 [ D.7662 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 137 [ GPIOx ])
                (const_int 20 [0x14])) [3 GPIOx_1(D)->ODR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:397 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ GPIOx ])
        (nil)))

(insn 7 6 8 2 (set (reg:HI 138 [ D.7662 ])
        (subreg:HI (reg:SI 134 [ D.7662 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:397 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7662 ])
        (nil)))

(insn 8 7 13 2 (set (reg:SI 139 [ D.7662 ])
        (zero_extend:SI (reg:HI 138 [ D.7662 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:397 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 138 [ D.7662 ])
        (nil)))

(insn 13 8 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ D.7662 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:398 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ D.7662 ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:398 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(4)
0, 1, 2, 3
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 6
;;      reg 137 { d1(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 134 { d0(bb 2 insn 6) }
;;   UD chains for insn luid 3 uid 8
;;      reg 138 { d2(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 13
;;      reg 139 { d3(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 16
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_SetBits (GPIO_SetBits)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_SetBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 23{11d,12u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
134[0,1] 135[1,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(2)
0, 1
;; rd  kill	(2)
0, 1

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 134 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:413 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 135 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:413 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 134 [ GPIOx ])
                (const_int 24 [0x18])) [4 GPIOx_1(D)->BSRRL+0 S2 A32])
        (subreg/s/u:HI (reg/v:SI 135 [ GPIO_Pin ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:418 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIOx ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(2)
0, 1
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 135 { d1(bb 2 insn 3) }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ResetBits (GPIO_ResetBits)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ResetBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 23{11d,12u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
134[0,1] 135[1,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(2)
0, 1
;; rd  kill	(2)
0, 1

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 134 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:434 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 135 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:434 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 134 [ GPIOx ])
                (const_int 26 [0x1a])) [4 GPIOx_1(D)->BSRRH+0 S2 A16])
        (subreg/s/u:HI (reg/v:SI 135 [ GPIO_Pin ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:439 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIOx ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(2)
0, 1
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 135 { d1(bb 2 insn 3) }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_WriteBit (GPIO_WriteBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


GPIO_WriteBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,2u} r135={1d,2u} r136={1d,1u} 
;;    total ref usage 42{13d,29u,0e} in 7{7 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
134[0,1] 135[1,1] 136[2,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(3)
0, 1, 2
;; rd  kill	(3)
0, 1, 2

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 (set (reg/v/f:SI 134 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:456 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 135 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:456 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(insn 4 3 5 2 (set (reg/v:SI 136 [ BitVal ])
        (reg:SI 2 r2 [ BitVal ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:456 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ BitVal ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ BitVal ])
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:462 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 136 [ BitVal ])
        (nil)))

(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:462 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil)))
 -> 15)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { }
;;   UD chains for insn luid 3 uid 8
;;      reg 136 { d2(bb 2 insn 4) }
;;   UD chains for insn luid 4 uid 9
;;      reg 24 { }


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  2 [39.0%]  (fallthru)
(note 10 9 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 10 15 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 134 [ GPIOx ])
                (const_int 24 [0x18])) [4 GPIOx_2(D)->BSRRL+0 S2 A32])
        (subreg/s/u:HI (reg/v:SI 135 [ GPIO_Pin ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:464 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIOx ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 12
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 135 { d1(bb 2 insn 3) }


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  2 [61.0%] 
(code_label 15 12 16 4 58 "" [1 uses])

(note 16 15 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 16 21 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 134 [ GPIOx ])
                (const_int 26 [0x1a])) [4 GPIOx_2(D)->BSRRH+0 S2 A16])
        (subreg/s/u:HI (reg/v:SI 135 [ GPIO_Pin ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:468 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ GPIOx ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 18
;;      reg 134 { d0(bb 2 insn 2) }
;;      reg 135 { d1(bb 2 insn 3) }


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(3)
0, 1, 2
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 18 22 5 57 "" [0 uses])

(note 22 21 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(3)
0, 1, 2
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_Write (GPIO_Write)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_Write

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 23{11d,12u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
135[0,1] 136[1,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(2)
0, 1
;; rd  kill	(2)
0, 1

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 135 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:481 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 136 [ PortVal ])
        (reg:SI 1 r1 [ PortVal ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:481 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PortVal ])
        (nil)))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 0 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 135 [ GPIOx ])
                (const_int 20 [0x14])) [3 GPIOx_3(D)->ODR+0 S4 A32])
        (reg/v:SI 136 [ PortVal ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:485 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 136 [ PortVal ])
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ GPIOx ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(2)
0, 1
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 135 { d0(bb 2 insn 2) }
;;      reg 136 { d1(bb 2 insn 3) }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_ToggleBits (GPIO_ToggleBits)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ToggleBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,2u} r138={1d,1u} 
;;    total ref usage 28{13d,15u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
134[0,1] 136[1,1] 137[2,1] 138[3,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 136 137 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 136 137 138
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(4)
0, 1, 2, 3
;; rd  kill	(4)
0, 1, 2, 3

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 137 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:497 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 138 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:497 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 134 [ D.7654 ])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 137 [ GPIOx ])
                (const_int 20 [0x14])) [3 GPIOx_1(D)->ODR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:501 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg:SI 136 [ D.7656 ])
        (xor:SI (reg/v:SI 138 [ GPIO_Pin ])
            (reg:SI 134 [ D.7654 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:501 98 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 138 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7654 ])
            (nil))))

(insn 9 8 0 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 137 [ GPIOx ])
                (const_int 20 [0x14])) [3 GPIOx_1(D)->ODR+0 S4 A32])
        (reg:SI 136 [ D.7656 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:501 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ GPIOx ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7656 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(4)
0, 1, 2, 3
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 7
;;      reg 137 { d2(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 8
;;      reg 134 { d0(bb 2 insn 7) }
;;      reg 138 { d3(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 9
;;      reg 136 { d1(bb 2 insn 8) }
;;      reg 137 { d2(bb 2 insn 2) }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function GPIO_PinAFConfig (GPIO_PinAFConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_PinAFConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r138={1d,2u,1e} r141={1d,1u} r142={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,4u} r149={1d,2u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,4u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r159={1d,1u} 
;;    total ref usage 61{25d,35u,1e} in 18{18 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	
138[0,1] 141[1,1] 142[2,1] 145[3,1] 146[4,1] 147[5,1] 148[6,1] 149[7,1] 150[8,1] 151[9,1] 152[10,1] 153[11,1] 154[12,1] 155[13,1] 156[14,1] 159[15,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 141 142 145 146 147 148 149 150 151 152 153 154 155 156 159
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138 141 142 145 146 147 148 149 150 151 152 153 154 155 156 159
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(16)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
;; rd  kill	(16)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 (set (reg/v/f:SI 148 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:580 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 149 [ GPIO_PinSource ])
        (reg:SI 1 r1 [ GPIO_PinSource ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:580 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_PinSource ])
        (nil)))

(insn 4 3 5 2 (set (reg/v:SI 150 [ GPIO_AF ])
        (reg:SI 2 r2 [ GPIO_AF ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:580 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ GPIO_AF ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 (set (reg:SI 151)
        (and:SI (reg/v:SI 149 [ GPIO_PinSource ])
            (const_int 7 [0x7]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:589 69 {*arm_andsi3_insn}
     (nil))

(insn 9 8 10 2 (set (reg:SI 138 [ D.7646 ])
        (ashift:SI (reg:SI 151)
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:589 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 10 9 11 2 (set (reg:SI 152)
        (lshiftrt:SI (reg/v:SI 149 [ GPIO_PinSource ])
            (const_int 3 [0x3]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 149 [ GPIO_PinSource ])
        (nil)))

(insn 11 10 12 2 (set (reg:SI 141 [ D.7648 ])
        (zero_extend:SI (subreg:HI (reg:SI 152) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 12 11 13 2 (set (reg:SI 153)
        (plus:SI (reg:SI 141 [ D.7648 ])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 141 [ D.7648 ])
        (nil)))

(insn 13 12 14 2 (set (reg:SI 142 [ D.7649 ])
        (mem/s/v:SI (plus:SI (mult:SI (reg:SI 153)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 148 [ GPIOx ])) [3 GPIOx_15(D)->AFR S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 709 {*thumb2_movsi_insn}
     (nil))

(insn 14 13 15 2 (set (reg:SI 155)
        (const_int 15 [0xf])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 16 2 (set (reg:SI 154)
        (ashift:SI (reg:SI 155)
            (reg:SI 138 [ D.7646 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 138 [ D.7646 ]))
        (expr_list:REG_DEAD (reg:SI 155)
            (nil))))

(insn 16 15 17 2 (set (reg:SI 156)
        (not:SI (reg:SI 154))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))

(insn 17 16 19 2 (set (reg:SI 145 [ D.7652 ])
        (and:SI (reg:SI 156)
            (reg:SI 142 [ D.7649 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 142 [ D.7649 ])
            (nil))))

(insn 19 17 21 2 (set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 153)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 148 [ GPIOx ])) [3 GPIOx_15(D)->AFR S4 A32])
        (reg:SI 145 [ D.7652 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ D.7652 ])
        (nil)))

(insn 21 19 22 2 (set (reg:SI 146 [ D.7653 ])
        (mem/s/v:SI (plus:SI (mult:SI (reg:SI 153)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 148 [ GPIOx ])) [3 GPIOx_15(D)->AFR S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:591 709 {*thumb2_movsi_insn}
     (nil))

(insn 22 21 23 2 (set (reg:SI 159)
        (ashift:SI (reg/v:SI 150 [ GPIO_AF ])
            (reg:SI 138 [ D.7646 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:589 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 150 [ GPIO_AF ])
        (expr_list:REG_DEAD (reg:SI 138 [ D.7646 ])
            (nil))))

(insn 23 22 25 2 (set (reg/v:SI 147 [ temp_2 ])
        (ior:SI (reg:SI 159)
            (reg:SI 146 [ D.7653 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:591 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 146 [ D.7653 ])
            (nil))))

(insn 25 23 0 2 (set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 153)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 148 [ GPIOx ])) [3 GPIOx_15(D)->AFR S4 A32])
        (reg/v:SI 147 [ temp_2 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:592 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 148 [ GPIOx ])
            (expr_list:REG_DEAD (reg/v:SI 147 [ temp_2 ])
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(16)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
;;  UD chains for artificial uses
;;   reg 7 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { }
;;   UD chains for insn luid 3 uid 8
;;      reg 149 { d7(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 9
;;      reg 151 { d9(bb 2 insn 8) }
;;   UD chains for insn luid 5 uid 10
;;      reg 149 { d7(bb 2 insn 3) }
;;   UD chains for insn luid 6 uid 11
;;      reg 152 { d10(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 12
;;      reg 141 { d1(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 13
;;      reg 148 { d6(bb 2 insn 2) }
;;      reg 153 { d11(bb 2 insn 12) }
;;   UD chains for insn luid 10 uid 15
;;      reg 138 { d0(bb 2 insn 9) }
;;      reg 155 { d13(bb 2 insn 14) }
;;   eq_note reg 138 { d0(bb 2 insn 9) }
;;   UD chains for insn luid 11 uid 16
;;      reg 154 { d12(bb 2 insn 15) }
;;   UD chains for insn luid 12 uid 17
;;      reg 142 { d2(bb 2 insn 13) }
;;      reg 156 { d14(bb 2 insn 16) }
;;   UD chains for insn luid 13 uid 19
;;      reg 145 { d3(bb 2 insn 17) }
;;      reg 148 { d6(bb 2 insn 2) }
;;      reg 153 { d11(bb 2 insn 12) }
;;   UD chains for insn luid 14 uid 21
;;      reg 148 { d6(bb 2 insn 2) }
;;      reg 153 { d11(bb 2 insn 12) }
;;   UD chains for insn luid 15 uid 22
;;      reg 138 { d0(bb 2 insn 9) }
;;      reg 150 { d8(bb 2 insn 4) }
;;   UD chains for insn luid 16 uid 23
;;      reg 146 { d4(bb 2 insn 21) }
;;      reg 159 { d15(bb 2 insn 22) }
;;   UD chains for insn luid 17 uid 25
;;      reg 147 { d5(bb 2 insn 23) }
;;      reg 148 { d6(bb 2 insn 2) }
;;      reg 153 { d11(bb 2 insn 12) }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
