Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jul 15 20:18:14 2018
| Host         : HomeSlicePC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
|     11 |            1 |
|     15 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              92 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            6 |
| Yes          | No                    | No                     |              36 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+------------------------------+------------------+----------------+
|  check_BUFG    |                                |                              |                1 |              2 |
|  clk_IBUF_BUFG |                                | brake_IBUF                   |                2 |              2 |
|  clk_IBUF_BUFG | Surface/Speedcontrol/E[0]      |                              |                2 |              6 |
|  clk_IBUF_BUFG |                                | Uultrasonic_proximity/outcnt |                4 |             11 |
|  check_BUFG    | Surface/Speedcontrol/countb_r  |                              |                4 |             15 |
|  check_BUFG    | Surface/Speedcontrol/counta_r  |                              |                4 |             15 |
|  clk_IBUF_BUFG | Uultrasonic_proximity/countint | Uultrasonic_proximity/count  |                6 |             22 |
|  clk_IBUF_BUFG |                                |                              |               26 |             90 |
+----------------+--------------------------------+------------------------------+------------------+----------------+


