{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 3650 -y 540 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 3650 -y 570 -defaultsOSRD
preplace port cam_gpio -pg 1 -lvl 11 -x 3650 -y 510 -defaultsOSRD
preplace port cam_iic -pg 1 -lvl 11 -x 3650 -y 600 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -lvl 0 -x -40 -y 1040 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -lvl 0 -x -40 -y 1100 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -lvl 0 -x -40 -y 1070 -defaultsOSRD
preplace port vid_active_video -pg 1 -lvl 11 -x 3650 -y 850 -defaultsOSRD
preplace port vid_hsync -pg 1 -lvl 11 -x 3650 -y 930 -defaultsOSRD
preplace port vid_vsync -pg 1 -lvl 11 -x 3650 -y 990 -defaultsOSRD
preplace port locked -pg 1 -lvl 11 -x 3650 -y 1020 -defaultsOSRD
preplace port PixelClk -pg 1 -lvl 11 -x 3650 -y 740 -defaultsOSRD
preplace port SerialClk -pg 1 -lvl 11 -x 3650 -y 900 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -lvl 0 -x -40 -y 1160 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -lvl 0 -x -40 -y 1130 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -lvl 0 -x -40 -y 1220 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -lvl 0 -x -40 -y 1190 -defaultsOSRD
preplace portBus vid_data -pg 1 -lvl 11 -x 3650 -y 960 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 6 -x 1900 -y 670 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 7 -x 2240 -y 720 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 9 -x 2960 -y 840 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 5 -x 1570 -y 650 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 4 -x 1170 -y 1140 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 9 -x 2960 -y 120 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 9 -x 2960 -y 340 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 8 -x 2590 -y 590 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y 800 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 10 -x 3380 -y 600 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 790 -y 690 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 2 -x 420 -y 890 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 8 -x 2590 -y 1210 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 10 -x 3380 -y 960 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 4 -x 1170 -y 850 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 9 -x 2960 -y 1040 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -x 2960 -y 650 -defaultsOSRD
preplace netloc DVIClocking_0_aLockedOut 1 7 3 2420 1310 NJ 1310 3100
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 4 1 1390 640n
preplace netloc PixelClk_Generator_clk_out1 1 7 4 2420 980 2820 740 3160 740 NJ
preplace netloc axi_vdma_0_mm2s_introut 1 8 1 2790 630n
preplace netloc axi_vdma_0_s2mm_introut 1 8 1 2760 650n
preplace netloc clk_wiz_0_locked 1 1 1 220 830n
preplace netloc clk_wiz_1_locked 1 4 5 1340J 850 NJ 850 NJ 850 NJ 850 N
preplace netloc clk_wiz_1_pxl_clk_5x 1 4 5 1350J 860 NJ 860 NJ 860 NJ 860 2790
preplace netloc dphy_clk_lp_n_1 1 0 4 -20J 1080 NJ 1080 NJ 1080 NJ
preplace netloc dphy_clk_lp_p_1 1 0 4 -20J 1060 NJ 1060 NJ 1060 NJ
preplace netloc dphy_data_hs_n_1 1 0 4 0J 1120 NJ 1120 NJ 1120 NJ
preplace netloc dphy_data_hs_p_1 1 0 4 -10J 1100 NJ 1100 NJ 1100 NJ
preplace netloc dphy_data_lp_n_1 1 0 4 20J 1160 NJ 1160 NJ 1160 NJ
preplace netloc dphy_data_lp_p_1 1 0 4 10J 1140 NJ 1140 NJ 1140 NJ
preplace netloc mm_clk_150 1 1 9 220J 780 620J 940 NJ 940 1330 790 1720 750 2070 610 2410 450 2820 470 3150
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 -20 710 NJ 710 630J 910 990 960 1370J 950 NJ 950 NJ 950 2400J 750 NJ 750 NJ 750 3620
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 10 250 790 600J 950 NJ 950 1350J 940 NJ 940 NJ 940 2410 760 NJ 760 NJ 760 3610
preplace netloc ref_clk_200 1 1 3 230 1180 NJ 1180 NJ
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 2 7 610 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 2780
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 2 8 650 930 980 760 1400 780 1730 780 2100 830 2390 720 2800 730 3120J
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 2 2 590 1200 NJ
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 8 1 2810 1080n
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 8 2 2820 1190 3160J
preplace netloc s_axil_clk_50 1 1 9 240 770 640 920 970 750 1420 770 NJ 770 2080 560 2390 460 2780 550 3160J
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 8 3 2820 1180 NJ 1180 3580
preplace netloc v_tc_0_irq 1 8 2 2820 560 3110
preplace netloc xlconcat_0_dout 1 9 1 3120 650n
preplace netloc v_axi4s_vid_out_0_vid_data 1 10 1 3610J 900n
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 10 1 3610J 850n
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 10 1 3580J 920n
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 10 1 3600J 940n
preplace netloc v_axi4s_vid_out_0_locked 1 10 1 3590J 980n
preplace netloc DVIClocking_0_SerialClk 1 9 2 3140J 800 3620
preplace netloc processing_system7_0_IIC_0 1 10 1 3620J 580n
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 2 940 600 NJ
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 6 1 N 670
preplace netloc axi_mem_intercon_1_M00_AXI 1 9 1 3170 340n
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 5 930 520 NJ 520 NJ 520 NJ 520 NJ
preplace netloc processing_system7_0_FIXED_IO 1 10 1 3620J 560n
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 4 N 740 1410J 760 NJ 760 2090J
preplace netloc axi_vdma_0_M_AXI_S2MM 1 8 1 2770 280n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 960 660n
preplace netloc v_tc_0_vtiming_out 1 9 1 3180 900n
preplace netloc processing_system7_0_GPIO_0 1 10 1 3620J 510n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 8 2 N 570 3130J
preplace netloc axi_vdma_0_M_AXI_MM2S 1 8 1 2760 60n
preplace netloc AXI_GammaCorrection_0_m_axis_video 1 7 1 2380 540n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 6 950 730 1380J 960 NJ 960 NJ 960 NJ 960 NJ
preplace netloc dphy_hs_clock_1 1 0 4 NJ 1040 NJ 1040 NJ 1040 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 9 650 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 2810J 460 NJ 460 3610
preplace netloc axi_mem_intercon_M00_AXI 1 9 1 3180 120n
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 5 1 N 650
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 930 700n
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 4 1 1360 620n
preplace netloc processing_system7_0_DDR 1 10 1 NJ 540
levelinfo -pg 1 -40 120 420 790 1170 1570 1900 2240 2590 2960 3380 3650
pagesize -pg 1 -db -bbox -sgen -230 -10 3820 1320
"
}
0
