#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May  3 09:51:19 2019
# Process ID: 1556
# Current directory: C:/Users/acbotto/Desktop/FPGA/FPGA-Speech-Recognition-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2960 C:\Users\acbotto\Desktop\FPGA\FPGA-Speech-Recognition-master\FPGA-Speech-Recognition-master.xpr
# Log file: C:/Users/acbotto/Desktop/FPGA/FPGA-Speech-Recognition-master/vivado.log
# Journal file: C:/Users/acbotto/Desktop/FPGA/FPGA-Speech-Recognition-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/acbotto/Desktop/FPGA/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 659.496 ; gain = 70.164
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/VHDL/Voice_Recognition.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/VHDL/uart.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/VHDL/Voice_Recognition.vhd C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/VHDL/uart.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/VHDL/uart_rx.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/VHDL/uart_tx.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/VHDL/uart_rx.vhd C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/VHDL/uart_tx.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/VHDL/uart_parity.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/VHDL/uart_parity.vhd
add_files -norecurse {C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master/VHDL/uart_parity.vhd C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master/VHDL/Voice_Recognition.vhd C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master/VHDL/uart.vhd C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master/VHDL/uart_rx.vhd C:/Users/acbotto/Downloads/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master/VHDL/uart_tx.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 697.184 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Fri May  3 15:02:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/acbotto/Desktop/FPGA/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  3 16:31:34 2019...
