<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="7902pt" height="684pt"
 viewBox="0.00 0.00 7902.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 7898,-680 7898,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 7874,-8 7874,-8 7880,-8 7886,-14 7886,-20 7886,-20 7886,-656 7886,-656 7886,-662 7880,-668 7874,-668 7874,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="3947" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="3947" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram system.mem_ctrls2.dram system.mem_ctrls3.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 7866,-16 7866,-16 7872,-16 7878,-22 7878,-28 7878,-28 7878,-610 7878,-610 7878,-616 7872,-622 7866,-622 7866,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="3947" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="3947" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6993,-24C6993,-24 7858,-24 7858,-24 7864,-24 7870,-30 7870,-36 7870,-36 7870,-380 7870,-380 7870,-386 7864,-392 7858,-392 7858,-392 6993,-392 6993,-392 6987,-392 6981,-386 6981,-380 6981,-380 6981,-36 6981,-36 6981,-30 6987,-24 6993,-24"/>
<text text-anchor="middle" x="7425.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="7425.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7516,-147C7516,-147 7850,-147 7850,-147 7856,-147 7862,-153 7862,-159 7862,-159 7862,-334 7862,-334 7862,-340 7856,-346 7850,-346 7850,-346 7516,-346 7516,-346 7510,-346 7504,-340 7504,-334 7504,-334 7504,-159 7504,-159 7504,-153 7510,-147 7516,-147"/>
<text text-anchor="middle" x="7683" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7683" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7524,-155C7524,-155 7667,-155 7667,-155 7673,-155 7679,-161 7679,-167 7679,-167 7679,-288 7679,-288 7679,-294 7673,-300 7667,-300 7667,-300 7524,-300 7524,-300 7518,-300 7512,-294 7512,-288 7512,-288 7512,-167 7512,-167 7512,-161 7518,-155 7524,-155"/>
<text text-anchor="middle" x="7595.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7595.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7532,-163C7532,-163 7659,-163 7659,-163 7665,-163 7671,-169 7671,-175 7671,-175 7671,-242 7671,-242 7671,-248 7665,-254 7659,-254 7659,-254 7532,-254 7532,-254 7526,-254 7520,-248 7520,-242 7520,-242 7520,-175 7520,-175 7520,-169 7526,-163 7532,-163"/>
<text text-anchor="middle" x="7595.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7595.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7699,-155C7699,-155 7842,-155 7842,-155 7848,-155 7854,-161 7854,-167 7854,-167 7854,-288 7854,-288 7854,-294 7848,-300 7842,-300 7842,-300 7699,-300 7699,-300 7693,-300 7687,-294 7687,-288 7687,-288 7687,-167 7687,-167 7687,-161 7693,-155 7699,-155"/>
<text text-anchor="middle" x="7770.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7770.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7707,-163C7707,-163 7834,-163 7834,-163 7840,-163 7846,-169 7846,-175 7846,-175 7846,-242 7846,-242 7846,-248 7840,-254 7834,-254 7834,-254 7707,-254 7707,-254 7701,-254 7695,-248 7695,-242 7695,-242 7695,-175 7695,-175 7695,-169 7701,-163 7707,-163"/>
<text text-anchor="middle" x="7770.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7770.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7195,-32C7195,-32 7357,-32 7357,-32 7363,-32 7369,-38 7369,-44 7369,-44 7369,-111 7369,-111 7369,-117 7363,-123 7357,-123 7357,-123 7195,-123 7195,-123 7189,-123 7183,-117 7183,-111 7183,-111 7183,-44 7183,-44 7183,-38 7189,-32 7195,-32"/>
<text text-anchor="middle" x="7276" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7276" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7001,-32C7001,-32 7163,-32 7163,-32 7169,-32 7175,-38 7175,-44 7175,-44 7175,-111 7175,-111 7175,-117 7169,-123 7163,-123 7163,-123 7001,-123 7001,-123 6995,-123 6989,-117 6989,-111 6989,-111 6989,-44 6989,-44 6989,-38 6995,-32 7001,-32"/>
<text text-anchor="middle" x="7082" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7082" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7397,-32C7397,-32 7559,-32 7559,-32 7565,-32 7571,-38 7571,-44 7571,-44 7571,-111 7571,-111 7571,-117 7565,-123 7559,-123 7559,-123 7397,-123 7397,-123 7391,-123 7385,-117 7385,-111 7385,-111 7385,-44 7385,-44 7385,-38 7391,-32 7397,-32"/>
<text text-anchor="middle" x="7478" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7478" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7595,-32C7595,-32 7757,-32 7757,-32 7763,-32 7769,-38 7769,-44 7769,-44 7769,-111 7769,-111 7769,-117 7763,-123 7757,-123 7757,-123 7595,-123 7595,-123 7589,-123 7583,-117 7583,-111 7583,-111 7583,-44 7583,-44 7583,-38 7589,-32 7595,-32"/>
<text text-anchor="middle" x="7676" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7676" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7207,-163C7207,-163 7484,-163 7484,-163 7490,-163 7496,-169 7496,-175 7496,-175 7496,-242 7496,-242 7496,-248 7490,-254 7484,-254 7484,-254 7207,-254 7207,-254 7201,-254 7195,-248 7195,-242 7195,-242 7195,-175 7195,-175 7195,-169 7201,-163 7207,-163"/>
<text text-anchor="middle" x="7345.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7345.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5199,-24C5199,-24 6064,-24 6064,-24 6070,-24 6076,-30 6076,-36 6076,-36 6076,-380 6076,-380 6076,-386 6070,-392 6064,-392 6064,-392 5199,-392 5199,-392 5193,-392 5187,-386 5187,-380 5187,-380 5187,-36 5187,-36 5187,-30 5193,-24 5199,-24"/>
<text text-anchor="middle" x="5631.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="5631.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5722,-147C5722,-147 6056,-147 6056,-147 6062,-147 6068,-153 6068,-159 6068,-159 6068,-334 6068,-334 6068,-340 6062,-346 6056,-346 6056,-346 5722,-346 5722,-346 5716,-346 5710,-340 5710,-334 5710,-334 5710,-159 5710,-159 5710,-153 5716,-147 5722,-147"/>
<text text-anchor="middle" x="5889" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5889" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5730,-155C5730,-155 5873,-155 5873,-155 5879,-155 5885,-161 5885,-167 5885,-167 5885,-288 5885,-288 5885,-294 5879,-300 5873,-300 5873,-300 5730,-300 5730,-300 5724,-300 5718,-294 5718,-288 5718,-288 5718,-167 5718,-167 5718,-161 5724,-155 5730,-155"/>
<text text-anchor="middle" x="5801.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5801.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5738,-163C5738,-163 5865,-163 5865,-163 5871,-163 5877,-169 5877,-175 5877,-175 5877,-242 5877,-242 5877,-248 5871,-254 5865,-254 5865,-254 5738,-254 5738,-254 5732,-254 5726,-248 5726,-242 5726,-242 5726,-175 5726,-175 5726,-169 5732,-163 5738,-163"/>
<text text-anchor="middle" x="5801.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5801.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5905,-155C5905,-155 6048,-155 6048,-155 6054,-155 6060,-161 6060,-167 6060,-167 6060,-288 6060,-288 6060,-294 6054,-300 6048,-300 6048,-300 5905,-300 5905,-300 5899,-300 5893,-294 5893,-288 5893,-288 5893,-167 5893,-167 5893,-161 5899,-155 5905,-155"/>
<text text-anchor="middle" x="5976.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5976.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5913,-163C5913,-163 6040,-163 6040,-163 6046,-163 6052,-169 6052,-175 6052,-175 6052,-242 6052,-242 6052,-248 6046,-254 6040,-254 6040,-254 5913,-254 5913,-254 5907,-254 5901,-248 5901,-242 5901,-242 5901,-175 5901,-175 5901,-169 5907,-163 5913,-163"/>
<text text-anchor="middle" x="5976.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5976.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5401,-32C5401,-32 5563,-32 5563,-32 5569,-32 5575,-38 5575,-44 5575,-44 5575,-111 5575,-111 5575,-117 5569,-123 5563,-123 5563,-123 5401,-123 5401,-123 5395,-123 5389,-117 5389,-111 5389,-111 5389,-44 5389,-44 5389,-38 5395,-32 5401,-32"/>
<text text-anchor="middle" x="5482" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5482" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5207,-32C5207,-32 5369,-32 5369,-32 5375,-32 5381,-38 5381,-44 5381,-44 5381,-111 5381,-111 5381,-117 5375,-123 5369,-123 5369,-123 5207,-123 5207,-123 5201,-123 5195,-117 5195,-111 5195,-111 5195,-44 5195,-44 5195,-38 5201,-32 5207,-32"/>
<text text-anchor="middle" x="5288" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5288" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5603,-32C5603,-32 5765,-32 5765,-32 5771,-32 5777,-38 5777,-44 5777,-44 5777,-111 5777,-111 5777,-117 5771,-123 5765,-123 5765,-123 5603,-123 5603,-123 5597,-123 5591,-117 5591,-111 5591,-111 5591,-44 5591,-44 5591,-38 5597,-32 5603,-32"/>
<text text-anchor="middle" x="5684" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5684" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5801,-32C5801,-32 5963,-32 5963,-32 5969,-32 5975,-38 5975,-44 5975,-44 5975,-111 5975,-111 5975,-117 5969,-123 5963,-123 5963,-123 5801,-123 5801,-123 5795,-123 5789,-117 5789,-111 5789,-111 5789,-44 5789,-44 5789,-38 5795,-32 5801,-32"/>
<text text-anchor="middle" x="5882" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5882" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5413,-163C5413,-163 5690,-163 5690,-163 5696,-163 5702,-169 5702,-175 5702,-175 5702,-242 5702,-242 5702,-248 5696,-254 5690,-254 5690,-254 5413,-254 5413,-254 5407,-254 5401,-248 5401,-242 5401,-242 5401,-175 5401,-175 5401,-169 5407,-163 5413,-163"/>
<text text-anchor="middle" x="5551.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5551.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6096,-24C6096,-24 6961,-24 6961,-24 6967,-24 6973,-30 6973,-36 6973,-36 6973,-380 6973,-380 6973,-386 6967,-392 6961,-392 6961,-392 6096,-392 6096,-392 6090,-392 6084,-386 6084,-380 6084,-380 6084,-36 6084,-36 6084,-30 6090,-24 6096,-24"/>
<text text-anchor="middle" x="6528.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="6528.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6619,-147C6619,-147 6953,-147 6953,-147 6959,-147 6965,-153 6965,-159 6965,-159 6965,-334 6965,-334 6965,-340 6959,-346 6953,-346 6953,-346 6619,-346 6619,-346 6613,-346 6607,-340 6607,-334 6607,-334 6607,-159 6607,-159 6607,-153 6613,-147 6619,-147"/>
<text text-anchor="middle" x="6786" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6786" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6627,-155C6627,-155 6770,-155 6770,-155 6776,-155 6782,-161 6782,-167 6782,-167 6782,-288 6782,-288 6782,-294 6776,-300 6770,-300 6770,-300 6627,-300 6627,-300 6621,-300 6615,-294 6615,-288 6615,-288 6615,-167 6615,-167 6615,-161 6621,-155 6627,-155"/>
<text text-anchor="middle" x="6698.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6698.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6635,-163C6635,-163 6762,-163 6762,-163 6768,-163 6774,-169 6774,-175 6774,-175 6774,-242 6774,-242 6774,-248 6768,-254 6762,-254 6762,-254 6635,-254 6635,-254 6629,-254 6623,-248 6623,-242 6623,-242 6623,-175 6623,-175 6623,-169 6629,-163 6635,-163"/>
<text text-anchor="middle" x="6698.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6698.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6802,-155C6802,-155 6945,-155 6945,-155 6951,-155 6957,-161 6957,-167 6957,-167 6957,-288 6957,-288 6957,-294 6951,-300 6945,-300 6945,-300 6802,-300 6802,-300 6796,-300 6790,-294 6790,-288 6790,-288 6790,-167 6790,-167 6790,-161 6796,-155 6802,-155"/>
<text text-anchor="middle" x="6873.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6873.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6810,-163C6810,-163 6937,-163 6937,-163 6943,-163 6949,-169 6949,-175 6949,-175 6949,-242 6949,-242 6949,-248 6943,-254 6937,-254 6937,-254 6810,-254 6810,-254 6804,-254 6798,-248 6798,-242 6798,-242 6798,-175 6798,-175 6798,-169 6804,-163 6810,-163"/>
<text text-anchor="middle" x="6873.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6873.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6298,-32C6298,-32 6460,-32 6460,-32 6466,-32 6472,-38 6472,-44 6472,-44 6472,-111 6472,-111 6472,-117 6466,-123 6460,-123 6460,-123 6298,-123 6298,-123 6292,-123 6286,-117 6286,-111 6286,-111 6286,-44 6286,-44 6286,-38 6292,-32 6298,-32"/>
<text text-anchor="middle" x="6379" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6379" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6104,-32C6104,-32 6266,-32 6266,-32 6272,-32 6278,-38 6278,-44 6278,-44 6278,-111 6278,-111 6278,-117 6272,-123 6266,-123 6266,-123 6104,-123 6104,-123 6098,-123 6092,-117 6092,-111 6092,-111 6092,-44 6092,-44 6092,-38 6098,-32 6104,-32"/>
<text text-anchor="middle" x="6185" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6185" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6500,-32C6500,-32 6662,-32 6662,-32 6668,-32 6674,-38 6674,-44 6674,-44 6674,-111 6674,-111 6674,-117 6668,-123 6662,-123 6662,-123 6500,-123 6500,-123 6494,-123 6488,-117 6488,-111 6488,-111 6488,-44 6488,-44 6488,-38 6494,-32 6500,-32"/>
<text text-anchor="middle" x="6581" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6581" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6698,-32C6698,-32 6860,-32 6860,-32 6866,-32 6872,-38 6872,-44 6872,-44 6872,-111 6872,-111 6872,-117 6866,-123 6860,-123 6860,-123 6698,-123 6698,-123 6692,-123 6686,-117 6686,-111 6686,-111 6686,-44 6686,-44 6686,-38 6692,-32 6698,-32"/>
<text text-anchor="middle" x="6779" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6779" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6310,-163C6310,-163 6587,-163 6587,-163 6593,-163 6599,-169 6599,-175 6599,-175 6599,-242 6599,-242 6599,-248 6593,-254 6587,-254 6587,-254 6310,-254 6310,-254 6304,-254 6298,-248 6298,-242 6298,-242 6298,-175 6298,-175 6298,-169 6304,-163 6310,-163"/>
<text text-anchor="middle" x="6448.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6448.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-380 913,-380 913,-386 907,-392 901,-392 901,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="468.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-147C559,-147 893,-147 893,-147 899,-147 905,-153 905,-159 905,-159 905,-334 905,-334 905,-340 899,-346 893,-346 893,-346 559,-346 559,-346 553,-346 547,-340 547,-334 547,-334 547,-159 547,-159 547,-153 553,-147 559,-147"/>
<text text-anchor="middle" x="726" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-155C567,-155 710,-155 710,-155 716,-155 722,-161 722,-167 722,-167 722,-288 722,-288 722,-294 716,-300 710,-300 710,-300 567,-300 567,-300 561,-300 555,-294 555,-288 555,-288 555,-167 555,-167 555,-161 561,-155 567,-155"/>
<text text-anchor="middle" x="638.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-163C575,-163 702,-163 702,-163 708,-163 714,-169 714,-175 714,-175 714,-242 714,-242 714,-248 708,-254 702,-254 702,-254 575,-254 575,-254 569,-254 563,-248 563,-242 563,-242 563,-175 563,-175 563,-169 569,-163 575,-163"/>
<text text-anchor="middle" x="638.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-155C742,-155 885,-155 885,-155 891,-155 897,-161 897,-167 897,-167 897,-288 897,-288 897,-294 891,-300 885,-300 885,-300 742,-300 742,-300 736,-300 730,-294 730,-288 730,-288 730,-167 730,-167 730,-161 736,-155 742,-155"/>
<text text-anchor="middle" x="813.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-163C750,-163 877,-163 877,-163 883,-163 889,-169 889,-175 889,-175 889,-242 889,-242 889,-248 883,-254 877,-254 877,-254 750,-254 750,-254 744,-254 738,-248 738,-242 738,-242 738,-175 738,-175 738,-169 744,-163 750,-163"/>
<text text-anchor="middle" x="813.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M292,-32C292,-32 454,-32 454,-32 460,-32 466,-38 466,-44 466,-44 466,-111 466,-111 466,-117 460,-123 454,-123 454,-123 292,-123 292,-123 286,-123 280,-117 280,-111 280,-111 280,-44 280,-44 280,-38 286,-32 292,-32"/>
<text text-anchor="middle" x="373" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="373" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-111 246,-111 246,-117 240,-123 234,-123 234,-123 72,-123 72,-123 66,-123 60,-117 60,-111 60,-111 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-111 711,-111 711,-117 705,-123 699,-123 699,-123 537,-123 537,-123 531,-123 525,-117 525,-111 525,-111 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-111 905,-111 905,-117 899,-123 893,-123 893,-123 731,-123 731,-123 725,-123 719,-117 719,-111 719,-111 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-163C250,-163 527,-163 527,-163 533,-163 539,-169 539,-175 539,-175 539,-242 539,-242 539,-248 533,-254 527,-254 527,-254 250,-254 250,-254 244,-254 238,-248 238,-242 238,-242 238,-175 238,-175 238,-169 244,-163 250,-163"/>
<text text-anchor="middle" x="388.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu4.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M933,-24C933,-24 1798,-24 1798,-24 1804,-24 1810,-30 1810,-36 1810,-36 1810,-380 1810,-380 1810,-386 1804,-392 1798,-392 1798,-392 933,-392 933,-392 927,-392 921,-386 921,-380 921,-380 921,-36 921,-36 921,-30 927,-24 933,-24"/>
<text text-anchor="middle" x="1365.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="1365.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1456,-147C1456,-147 1790,-147 1790,-147 1796,-147 1802,-153 1802,-159 1802,-159 1802,-334 1802,-334 1802,-340 1796,-346 1790,-346 1790,-346 1456,-346 1456,-346 1450,-346 1444,-340 1444,-334 1444,-334 1444,-159 1444,-159 1444,-153 1450,-147 1456,-147"/>
<text text-anchor="middle" x="1623" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1623" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1464,-155C1464,-155 1607,-155 1607,-155 1613,-155 1619,-161 1619,-167 1619,-167 1619,-288 1619,-288 1619,-294 1613,-300 1607,-300 1607,-300 1464,-300 1464,-300 1458,-300 1452,-294 1452,-288 1452,-288 1452,-167 1452,-167 1452,-161 1458,-155 1464,-155"/>
<text text-anchor="middle" x="1535.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1535.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1472,-163C1472,-163 1599,-163 1599,-163 1605,-163 1611,-169 1611,-175 1611,-175 1611,-242 1611,-242 1611,-248 1605,-254 1599,-254 1599,-254 1472,-254 1472,-254 1466,-254 1460,-248 1460,-242 1460,-242 1460,-175 1460,-175 1460,-169 1466,-163 1472,-163"/>
<text text-anchor="middle" x="1535.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1535.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1639,-155C1639,-155 1782,-155 1782,-155 1788,-155 1794,-161 1794,-167 1794,-167 1794,-288 1794,-288 1794,-294 1788,-300 1782,-300 1782,-300 1639,-300 1639,-300 1633,-300 1627,-294 1627,-288 1627,-288 1627,-167 1627,-167 1627,-161 1633,-155 1639,-155"/>
<text text-anchor="middle" x="1710.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1710.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1647,-163C1647,-163 1774,-163 1774,-163 1780,-163 1786,-169 1786,-175 1786,-175 1786,-242 1786,-242 1786,-248 1780,-254 1774,-254 1774,-254 1647,-254 1647,-254 1641,-254 1635,-248 1635,-242 1635,-242 1635,-175 1635,-175 1635,-169 1641,-163 1647,-163"/>
<text text-anchor="middle" x="1710.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1710.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1189,-32C1189,-32 1351,-32 1351,-32 1357,-32 1363,-38 1363,-44 1363,-44 1363,-111 1363,-111 1363,-117 1357,-123 1351,-123 1351,-123 1189,-123 1189,-123 1183,-123 1177,-117 1177,-111 1177,-111 1177,-44 1177,-44 1177,-38 1183,-32 1189,-32"/>
<text text-anchor="middle" x="1270" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1270" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M969,-32C969,-32 1131,-32 1131,-32 1137,-32 1143,-38 1143,-44 1143,-44 1143,-111 1143,-111 1143,-117 1137,-123 1131,-123 1131,-123 969,-123 969,-123 963,-123 957,-117 957,-111 957,-111 957,-44 957,-44 957,-38 963,-32 969,-32"/>
<text text-anchor="middle" x="1050" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1050" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1434,-32C1434,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-111 1608,-111 1608,-117 1602,-123 1596,-123 1596,-123 1434,-123 1434,-123 1428,-123 1422,-117 1422,-111 1422,-111 1422,-44 1422,-44 1422,-38 1428,-32 1434,-32"/>
<text text-anchor="middle" x="1515" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1515" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1628,-32C1628,-32 1790,-32 1790,-32 1796,-32 1802,-38 1802,-44 1802,-44 1802,-111 1802,-111 1802,-117 1796,-123 1790,-123 1790,-123 1628,-123 1628,-123 1622,-123 1616,-117 1616,-111 1616,-111 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="1709" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1709" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1147,-163C1147,-163 1424,-163 1424,-163 1430,-163 1436,-169 1436,-175 1436,-175 1436,-242 1436,-242 1436,-248 1430,-254 1424,-254 1424,-254 1147,-254 1147,-254 1141,-254 1135,-248 1135,-242 1135,-242 1135,-175 1135,-175 1135,-169 1141,-163 1147,-163"/>
<text text-anchor="middle" x="1285.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1285.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu5.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1830,-24C1830,-24 2695,-24 2695,-24 2701,-24 2707,-30 2707,-36 2707,-36 2707,-380 2707,-380 2707,-386 2701,-392 2695,-392 2695,-392 1830,-392 1830,-392 1824,-392 1818,-386 1818,-380 1818,-380 1818,-36 1818,-36 1818,-30 1824,-24 1830,-24"/>
<text text-anchor="middle" x="2262.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="2262.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2353,-147C2353,-147 2687,-147 2687,-147 2693,-147 2699,-153 2699,-159 2699,-159 2699,-334 2699,-334 2699,-340 2693,-346 2687,-346 2687,-346 2353,-346 2353,-346 2347,-346 2341,-340 2341,-334 2341,-334 2341,-159 2341,-159 2341,-153 2347,-147 2353,-147"/>
<text text-anchor="middle" x="2520" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2520" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2361,-155C2361,-155 2504,-155 2504,-155 2510,-155 2516,-161 2516,-167 2516,-167 2516,-288 2516,-288 2516,-294 2510,-300 2504,-300 2504,-300 2361,-300 2361,-300 2355,-300 2349,-294 2349,-288 2349,-288 2349,-167 2349,-167 2349,-161 2355,-155 2361,-155"/>
<text text-anchor="middle" x="2432.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2432.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2369,-163C2369,-163 2496,-163 2496,-163 2502,-163 2508,-169 2508,-175 2508,-175 2508,-242 2508,-242 2508,-248 2502,-254 2496,-254 2496,-254 2369,-254 2369,-254 2363,-254 2357,-248 2357,-242 2357,-242 2357,-175 2357,-175 2357,-169 2363,-163 2369,-163"/>
<text text-anchor="middle" x="2432.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2432.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2536,-155C2536,-155 2679,-155 2679,-155 2685,-155 2691,-161 2691,-167 2691,-167 2691,-288 2691,-288 2691,-294 2685,-300 2679,-300 2679,-300 2536,-300 2536,-300 2530,-300 2524,-294 2524,-288 2524,-288 2524,-167 2524,-167 2524,-161 2530,-155 2536,-155"/>
<text text-anchor="middle" x="2607.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2607.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2544,-163C2544,-163 2671,-163 2671,-163 2677,-163 2683,-169 2683,-175 2683,-175 2683,-242 2683,-242 2683,-248 2677,-254 2671,-254 2671,-254 2544,-254 2544,-254 2538,-254 2532,-248 2532,-242 2532,-242 2532,-175 2532,-175 2532,-169 2538,-163 2544,-163"/>
<text text-anchor="middle" x="2607.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2607.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2086,-32C2086,-32 2248,-32 2248,-32 2254,-32 2260,-38 2260,-44 2260,-44 2260,-111 2260,-111 2260,-117 2254,-123 2248,-123 2248,-123 2086,-123 2086,-123 2080,-123 2074,-117 2074,-111 2074,-111 2074,-44 2074,-44 2074,-38 2080,-32 2086,-32"/>
<text text-anchor="middle" x="2167" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2167" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1866,-32C1866,-32 2028,-32 2028,-32 2034,-32 2040,-38 2040,-44 2040,-44 2040,-111 2040,-111 2040,-117 2034,-123 2028,-123 2028,-123 1866,-123 1866,-123 1860,-123 1854,-117 1854,-111 1854,-111 1854,-44 1854,-44 1854,-38 1860,-32 1866,-32"/>
<text text-anchor="middle" x="1947" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1947" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2331,-32C2331,-32 2493,-32 2493,-32 2499,-32 2505,-38 2505,-44 2505,-44 2505,-111 2505,-111 2505,-117 2499,-123 2493,-123 2493,-123 2331,-123 2331,-123 2325,-123 2319,-117 2319,-111 2319,-111 2319,-44 2319,-44 2319,-38 2325,-32 2331,-32"/>
<text text-anchor="middle" x="2412" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2412" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2525,-32C2525,-32 2687,-32 2687,-32 2693,-32 2699,-38 2699,-44 2699,-44 2699,-111 2699,-111 2699,-117 2693,-123 2687,-123 2687,-123 2525,-123 2525,-123 2519,-123 2513,-117 2513,-111 2513,-111 2513,-44 2513,-44 2513,-38 2519,-32 2525,-32"/>
<text text-anchor="middle" x="2606" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2606" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2044,-163C2044,-163 2321,-163 2321,-163 2327,-163 2333,-169 2333,-175 2333,-175 2333,-242 2333,-242 2333,-248 2327,-254 2321,-254 2321,-254 2044,-254 2044,-254 2038,-254 2032,-248 2032,-242 2032,-242 2032,-175 2032,-175 2032,-169 2038,-163 2044,-163"/>
<text text-anchor="middle" x="2182.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2182.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu6.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu6.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu6.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4302,-24C4302,-24 5167,-24 5167,-24 5173,-24 5179,-30 5179,-36 5179,-36 5179,-380 5179,-380 5179,-386 5173,-392 5167,-392 5167,-392 4302,-392 4302,-392 4296,-392 4290,-386 4290,-380 4290,-380 4290,-36 4290,-36 4290,-30 4296,-24 4302,-24"/>
<text text-anchor="middle" x="4734.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="4734.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4825,-147C4825,-147 5159,-147 5159,-147 5165,-147 5171,-153 5171,-159 5171,-159 5171,-334 5171,-334 5171,-340 5165,-346 5159,-346 5159,-346 4825,-346 4825,-346 4819,-346 4813,-340 4813,-334 4813,-334 4813,-159 4813,-159 4813,-153 4819,-147 4825,-147"/>
<text text-anchor="middle" x="4992" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4992" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4833,-155C4833,-155 4976,-155 4976,-155 4982,-155 4988,-161 4988,-167 4988,-167 4988,-288 4988,-288 4988,-294 4982,-300 4976,-300 4976,-300 4833,-300 4833,-300 4827,-300 4821,-294 4821,-288 4821,-288 4821,-167 4821,-167 4821,-161 4827,-155 4833,-155"/>
<text text-anchor="middle" x="4904.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4904.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4841,-163C4841,-163 4968,-163 4968,-163 4974,-163 4980,-169 4980,-175 4980,-175 4980,-242 4980,-242 4980,-248 4974,-254 4968,-254 4968,-254 4841,-254 4841,-254 4835,-254 4829,-248 4829,-242 4829,-242 4829,-175 4829,-175 4829,-169 4835,-163 4841,-163"/>
<text text-anchor="middle" x="4904.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4904.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5008,-155C5008,-155 5151,-155 5151,-155 5157,-155 5163,-161 5163,-167 5163,-167 5163,-288 5163,-288 5163,-294 5157,-300 5151,-300 5151,-300 5008,-300 5008,-300 5002,-300 4996,-294 4996,-288 4996,-288 4996,-167 4996,-167 4996,-161 5002,-155 5008,-155"/>
<text text-anchor="middle" x="5079.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5079.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5016,-163C5016,-163 5143,-163 5143,-163 5149,-163 5155,-169 5155,-175 5155,-175 5155,-242 5155,-242 5155,-248 5149,-254 5143,-254 5143,-254 5016,-254 5016,-254 5010,-254 5004,-248 5004,-242 5004,-242 5004,-175 5004,-175 5004,-169 5010,-163 5016,-163"/>
<text text-anchor="middle" x="5079.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5079.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4504,-32C4504,-32 4666,-32 4666,-32 4672,-32 4678,-38 4678,-44 4678,-44 4678,-111 4678,-111 4678,-117 4672,-123 4666,-123 4666,-123 4504,-123 4504,-123 4498,-123 4492,-117 4492,-111 4492,-111 4492,-44 4492,-44 4492,-38 4498,-32 4504,-32"/>
<text text-anchor="middle" x="4585" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4585" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4310,-32C4310,-32 4472,-32 4472,-32 4478,-32 4484,-38 4484,-44 4484,-44 4484,-111 4484,-111 4484,-117 4478,-123 4472,-123 4472,-123 4310,-123 4310,-123 4304,-123 4298,-117 4298,-111 4298,-111 4298,-44 4298,-44 4298,-38 4304,-32 4310,-32"/>
<text text-anchor="middle" x="4391" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4391" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4706,-32C4706,-32 4868,-32 4868,-32 4874,-32 4880,-38 4880,-44 4880,-44 4880,-111 4880,-111 4880,-117 4874,-123 4868,-123 4868,-123 4706,-123 4706,-123 4700,-123 4694,-117 4694,-111 4694,-111 4694,-44 4694,-44 4694,-38 4700,-32 4706,-32"/>
<text text-anchor="middle" x="4787" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4787" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4904,-32C4904,-32 5066,-32 5066,-32 5072,-32 5078,-38 5078,-44 5078,-44 5078,-111 5078,-111 5078,-117 5072,-123 5066,-123 5066,-123 4904,-123 4904,-123 4898,-123 4892,-117 4892,-111 4892,-111 4892,-44 4892,-44 4892,-38 4898,-32 4904,-32"/>
<text text-anchor="middle" x="4985" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4985" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4516,-163C4516,-163 4793,-163 4793,-163 4799,-163 4805,-169 4805,-175 4805,-175 4805,-242 4805,-242 4805,-248 4799,-254 4793,-254 4793,-254 4516,-254 4516,-254 4510,-254 4504,-248 4504,-242 4504,-242 4504,-175 4504,-175 4504,-169 4510,-163 4516,-163"/>
<text text-anchor="middle" x="4654.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4654.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu7.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu7.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu7.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2727,-24C2727,-24 3592,-24 3592,-24 3598,-24 3604,-30 3604,-36 3604,-36 3604,-380 3604,-380 3604,-386 3598,-392 3592,-392 3592,-392 2727,-392 2727,-392 2721,-392 2715,-386 2715,-380 2715,-380 2715,-36 2715,-36 2715,-30 2721,-24 2727,-24"/>
<text text-anchor="middle" x="3159.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="3159.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3250,-147C3250,-147 3584,-147 3584,-147 3590,-147 3596,-153 3596,-159 3596,-159 3596,-334 3596,-334 3596,-340 3590,-346 3584,-346 3584,-346 3250,-346 3250,-346 3244,-346 3238,-340 3238,-334 3238,-334 3238,-159 3238,-159 3238,-153 3244,-147 3250,-147"/>
<text text-anchor="middle" x="3417" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3417" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3258,-155C3258,-155 3401,-155 3401,-155 3407,-155 3413,-161 3413,-167 3413,-167 3413,-288 3413,-288 3413,-294 3407,-300 3401,-300 3401,-300 3258,-300 3258,-300 3252,-300 3246,-294 3246,-288 3246,-288 3246,-167 3246,-167 3246,-161 3252,-155 3258,-155"/>
<text text-anchor="middle" x="3329.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3329.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3266,-163C3266,-163 3393,-163 3393,-163 3399,-163 3405,-169 3405,-175 3405,-175 3405,-242 3405,-242 3405,-248 3399,-254 3393,-254 3393,-254 3266,-254 3266,-254 3260,-254 3254,-248 3254,-242 3254,-242 3254,-175 3254,-175 3254,-169 3260,-163 3266,-163"/>
<text text-anchor="middle" x="3329.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3329.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3433,-155C3433,-155 3576,-155 3576,-155 3582,-155 3588,-161 3588,-167 3588,-167 3588,-288 3588,-288 3588,-294 3582,-300 3576,-300 3576,-300 3433,-300 3433,-300 3427,-300 3421,-294 3421,-288 3421,-288 3421,-167 3421,-167 3421,-161 3427,-155 3433,-155"/>
<text text-anchor="middle" x="3504.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3504.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3441,-163C3441,-163 3568,-163 3568,-163 3574,-163 3580,-169 3580,-175 3580,-175 3580,-242 3580,-242 3580,-248 3574,-254 3568,-254 3568,-254 3441,-254 3441,-254 3435,-254 3429,-248 3429,-242 3429,-242 3429,-175 3429,-175 3429,-169 3435,-163 3441,-163"/>
<text text-anchor="middle" x="3504.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3504.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2983,-32C2983,-32 3145,-32 3145,-32 3151,-32 3157,-38 3157,-44 3157,-44 3157,-111 3157,-111 3157,-117 3151,-123 3145,-123 3145,-123 2983,-123 2983,-123 2977,-123 2971,-117 2971,-111 2971,-111 2971,-44 2971,-44 2971,-38 2977,-32 2983,-32"/>
<text text-anchor="middle" x="3064" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3064" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2763,-32C2763,-32 2925,-32 2925,-32 2931,-32 2937,-38 2937,-44 2937,-44 2937,-111 2937,-111 2937,-117 2931,-123 2925,-123 2925,-123 2763,-123 2763,-123 2757,-123 2751,-117 2751,-111 2751,-111 2751,-44 2751,-44 2751,-38 2757,-32 2763,-32"/>
<text text-anchor="middle" x="2844" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2844" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3228,-32C3228,-32 3390,-32 3390,-32 3396,-32 3402,-38 3402,-44 3402,-44 3402,-111 3402,-111 3402,-117 3396,-123 3390,-123 3390,-123 3228,-123 3228,-123 3222,-123 3216,-117 3216,-111 3216,-111 3216,-44 3216,-44 3216,-38 3222,-32 3228,-32"/>
<text text-anchor="middle" x="3309" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3309" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3422,-32C3422,-32 3584,-32 3584,-32 3590,-32 3596,-38 3596,-44 3596,-44 3596,-111 3596,-111 3596,-117 3590,-123 3584,-123 3584,-123 3422,-123 3422,-123 3416,-123 3410,-117 3410,-111 3410,-111 3410,-44 3410,-44 3410,-38 3416,-32 3422,-32"/>
<text text-anchor="middle" x="3503" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3503" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2941,-163C2941,-163 3218,-163 3218,-163 3224,-163 3230,-169 3230,-175 3230,-175 3230,-242 3230,-242 3230,-248 3224,-254 3218,-254 3218,-254 2941,-254 2941,-254 2935,-254 2929,-248 2929,-242 2929,-242 2929,-175 2929,-175 2929,-169 2935,-163 2941,-163"/>
<text text-anchor="middle" x="3079.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3079.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust793" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust793"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M3713,-400C3713,-400 3949,-400 3949,-400 3955,-400 3961,-406 3961,-412 3961,-412 3961,-479 3961,-479 3961,-485 3955,-491 3949,-491 3949,-491 3713,-491 3713,-491 3707,-491 3701,-485 3701,-479 3701,-479 3701,-412 3701,-412 3701,-406 3707,-400 3713,-400"/>
<text text-anchor="middle" x="3831" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="3831" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust796" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust796"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3854,-32C3854,-32 4016,-32 4016,-32 4022,-32 4028,-38 4028,-44 4028,-44 4028,-111 4028,-111 4028,-117 4022,-123 4016,-123 4016,-123 3854,-123 3854,-123 3848,-123 3842,-117 3842,-111 3842,-111 3842,-44 3842,-44 3842,-38 3848,-32 3854,-32"/>
<text text-anchor="middle" x="3935" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="3935" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust802" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust802"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M4034,-163C4034,-163 4270,-163 4270,-163 4276,-163 4282,-169 4282,-175 4282,-175 4282,-242 4282,-242 4282,-248 4276,-254 4270,-254 4270,-254 4034,-254 4034,-254 4028,-254 4022,-248 4022,-242 4022,-242 4022,-175 4022,-175 4022,-169 4028,-163 4034,-163"/>
<text text-anchor="middle" x="4152" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="4152" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust805" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust805"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3634,-163C3634,-163 3702,-163 3702,-163 3708,-163 3714,-169 3714,-175 3714,-175 3714,-242 3714,-242 3714,-248 3708,-254 3702,-254 3702,-254 3634,-254 3634,-254 3628,-254 3622,-248 3622,-242 3622,-242 3622,-175 3622,-175 3622,-169 3628,-163 3634,-163"/>
<text text-anchor="middle" x="3668" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="3668" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust809" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust809"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3734,-163C3734,-163 3802,-163 3802,-163 3808,-163 3814,-169 3814,-175 3814,-175 3814,-242 3814,-242 3814,-248 3808,-254 3802,-254 3802,-254 3734,-254 3734,-254 3728,-254 3722,-248 3722,-242 3722,-242 3722,-175 3722,-175 3722,-169 3728,-163 3734,-163"/>
<text text-anchor="middle" x="3768" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="3768" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust813" class="cluster">
<title>cluster_system_mem_ctrls2</title>
<g id="a_clust813"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls2.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls2.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3834,-163C3834,-163 3902,-163 3902,-163 3908,-163 3914,-169 3914,-175 3914,-175 3914,-242 3914,-242 3914,-248 3908,-254 3902,-254 3902,-254 3834,-254 3834,-254 3828,-254 3822,-248 3822,-242 3822,-242 3822,-175 3822,-175 3822,-169 3828,-163 3834,-163"/>
<text text-anchor="middle" x="3868" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls2 </text>
<text text-anchor="middle" x="3868" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust817" class="cluster">
<title>cluster_system_mem_ctrls3</title>
<g id="a_clust817"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls3.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls3.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3934,-163C3934,-163 4002,-163 4002,-163 4008,-163 4014,-169 4014,-175 4014,-175 4014,-242 4014,-242 4014,-248 4008,-254 4002,-254 4002,-254 3934,-254 3934,-254 3928,-254 3922,-248 3922,-242 3922,-242 3922,-175 3922,-175 3922,-169 3928,-163 3934,-163"/>
<text text-anchor="middle" x="3968" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls3 </text>
<text text-anchor="middle" x="3968" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M3865.5,-539.5C3865.5,-539.5 3932.5,-539.5 3932.5,-539.5 3938.5,-539.5 3944.5,-545.5 3944.5,-551.5 3944.5,-551.5 3944.5,-563.5 3944.5,-563.5 3944.5,-569.5 3938.5,-575.5 3932.5,-575.5 3932.5,-575.5 3865.5,-575.5 3865.5,-575.5 3859.5,-575.5 3853.5,-569.5 3853.5,-563.5 3853.5,-563.5 3853.5,-551.5 3853.5,-551.5 3853.5,-545.5 3859.5,-539.5 3865.5,-539.5"/>
<text text-anchor="middle" x="3899" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3857,-408.5C3857,-408.5 3941,-408.5 3941,-408.5 3947,-408.5 3953,-414.5 3953,-420.5 3953,-420.5 3953,-432.5 3953,-432.5 3953,-438.5 3947,-444.5 3941,-444.5 3941,-444.5 3857,-444.5 3857,-444.5 3851,-444.5 3845,-438.5 3845,-432.5 3845,-432.5 3845,-420.5 3845,-420.5 3845,-414.5 3851,-408.5 3857,-408.5"/>
<text text-anchor="middle" x="3899" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3899,-539.37C3899,-517.78 3899,-480.41 3899,-454.85"/>
<polygon fill="black" stroke="black" points="3902.5,-454.7 3899,-444.7 3895.5,-454.7 3902.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7111,-171.5C7111,-171.5 7173,-171.5 7173,-171.5 7179,-171.5 7185,-177.5 7185,-183.5 7185,-183.5 7185,-195.5 7185,-195.5 7185,-201.5 7179,-207.5 7173,-207.5 7173,-207.5 7111,-207.5 7111,-207.5 7105,-207.5 7099,-201.5 7099,-195.5 7099,-195.5 7099,-183.5 7099,-183.5 7099,-177.5 7105,-171.5 7111,-171.5"/>
<text text-anchor="middle" x="7142" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7301.5,-40.5C7301.5,-40.5 7348.5,-40.5 7348.5,-40.5 7354.5,-40.5 7360.5,-46.5 7360.5,-52.5 7360.5,-52.5 7360.5,-64.5 7360.5,-64.5 7360.5,-70.5 7354.5,-76.5 7348.5,-76.5 7348.5,-76.5 7301.5,-76.5 7301.5,-76.5 7295.5,-76.5 7289.5,-70.5 7289.5,-64.5 7289.5,-64.5 7289.5,-52.5 7289.5,-52.5 7289.5,-46.5 7295.5,-40.5 7301.5,-40.5"/>
<text text-anchor="middle" x="7325" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M7158.32,-171.48C7167.26,-163.04 7178.96,-153.32 7191,-147 7227.28,-127.97 7246.39,-146.43 7280,-123 7293.56,-113.55 7304.43,-98.63 7312.09,-85.63"/>
<polygon fill="black" stroke="black" points="7315.31,-87.05 7317.1,-76.61 7309.19,-83.66 7315.31,-87.05"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7001.5,-171.5C7001.5,-171.5 7068.5,-171.5 7068.5,-171.5 7074.5,-171.5 7080.5,-177.5 7080.5,-183.5 7080.5,-183.5 7080.5,-195.5 7080.5,-195.5 7080.5,-201.5 7074.5,-207.5 7068.5,-207.5 7068.5,-207.5 7001.5,-207.5 7001.5,-207.5 6995.5,-207.5 6989.5,-201.5 6989.5,-195.5 6989.5,-195.5 6989.5,-183.5 6989.5,-183.5 6989.5,-177.5 6995.5,-171.5 7001.5,-171.5"/>
<text text-anchor="middle" x="7035" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7107.5,-40.5C7107.5,-40.5 7154.5,-40.5 7154.5,-40.5 7160.5,-40.5 7166.5,-46.5 7166.5,-52.5 7166.5,-52.5 7166.5,-64.5 7166.5,-64.5 7166.5,-70.5 7160.5,-76.5 7154.5,-76.5 7154.5,-76.5 7107.5,-76.5 7107.5,-76.5 7101.5,-76.5 7095.5,-70.5 7095.5,-64.5 7095.5,-64.5 7095.5,-52.5 7095.5,-52.5 7095.5,-46.5 7101.5,-40.5 7107.5,-40.5"/>
<text text-anchor="middle" x="7131" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M7048.64,-171.42C7059.03,-158.3 7073.62,-139.66 7086,-123 7095.18,-110.64 7105.11,-96.7 7113.29,-85.04"/>
<polygon fill="black" stroke="black" points="7116.31,-86.83 7119.17,-76.63 7110.58,-82.82 7116.31,-86.83"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7540,-171.5C7540,-171.5 7570,-171.5 7570,-171.5 7576,-171.5 7582,-177.5 7582,-183.5 7582,-183.5 7582,-195.5 7582,-195.5 7582,-201.5 7576,-207.5 7570,-207.5 7570,-207.5 7540,-207.5 7540,-207.5 7534,-207.5 7528,-201.5 7528,-195.5 7528,-195.5 7528,-183.5 7528,-183.5 7528,-177.5 7534,-171.5 7540,-171.5"/>
<text text-anchor="middle" x="7555" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7503.5,-40.5C7503.5,-40.5 7550.5,-40.5 7550.5,-40.5 7556.5,-40.5 7562.5,-46.5 7562.5,-52.5 7562.5,-52.5 7562.5,-64.5 7562.5,-64.5 7562.5,-70.5 7556.5,-76.5 7550.5,-76.5 7550.5,-76.5 7503.5,-76.5 7503.5,-76.5 7497.5,-76.5 7491.5,-70.5 7491.5,-64.5 7491.5,-64.5 7491.5,-52.5 7491.5,-52.5 7491.5,-46.5 7497.5,-40.5 7503.5,-40.5"/>
<text text-anchor="middle" x="7527" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7551.28,-171.37C7546.57,-149.68 7538.41,-112.08 7532.86,-86.51"/>
<polygon fill="black" stroke="black" points="7536.28,-85.73 7530.73,-76.7 7529.43,-87.22 7536.28,-85.73"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7715,-171.5C7715,-171.5 7745,-171.5 7745,-171.5 7751,-171.5 7757,-177.5 7757,-183.5 7757,-183.5 7757,-195.5 7757,-195.5 7757,-201.5 7751,-207.5 7745,-207.5 7745,-207.5 7715,-207.5 7715,-207.5 7709,-207.5 7703,-201.5 7703,-195.5 7703,-195.5 7703,-183.5 7703,-183.5 7703,-177.5 7709,-171.5 7715,-171.5"/>
<text text-anchor="middle" x="7730" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7701.5,-40.5C7701.5,-40.5 7748.5,-40.5 7748.5,-40.5 7754.5,-40.5 7760.5,-46.5 7760.5,-52.5 7760.5,-52.5 7760.5,-64.5 7760.5,-64.5 7760.5,-70.5 7754.5,-76.5 7748.5,-76.5 7748.5,-76.5 7701.5,-76.5 7701.5,-76.5 7695.5,-76.5 7689.5,-70.5 7689.5,-64.5 7689.5,-64.5 7689.5,-52.5 7689.5,-52.5 7689.5,-46.5 7695.5,-40.5 7701.5,-40.5"/>
<text text-anchor="middle" x="7725" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7729.34,-171.37C7728.5,-149.78 7727.05,-112.41 7726.06,-86.85"/>
<polygon fill="black" stroke="black" points="7729.55,-86.56 7725.67,-76.7 7722.56,-86.83 7729.55,-86.56"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7203,-40.5C7203,-40.5 7259,-40.5 7259,-40.5 7265,-40.5 7271,-46.5 7271,-52.5 7271,-52.5 7271,-64.5 7271,-64.5 7271,-70.5 7265,-76.5 7259,-76.5 7259,-76.5 7203,-76.5 7203,-76.5 7197,-76.5 7191,-70.5 7191,-64.5 7191,-64.5 7191,-52.5 7191,-52.5 7191,-46.5 7197,-40.5 7203,-40.5"/>
<text text-anchor="middle" x="7231" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7009,-40.5C7009,-40.5 7065,-40.5 7065,-40.5 7071,-40.5 7077,-46.5 7077,-52.5 7077,-52.5 7077,-64.5 7077,-64.5 7077,-70.5 7071,-76.5 7065,-76.5 7065,-76.5 7009,-76.5 7009,-76.5 7003,-76.5 6997,-70.5 6997,-64.5 6997,-64.5 6997,-52.5 6997,-52.5 6997,-46.5 7003,-40.5 7009,-40.5"/>
<text text-anchor="middle" x="7037" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7405,-40.5C7405,-40.5 7461,-40.5 7461,-40.5 7467,-40.5 7473,-46.5 7473,-52.5 7473,-52.5 7473,-64.5 7473,-64.5 7473,-70.5 7467,-76.5 7461,-76.5 7461,-76.5 7405,-76.5 7405,-76.5 7399,-76.5 7393,-70.5 7393,-64.5 7393,-64.5 7393,-52.5 7393,-52.5 7393,-46.5 7399,-40.5 7405,-40.5"/>
<text text-anchor="middle" x="7433" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7603,-40.5C7603,-40.5 7659,-40.5 7659,-40.5 7665,-40.5 7671,-46.5 7671,-52.5 7671,-52.5 7671,-64.5 7671,-64.5 7671,-70.5 7665,-76.5 7659,-76.5 7659,-76.5 7603,-76.5 7603,-76.5 7597,-76.5 7591,-70.5 7591,-64.5 7591,-64.5 7591,-52.5 7591,-52.5 7591,-46.5 7597,-40.5 7603,-40.5"/>
<text text-anchor="middle" x="7631" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7404.5,-171.5C7404.5,-171.5 7475.5,-171.5 7475.5,-171.5 7481.5,-171.5 7487.5,-177.5 7487.5,-183.5 7487.5,-183.5 7487.5,-195.5 7487.5,-195.5 7487.5,-201.5 7481.5,-207.5 7475.5,-207.5 7475.5,-207.5 7404.5,-207.5 7404.5,-207.5 7398.5,-207.5 7392.5,-201.5 7392.5,-195.5 7392.5,-195.5 7392.5,-183.5 7392.5,-183.5 7392.5,-177.5 7398.5,-171.5 7404.5,-171.5"/>
<text text-anchor="middle" x="7440" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7287.5,-171.5C7287.5,-171.5 7362.5,-171.5 7362.5,-171.5 7368.5,-171.5 7374.5,-177.5 7374.5,-183.5 7374.5,-183.5 7374.5,-195.5 7374.5,-195.5 7374.5,-201.5 7368.5,-207.5 7362.5,-207.5 7362.5,-207.5 7287.5,-207.5 7287.5,-207.5 7281.5,-207.5 7275.5,-201.5 7275.5,-195.5 7275.5,-195.5 7275.5,-183.5 7275.5,-183.5 7275.5,-177.5 7281.5,-171.5 7287.5,-171.5"/>
<text text-anchor="middle" x="7325" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7215,-171.5C7215,-171.5 7245,-171.5 7245,-171.5 7251,-171.5 7257,-177.5 7257,-183.5 7257,-183.5 7257,-195.5 7257,-195.5 7257,-201.5 7251,-207.5 7245,-207.5 7245,-207.5 7215,-207.5 7215,-207.5 7209,-207.5 7203,-201.5 7203,-195.5 7203,-195.5 7203,-183.5 7203,-183.5 7203,-177.5 7209,-171.5 7215,-171.5"/>
<text text-anchor="middle" x="7230" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5317,-171.5C5317,-171.5 5379,-171.5 5379,-171.5 5385,-171.5 5391,-177.5 5391,-183.5 5391,-183.5 5391,-195.5 5391,-195.5 5391,-201.5 5385,-207.5 5379,-207.5 5379,-207.5 5317,-207.5 5317,-207.5 5311,-207.5 5305,-201.5 5305,-195.5 5305,-195.5 5305,-183.5 5305,-183.5 5305,-177.5 5311,-171.5 5317,-171.5"/>
<text text-anchor="middle" x="5348" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5507.5,-40.5C5507.5,-40.5 5554.5,-40.5 5554.5,-40.5 5560.5,-40.5 5566.5,-46.5 5566.5,-52.5 5566.5,-52.5 5566.5,-64.5 5566.5,-64.5 5566.5,-70.5 5560.5,-76.5 5554.5,-76.5 5554.5,-76.5 5507.5,-76.5 5507.5,-76.5 5501.5,-76.5 5495.5,-70.5 5495.5,-64.5 5495.5,-64.5 5495.5,-52.5 5495.5,-52.5 5495.5,-46.5 5501.5,-40.5 5507.5,-40.5"/>
<text text-anchor="middle" x="5531" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5364.32,-171.48C5373.26,-163.04 5384.96,-153.32 5397,-147 5433.28,-127.97 5452.39,-146.43 5486,-123 5499.56,-113.55 5510.43,-98.63 5518.09,-85.63"/>
<polygon fill="black" stroke="black" points="5521.31,-87.05 5523.1,-76.61 5515.19,-83.66 5521.31,-87.05"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5207.5,-171.5C5207.5,-171.5 5274.5,-171.5 5274.5,-171.5 5280.5,-171.5 5286.5,-177.5 5286.5,-183.5 5286.5,-183.5 5286.5,-195.5 5286.5,-195.5 5286.5,-201.5 5280.5,-207.5 5274.5,-207.5 5274.5,-207.5 5207.5,-207.5 5207.5,-207.5 5201.5,-207.5 5195.5,-201.5 5195.5,-195.5 5195.5,-195.5 5195.5,-183.5 5195.5,-183.5 5195.5,-177.5 5201.5,-171.5 5207.5,-171.5"/>
<text text-anchor="middle" x="5241" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5313.5,-40.5C5313.5,-40.5 5360.5,-40.5 5360.5,-40.5 5366.5,-40.5 5372.5,-46.5 5372.5,-52.5 5372.5,-52.5 5372.5,-64.5 5372.5,-64.5 5372.5,-70.5 5366.5,-76.5 5360.5,-76.5 5360.5,-76.5 5313.5,-76.5 5313.5,-76.5 5307.5,-76.5 5301.5,-70.5 5301.5,-64.5 5301.5,-64.5 5301.5,-52.5 5301.5,-52.5 5301.5,-46.5 5307.5,-40.5 5313.5,-40.5"/>
<text text-anchor="middle" x="5337" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M5254.64,-171.42C5265.03,-158.3 5279.62,-139.66 5292,-123 5301.18,-110.64 5311.11,-96.7 5319.29,-85.04"/>
<polygon fill="black" stroke="black" points="5322.31,-86.83 5325.17,-76.63 5316.58,-82.82 5322.31,-86.83"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5746,-171.5C5746,-171.5 5776,-171.5 5776,-171.5 5782,-171.5 5788,-177.5 5788,-183.5 5788,-183.5 5788,-195.5 5788,-195.5 5788,-201.5 5782,-207.5 5776,-207.5 5776,-207.5 5746,-207.5 5746,-207.5 5740,-207.5 5734,-201.5 5734,-195.5 5734,-195.5 5734,-183.5 5734,-183.5 5734,-177.5 5740,-171.5 5746,-171.5"/>
<text text-anchor="middle" x="5761" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5709.5,-40.5C5709.5,-40.5 5756.5,-40.5 5756.5,-40.5 5762.5,-40.5 5768.5,-46.5 5768.5,-52.5 5768.5,-52.5 5768.5,-64.5 5768.5,-64.5 5768.5,-70.5 5762.5,-76.5 5756.5,-76.5 5756.5,-76.5 5709.5,-76.5 5709.5,-76.5 5703.5,-76.5 5697.5,-70.5 5697.5,-64.5 5697.5,-64.5 5697.5,-52.5 5697.5,-52.5 5697.5,-46.5 5703.5,-40.5 5709.5,-40.5"/>
<text text-anchor="middle" x="5733" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5757.28,-171.37C5752.57,-149.68 5744.41,-112.08 5738.86,-86.51"/>
<polygon fill="black" stroke="black" points="5742.28,-85.73 5736.73,-76.7 5735.43,-87.22 5742.28,-85.73"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5921,-171.5C5921,-171.5 5951,-171.5 5951,-171.5 5957,-171.5 5963,-177.5 5963,-183.5 5963,-183.5 5963,-195.5 5963,-195.5 5963,-201.5 5957,-207.5 5951,-207.5 5951,-207.5 5921,-207.5 5921,-207.5 5915,-207.5 5909,-201.5 5909,-195.5 5909,-195.5 5909,-183.5 5909,-183.5 5909,-177.5 5915,-171.5 5921,-171.5"/>
<text text-anchor="middle" x="5936" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5907.5,-40.5C5907.5,-40.5 5954.5,-40.5 5954.5,-40.5 5960.5,-40.5 5966.5,-46.5 5966.5,-52.5 5966.5,-52.5 5966.5,-64.5 5966.5,-64.5 5966.5,-70.5 5960.5,-76.5 5954.5,-76.5 5954.5,-76.5 5907.5,-76.5 5907.5,-76.5 5901.5,-76.5 5895.5,-70.5 5895.5,-64.5 5895.5,-64.5 5895.5,-52.5 5895.5,-52.5 5895.5,-46.5 5901.5,-40.5 5907.5,-40.5"/>
<text text-anchor="middle" x="5931" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5935.34,-171.37C5934.5,-149.78 5933.05,-112.41 5932.06,-86.85"/>
<polygon fill="black" stroke="black" points="5935.55,-86.56 5931.67,-76.7 5928.56,-86.83 5935.55,-86.56"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5409,-40.5C5409,-40.5 5465,-40.5 5465,-40.5 5471,-40.5 5477,-46.5 5477,-52.5 5477,-52.5 5477,-64.5 5477,-64.5 5477,-70.5 5471,-76.5 5465,-76.5 5465,-76.5 5409,-76.5 5409,-76.5 5403,-76.5 5397,-70.5 5397,-64.5 5397,-64.5 5397,-52.5 5397,-52.5 5397,-46.5 5403,-40.5 5409,-40.5"/>
<text text-anchor="middle" x="5437" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5215,-40.5C5215,-40.5 5271,-40.5 5271,-40.5 5277,-40.5 5283,-46.5 5283,-52.5 5283,-52.5 5283,-64.5 5283,-64.5 5283,-70.5 5277,-76.5 5271,-76.5 5271,-76.5 5215,-76.5 5215,-76.5 5209,-76.5 5203,-70.5 5203,-64.5 5203,-64.5 5203,-52.5 5203,-52.5 5203,-46.5 5209,-40.5 5215,-40.5"/>
<text text-anchor="middle" x="5243" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5611,-40.5C5611,-40.5 5667,-40.5 5667,-40.5 5673,-40.5 5679,-46.5 5679,-52.5 5679,-52.5 5679,-64.5 5679,-64.5 5679,-70.5 5673,-76.5 5667,-76.5 5667,-76.5 5611,-76.5 5611,-76.5 5605,-76.5 5599,-70.5 5599,-64.5 5599,-64.5 5599,-52.5 5599,-52.5 5599,-46.5 5605,-40.5 5611,-40.5"/>
<text text-anchor="middle" x="5639" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5809,-40.5C5809,-40.5 5865,-40.5 5865,-40.5 5871,-40.5 5877,-46.5 5877,-52.5 5877,-52.5 5877,-64.5 5877,-64.5 5877,-70.5 5871,-76.5 5865,-76.5 5865,-76.5 5809,-76.5 5809,-76.5 5803,-76.5 5797,-70.5 5797,-64.5 5797,-64.5 5797,-52.5 5797,-52.5 5797,-46.5 5803,-40.5 5809,-40.5"/>
<text text-anchor="middle" x="5837" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5610.5,-171.5C5610.5,-171.5 5681.5,-171.5 5681.5,-171.5 5687.5,-171.5 5693.5,-177.5 5693.5,-183.5 5693.5,-183.5 5693.5,-195.5 5693.5,-195.5 5693.5,-201.5 5687.5,-207.5 5681.5,-207.5 5681.5,-207.5 5610.5,-207.5 5610.5,-207.5 5604.5,-207.5 5598.5,-201.5 5598.5,-195.5 5598.5,-195.5 5598.5,-183.5 5598.5,-183.5 5598.5,-177.5 5604.5,-171.5 5610.5,-171.5"/>
<text text-anchor="middle" x="5646" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5493.5,-171.5C5493.5,-171.5 5568.5,-171.5 5568.5,-171.5 5574.5,-171.5 5580.5,-177.5 5580.5,-183.5 5580.5,-183.5 5580.5,-195.5 5580.5,-195.5 5580.5,-201.5 5574.5,-207.5 5568.5,-207.5 5568.5,-207.5 5493.5,-207.5 5493.5,-207.5 5487.5,-207.5 5481.5,-201.5 5481.5,-195.5 5481.5,-195.5 5481.5,-183.5 5481.5,-183.5 5481.5,-177.5 5487.5,-171.5 5493.5,-171.5"/>
<text text-anchor="middle" x="5531" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5421,-171.5C5421,-171.5 5451,-171.5 5451,-171.5 5457,-171.5 5463,-177.5 5463,-183.5 5463,-183.5 5463,-195.5 5463,-195.5 5463,-201.5 5457,-207.5 5451,-207.5 5451,-207.5 5421,-207.5 5421,-207.5 5415,-207.5 5409,-201.5 5409,-195.5 5409,-195.5 5409,-183.5 5409,-183.5 5409,-177.5 5415,-171.5 5421,-171.5"/>
<text text-anchor="middle" x="5436" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6214,-171.5C6214,-171.5 6276,-171.5 6276,-171.5 6282,-171.5 6288,-177.5 6288,-183.5 6288,-183.5 6288,-195.5 6288,-195.5 6288,-201.5 6282,-207.5 6276,-207.5 6276,-207.5 6214,-207.5 6214,-207.5 6208,-207.5 6202,-201.5 6202,-195.5 6202,-195.5 6202,-183.5 6202,-183.5 6202,-177.5 6208,-171.5 6214,-171.5"/>
<text text-anchor="middle" x="6245" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6404.5,-40.5C6404.5,-40.5 6451.5,-40.5 6451.5,-40.5 6457.5,-40.5 6463.5,-46.5 6463.5,-52.5 6463.5,-52.5 6463.5,-64.5 6463.5,-64.5 6463.5,-70.5 6457.5,-76.5 6451.5,-76.5 6451.5,-76.5 6404.5,-76.5 6404.5,-76.5 6398.5,-76.5 6392.5,-70.5 6392.5,-64.5 6392.5,-64.5 6392.5,-52.5 6392.5,-52.5 6392.5,-46.5 6398.5,-40.5 6404.5,-40.5"/>
<text text-anchor="middle" x="6428" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M6261.32,-171.48C6270.26,-163.04 6281.96,-153.32 6294,-147 6330.28,-127.97 6349.39,-146.43 6383,-123 6396.56,-113.55 6407.43,-98.63 6415.09,-85.63"/>
<polygon fill="black" stroke="black" points="6418.31,-87.05 6420.1,-76.61 6412.19,-83.66 6418.31,-87.05"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6104.5,-171.5C6104.5,-171.5 6171.5,-171.5 6171.5,-171.5 6177.5,-171.5 6183.5,-177.5 6183.5,-183.5 6183.5,-183.5 6183.5,-195.5 6183.5,-195.5 6183.5,-201.5 6177.5,-207.5 6171.5,-207.5 6171.5,-207.5 6104.5,-207.5 6104.5,-207.5 6098.5,-207.5 6092.5,-201.5 6092.5,-195.5 6092.5,-195.5 6092.5,-183.5 6092.5,-183.5 6092.5,-177.5 6098.5,-171.5 6104.5,-171.5"/>
<text text-anchor="middle" x="6138" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6210.5,-40.5C6210.5,-40.5 6257.5,-40.5 6257.5,-40.5 6263.5,-40.5 6269.5,-46.5 6269.5,-52.5 6269.5,-52.5 6269.5,-64.5 6269.5,-64.5 6269.5,-70.5 6263.5,-76.5 6257.5,-76.5 6257.5,-76.5 6210.5,-76.5 6210.5,-76.5 6204.5,-76.5 6198.5,-70.5 6198.5,-64.5 6198.5,-64.5 6198.5,-52.5 6198.5,-52.5 6198.5,-46.5 6204.5,-40.5 6210.5,-40.5"/>
<text text-anchor="middle" x="6234" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M6151.64,-171.42C6162.03,-158.3 6176.62,-139.66 6189,-123 6198.18,-110.64 6208.11,-96.7 6216.29,-85.04"/>
<polygon fill="black" stroke="black" points="6219.31,-86.83 6222.17,-76.63 6213.58,-82.82 6219.31,-86.83"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6643,-171.5C6643,-171.5 6673,-171.5 6673,-171.5 6679,-171.5 6685,-177.5 6685,-183.5 6685,-183.5 6685,-195.5 6685,-195.5 6685,-201.5 6679,-207.5 6673,-207.5 6673,-207.5 6643,-207.5 6643,-207.5 6637,-207.5 6631,-201.5 6631,-195.5 6631,-195.5 6631,-183.5 6631,-183.5 6631,-177.5 6637,-171.5 6643,-171.5"/>
<text text-anchor="middle" x="6658" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6606.5,-40.5C6606.5,-40.5 6653.5,-40.5 6653.5,-40.5 6659.5,-40.5 6665.5,-46.5 6665.5,-52.5 6665.5,-52.5 6665.5,-64.5 6665.5,-64.5 6665.5,-70.5 6659.5,-76.5 6653.5,-76.5 6653.5,-76.5 6606.5,-76.5 6606.5,-76.5 6600.5,-76.5 6594.5,-70.5 6594.5,-64.5 6594.5,-64.5 6594.5,-52.5 6594.5,-52.5 6594.5,-46.5 6600.5,-40.5 6606.5,-40.5"/>
<text text-anchor="middle" x="6630" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6654.28,-171.37C6649.57,-149.68 6641.41,-112.08 6635.86,-86.51"/>
<polygon fill="black" stroke="black" points="6639.28,-85.73 6633.73,-76.7 6632.43,-87.22 6639.28,-85.73"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6818,-171.5C6818,-171.5 6848,-171.5 6848,-171.5 6854,-171.5 6860,-177.5 6860,-183.5 6860,-183.5 6860,-195.5 6860,-195.5 6860,-201.5 6854,-207.5 6848,-207.5 6848,-207.5 6818,-207.5 6818,-207.5 6812,-207.5 6806,-201.5 6806,-195.5 6806,-195.5 6806,-183.5 6806,-183.5 6806,-177.5 6812,-171.5 6818,-171.5"/>
<text text-anchor="middle" x="6833" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6804.5,-40.5C6804.5,-40.5 6851.5,-40.5 6851.5,-40.5 6857.5,-40.5 6863.5,-46.5 6863.5,-52.5 6863.5,-52.5 6863.5,-64.5 6863.5,-64.5 6863.5,-70.5 6857.5,-76.5 6851.5,-76.5 6851.5,-76.5 6804.5,-76.5 6804.5,-76.5 6798.5,-76.5 6792.5,-70.5 6792.5,-64.5 6792.5,-64.5 6792.5,-52.5 6792.5,-52.5 6792.5,-46.5 6798.5,-40.5 6804.5,-40.5"/>
<text text-anchor="middle" x="6828" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6832.34,-171.37C6831.5,-149.78 6830.05,-112.41 6829.06,-86.85"/>
<polygon fill="black" stroke="black" points="6832.55,-86.56 6828.67,-76.7 6825.56,-86.83 6832.55,-86.56"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6306,-40.5C6306,-40.5 6362,-40.5 6362,-40.5 6368,-40.5 6374,-46.5 6374,-52.5 6374,-52.5 6374,-64.5 6374,-64.5 6374,-70.5 6368,-76.5 6362,-76.5 6362,-76.5 6306,-76.5 6306,-76.5 6300,-76.5 6294,-70.5 6294,-64.5 6294,-64.5 6294,-52.5 6294,-52.5 6294,-46.5 6300,-40.5 6306,-40.5"/>
<text text-anchor="middle" x="6334" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6112,-40.5C6112,-40.5 6168,-40.5 6168,-40.5 6174,-40.5 6180,-46.5 6180,-52.5 6180,-52.5 6180,-64.5 6180,-64.5 6180,-70.5 6174,-76.5 6168,-76.5 6168,-76.5 6112,-76.5 6112,-76.5 6106,-76.5 6100,-70.5 6100,-64.5 6100,-64.5 6100,-52.5 6100,-52.5 6100,-46.5 6106,-40.5 6112,-40.5"/>
<text text-anchor="middle" x="6140" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6508,-40.5C6508,-40.5 6564,-40.5 6564,-40.5 6570,-40.5 6576,-46.5 6576,-52.5 6576,-52.5 6576,-64.5 6576,-64.5 6576,-70.5 6570,-76.5 6564,-76.5 6564,-76.5 6508,-76.5 6508,-76.5 6502,-76.5 6496,-70.5 6496,-64.5 6496,-64.5 6496,-52.5 6496,-52.5 6496,-46.5 6502,-40.5 6508,-40.5"/>
<text text-anchor="middle" x="6536" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6706,-40.5C6706,-40.5 6762,-40.5 6762,-40.5 6768,-40.5 6774,-46.5 6774,-52.5 6774,-52.5 6774,-64.5 6774,-64.5 6774,-70.5 6768,-76.5 6762,-76.5 6762,-76.5 6706,-76.5 6706,-76.5 6700,-76.5 6694,-70.5 6694,-64.5 6694,-64.5 6694,-52.5 6694,-52.5 6694,-46.5 6700,-40.5 6706,-40.5"/>
<text text-anchor="middle" x="6734" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6507.5,-171.5C6507.5,-171.5 6578.5,-171.5 6578.5,-171.5 6584.5,-171.5 6590.5,-177.5 6590.5,-183.5 6590.5,-183.5 6590.5,-195.5 6590.5,-195.5 6590.5,-201.5 6584.5,-207.5 6578.5,-207.5 6578.5,-207.5 6507.5,-207.5 6507.5,-207.5 6501.5,-207.5 6495.5,-201.5 6495.5,-195.5 6495.5,-195.5 6495.5,-183.5 6495.5,-183.5 6495.5,-177.5 6501.5,-171.5 6507.5,-171.5"/>
<text text-anchor="middle" x="6543" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6390.5,-171.5C6390.5,-171.5 6465.5,-171.5 6465.5,-171.5 6471.5,-171.5 6477.5,-177.5 6477.5,-183.5 6477.5,-183.5 6477.5,-195.5 6477.5,-195.5 6477.5,-201.5 6471.5,-207.5 6465.5,-207.5 6465.5,-207.5 6390.5,-207.5 6390.5,-207.5 6384.5,-207.5 6378.5,-201.5 6378.5,-195.5 6378.5,-195.5 6378.5,-183.5 6378.5,-183.5 6378.5,-177.5 6384.5,-171.5 6390.5,-171.5"/>
<text text-anchor="middle" x="6428" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6318,-171.5C6318,-171.5 6348,-171.5 6348,-171.5 6354,-171.5 6360,-177.5 6360,-183.5 6360,-183.5 6360,-195.5 6360,-195.5 6360,-201.5 6354,-207.5 6348,-207.5 6348,-207.5 6318,-207.5 6318,-207.5 6312,-207.5 6306,-201.5 6306,-195.5 6306,-195.5 6306,-183.5 6306,-183.5 6306,-177.5 6312,-171.5 6318,-171.5"/>
<text text-anchor="middle" x="6333" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M154,-171.5C154,-171.5 216,-171.5 216,-171.5 222,-171.5 228,-177.5 228,-183.5 228,-183.5 228,-195.5 228,-195.5 228,-201.5 222,-207.5 216,-207.5 216,-207.5 154,-207.5 154,-207.5 148,-207.5 142,-201.5 142,-195.5 142,-195.5 142,-183.5 142,-183.5 142,-177.5 148,-171.5 154,-171.5"/>
<text text-anchor="middle" x="185" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M300.5,-40.5C300.5,-40.5 347.5,-40.5 347.5,-40.5 353.5,-40.5 359.5,-46.5 359.5,-52.5 359.5,-52.5 359.5,-64.5 359.5,-64.5 359.5,-70.5 353.5,-76.5 347.5,-76.5 347.5,-76.5 300.5,-76.5 300.5,-76.5 294.5,-76.5 288.5,-70.5 288.5,-64.5 288.5,-64.5 288.5,-52.5 288.5,-52.5 288.5,-46.5 294.5,-40.5 300.5,-40.5"/>
<text text-anchor="middle" x="324" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M203.46,-171.37C227.66,-148.91 270.25,-109.38 297.78,-83.83"/>
<polygon fill="black" stroke="black" points="300.52,-86.07 305.47,-76.7 295.75,-80.94 300.52,-86.07"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-171.5C44.5,-171.5 111.5,-171.5 111.5,-171.5 117.5,-171.5 123.5,-177.5 123.5,-183.5 123.5,-183.5 123.5,-195.5 123.5,-195.5 123.5,-201.5 117.5,-207.5 111.5,-207.5 111.5,-207.5 44.5,-207.5 44.5,-207.5 38.5,-207.5 32.5,-201.5 32.5,-195.5 32.5,-195.5 32.5,-183.5 32.5,-183.5 32.5,-177.5 38.5,-171.5 44.5,-171.5"/>
<text text-anchor="middle" x="78" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M80.5,-40.5C80.5,-40.5 127.5,-40.5 127.5,-40.5 133.5,-40.5 139.5,-46.5 139.5,-52.5 139.5,-52.5 139.5,-64.5 139.5,-64.5 139.5,-70.5 133.5,-76.5 127.5,-76.5 127.5,-76.5 80.5,-76.5 80.5,-76.5 74.5,-76.5 68.5,-70.5 68.5,-64.5 68.5,-64.5 68.5,-52.5 68.5,-52.5 68.5,-46.5 74.5,-40.5 80.5,-40.5"/>
<text text-anchor="middle" x="104" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.45,-171.37C85.82,-149.68 93.4,-112.08 98.56,-86.51"/>
<polygon fill="black" stroke="black" points="101.99,-87.2 100.53,-76.7 95.13,-85.81 101.99,-87.2"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M583,-171.5C583,-171.5 613,-171.5 613,-171.5 619,-171.5 625,-177.5 625,-183.5 625,-183.5 625,-195.5 625,-195.5 625,-201.5 619,-207.5 613,-207.5 613,-207.5 583,-207.5 583,-207.5 577,-207.5 571,-201.5 571,-195.5 571,-195.5 571,-183.5 571,-183.5 571,-177.5 577,-171.5 583,-171.5"/>
<text text-anchor="middle" x="598" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M545.5,-40.5C545.5,-40.5 592.5,-40.5 592.5,-40.5 598.5,-40.5 604.5,-46.5 604.5,-52.5 604.5,-52.5 604.5,-64.5 604.5,-64.5 604.5,-70.5 598.5,-76.5 592.5,-76.5 592.5,-76.5 545.5,-76.5 545.5,-76.5 539.5,-76.5 533.5,-70.5 533.5,-64.5 533.5,-64.5 533.5,-52.5 533.5,-52.5 533.5,-46.5 539.5,-40.5 545.5,-40.5"/>
<text text-anchor="middle" x="569" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.15,-171.37C589.27,-149.68 580.82,-112.08 575.07,-86.51"/>
<polygon fill="black" stroke="black" points="578.48,-85.69 572.87,-76.7 571.65,-87.23 578.48,-85.69"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M758,-171.5C758,-171.5 788,-171.5 788,-171.5 794,-171.5 800,-177.5 800,-183.5 800,-183.5 800,-195.5 800,-195.5 800,-201.5 794,-207.5 788,-207.5 788,-207.5 758,-207.5 758,-207.5 752,-207.5 746,-201.5 746,-195.5 746,-195.5 746,-183.5 746,-183.5 746,-177.5 752,-171.5 758,-171.5"/>
<text text-anchor="middle" x="773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M739.5,-40.5C739.5,-40.5 786.5,-40.5 786.5,-40.5 792.5,-40.5 798.5,-46.5 798.5,-52.5 798.5,-52.5 798.5,-64.5 798.5,-64.5 798.5,-70.5 792.5,-76.5 786.5,-76.5 786.5,-76.5 739.5,-76.5 739.5,-76.5 733.5,-76.5 727.5,-70.5 727.5,-64.5 727.5,-64.5 727.5,-52.5 727.5,-52.5 727.5,-46.5 733.5,-40.5 739.5,-40.5"/>
<text text-anchor="middle" x="763" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.67,-171.37C770,-149.78 767.1,-112.41 765.12,-86.85"/>
<polygon fill="black" stroke="black" points="768.6,-86.4 764.33,-76.7 761.62,-86.94 768.6,-86.4"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M390,-40.5C390,-40.5 446,-40.5 446,-40.5 452,-40.5 458,-46.5 458,-52.5 458,-52.5 458,-64.5 458,-64.5 458,-70.5 452,-76.5 446,-76.5 446,-76.5 390,-76.5 390,-76.5 384,-76.5 378,-70.5 378,-64.5 378,-64.5 378,-52.5 378,-52.5 378,-46.5 384,-40.5 390,-40.5"/>
<text text-anchor="middle" x="418" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M170,-40.5C170,-40.5 226,-40.5 226,-40.5 232,-40.5 238,-46.5 238,-52.5 238,-52.5 238,-64.5 238,-64.5 238,-70.5 232,-76.5 226,-76.5 226,-76.5 170,-76.5 170,-76.5 164,-76.5 158,-70.5 158,-64.5 158,-64.5 158,-52.5 158,-52.5 158,-46.5 164,-40.5 170,-40.5"/>
<text text-anchor="middle" x="198" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M635,-40.5C635,-40.5 691,-40.5 691,-40.5 697,-40.5 703,-46.5 703,-52.5 703,-52.5 703,-64.5 703,-64.5 703,-70.5 697,-76.5 691,-76.5 691,-76.5 635,-76.5 635,-76.5 629,-76.5 623,-70.5 623,-64.5 623,-64.5 623,-52.5 623,-52.5 623,-46.5 629,-40.5 635,-40.5"/>
<text text-anchor="middle" x="663" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M829,-40.5C829,-40.5 885,-40.5 885,-40.5 891,-40.5 897,-46.5 897,-52.5 897,-52.5 897,-64.5 897,-64.5 897,-70.5 891,-76.5 885,-76.5 885,-76.5 829,-76.5 829,-76.5 823,-76.5 817,-70.5 817,-64.5 817,-64.5 817,-52.5 817,-52.5 817,-46.5 823,-40.5 829,-40.5"/>
<text text-anchor="middle" x="857" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M447.5,-171.5C447.5,-171.5 518.5,-171.5 518.5,-171.5 524.5,-171.5 530.5,-177.5 530.5,-183.5 530.5,-183.5 530.5,-195.5 530.5,-195.5 530.5,-201.5 524.5,-207.5 518.5,-207.5 518.5,-207.5 447.5,-207.5 447.5,-207.5 441.5,-207.5 435.5,-201.5 435.5,-195.5 435.5,-195.5 435.5,-183.5 435.5,-183.5 435.5,-177.5 441.5,-171.5 447.5,-171.5"/>
<text text-anchor="middle" x="483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M330.5,-171.5C330.5,-171.5 405.5,-171.5 405.5,-171.5 411.5,-171.5 417.5,-177.5 417.5,-183.5 417.5,-183.5 417.5,-195.5 417.5,-195.5 417.5,-201.5 411.5,-207.5 405.5,-207.5 405.5,-207.5 330.5,-207.5 330.5,-207.5 324.5,-207.5 318.5,-201.5 318.5,-195.5 318.5,-195.5 318.5,-183.5 318.5,-183.5 318.5,-177.5 324.5,-171.5 330.5,-171.5"/>
<text text-anchor="middle" x="368" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M258,-171.5C258,-171.5 288,-171.5 288,-171.5 294,-171.5 300,-177.5 300,-183.5 300,-183.5 300,-195.5 300,-195.5 300,-201.5 294,-207.5 288,-207.5 288,-207.5 258,-207.5 258,-207.5 252,-207.5 246,-201.5 246,-195.5 246,-195.5 246,-183.5 246,-183.5 246,-177.5 252,-171.5 258,-171.5"/>
<text text-anchor="middle" x="273" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1051,-171.5C1051,-171.5 1113,-171.5 1113,-171.5 1119,-171.5 1125,-177.5 1125,-183.5 1125,-183.5 1125,-195.5 1125,-195.5 1125,-201.5 1119,-207.5 1113,-207.5 1113,-207.5 1051,-207.5 1051,-207.5 1045,-207.5 1039,-201.5 1039,-195.5 1039,-195.5 1039,-183.5 1039,-183.5 1039,-177.5 1045,-171.5 1051,-171.5"/>
<text text-anchor="middle" x="1082" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1197.5,-40.5C1197.5,-40.5 1244.5,-40.5 1244.5,-40.5 1250.5,-40.5 1256.5,-46.5 1256.5,-52.5 1256.5,-52.5 1256.5,-64.5 1256.5,-64.5 1256.5,-70.5 1250.5,-76.5 1244.5,-76.5 1244.5,-76.5 1197.5,-76.5 1197.5,-76.5 1191.5,-76.5 1185.5,-70.5 1185.5,-64.5 1185.5,-64.5 1185.5,-52.5 1185.5,-52.5 1185.5,-46.5 1191.5,-40.5 1197.5,-40.5"/>
<text text-anchor="middle" x="1221" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1100.46,-171.37C1124.66,-148.91 1167.25,-109.38 1194.78,-83.83"/>
<polygon fill="black" stroke="black" points="1197.52,-86.07 1202.47,-76.7 1192.75,-80.94 1197.52,-86.07"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M941.5,-171.5C941.5,-171.5 1008.5,-171.5 1008.5,-171.5 1014.5,-171.5 1020.5,-177.5 1020.5,-183.5 1020.5,-183.5 1020.5,-195.5 1020.5,-195.5 1020.5,-201.5 1014.5,-207.5 1008.5,-207.5 1008.5,-207.5 941.5,-207.5 941.5,-207.5 935.5,-207.5 929.5,-201.5 929.5,-195.5 929.5,-195.5 929.5,-183.5 929.5,-183.5 929.5,-177.5 935.5,-171.5 941.5,-171.5"/>
<text text-anchor="middle" x="975" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M977.5,-40.5C977.5,-40.5 1024.5,-40.5 1024.5,-40.5 1030.5,-40.5 1036.5,-46.5 1036.5,-52.5 1036.5,-52.5 1036.5,-64.5 1036.5,-64.5 1036.5,-70.5 1030.5,-76.5 1024.5,-76.5 1024.5,-76.5 977.5,-76.5 977.5,-76.5 971.5,-76.5 965.5,-70.5 965.5,-64.5 965.5,-64.5 965.5,-52.5 965.5,-52.5 965.5,-46.5 971.5,-40.5 977.5,-40.5"/>
<text text-anchor="middle" x="1001" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M978.45,-171.37C982.82,-149.68 990.4,-112.08 995.56,-86.51"/>
<polygon fill="black" stroke="black" points="998.99,-87.2 997.53,-76.7 992.13,-85.81 998.99,-87.2"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1480,-171.5C1480,-171.5 1510,-171.5 1510,-171.5 1516,-171.5 1522,-177.5 1522,-183.5 1522,-183.5 1522,-195.5 1522,-195.5 1522,-201.5 1516,-207.5 1510,-207.5 1510,-207.5 1480,-207.5 1480,-207.5 1474,-207.5 1468,-201.5 1468,-195.5 1468,-195.5 1468,-183.5 1468,-183.5 1468,-177.5 1474,-171.5 1480,-171.5"/>
<text text-anchor="middle" x="1495" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1442.5,-40.5C1442.5,-40.5 1489.5,-40.5 1489.5,-40.5 1495.5,-40.5 1501.5,-46.5 1501.5,-52.5 1501.5,-52.5 1501.5,-64.5 1501.5,-64.5 1501.5,-70.5 1495.5,-76.5 1489.5,-76.5 1489.5,-76.5 1442.5,-76.5 1442.5,-76.5 1436.5,-76.5 1430.5,-70.5 1430.5,-64.5 1430.5,-64.5 1430.5,-52.5 1430.5,-52.5 1430.5,-46.5 1436.5,-40.5 1442.5,-40.5"/>
<text text-anchor="middle" x="1466" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1491.15,-171.37C1486.27,-149.68 1477.82,-112.08 1472.07,-86.51"/>
<polygon fill="black" stroke="black" points="1475.48,-85.69 1469.87,-76.7 1468.65,-87.23 1475.48,-85.69"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1655,-171.5C1655,-171.5 1685,-171.5 1685,-171.5 1691,-171.5 1697,-177.5 1697,-183.5 1697,-183.5 1697,-195.5 1697,-195.5 1697,-201.5 1691,-207.5 1685,-207.5 1685,-207.5 1655,-207.5 1655,-207.5 1649,-207.5 1643,-201.5 1643,-195.5 1643,-195.5 1643,-183.5 1643,-183.5 1643,-177.5 1649,-171.5 1655,-171.5"/>
<text text-anchor="middle" x="1670" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1636.5,-40.5C1636.5,-40.5 1683.5,-40.5 1683.5,-40.5 1689.5,-40.5 1695.5,-46.5 1695.5,-52.5 1695.5,-52.5 1695.5,-64.5 1695.5,-64.5 1695.5,-70.5 1689.5,-76.5 1683.5,-76.5 1683.5,-76.5 1636.5,-76.5 1636.5,-76.5 1630.5,-76.5 1624.5,-70.5 1624.5,-64.5 1624.5,-64.5 1624.5,-52.5 1624.5,-52.5 1624.5,-46.5 1630.5,-40.5 1636.5,-40.5"/>
<text text-anchor="middle" x="1660" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1668.67,-171.37C1667,-149.78 1664.1,-112.41 1662.12,-86.85"/>
<polygon fill="black" stroke="black" points="1665.6,-86.4 1661.33,-76.7 1658.62,-86.94 1665.6,-86.4"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1287,-40.5C1287,-40.5 1343,-40.5 1343,-40.5 1349,-40.5 1355,-46.5 1355,-52.5 1355,-52.5 1355,-64.5 1355,-64.5 1355,-70.5 1349,-76.5 1343,-76.5 1343,-76.5 1287,-76.5 1287,-76.5 1281,-76.5 1275,-70.5 1275,-64.5 1275,-64.5 1275,-52.5 1275,-52.5 1275,-46.5 1281,-40.5 1287,-40.5"/>
<text text-anchor="middle" x="1315" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1067,-40.5C1067,-40.5 1123,-40.5 1123,-40.5 1129,-40.5 1135,-46.5 1135,-52.5 1135,-52.5 1135,-64.5 1135,-64.5 1135,-70.5 1129,-76.5 1123,-76.5 1123,-76.5 1067,-76.5 1067,-76.5 1061,-76.5 1055,-70.5 1055,-64.5 1055,-64.5 1055,-52.5 1055,-52.5 1055,-46.5 1061,-40.5 1067,-40.5"/>
<text text-anchor="middle" x="1095" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1532,-40.5C1532,-40.5 1588,-40.5 1588,-40.5 1594,-40.5 1600,-46.5 1600,-52.5 1600,-52.5 1600,-64.5 1600,-64.5 1600,-70.5 1594,-76.5 1588,-76.5 1588,-76.5 1532,-76.5 1532,-76.5 1526,-76.5 1520,-70.5 1520,-64.5 1520,-64.5 1520,-52.5 1520,-52.5 1520,-46.5 1526,-40.5 1532,-40.5"/>
<text text-anchor="middle" x="1560" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1726,-40.5C1726,-40.5 1782,-40.5 1782,-40.5 1788,-40.5 1794,-46.5 1794,-52.5 1794,-52.5 1794,-64.5 1794,-64.5 1794,-70.5 1788,-76.5 1782,-76.5 1782,-76.5 1726,-76.5 1726,-76.5 1720,-76.5 1714,-70.5 1714,-64.5 1714,-64.5 1714,-52.5 1714,-52.5 1714,-46.5 1720,-40.5 1726,-40.5"/>
<text text-anchor="middle" x="1754" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1344.5,-171.5C1344.5,-171.5 1415.5,-171.5 1415.5,-171.5 1421.5,-171.5 1427.5,-177.5 1427.5,-183.5 1427.5,-183.5 1427.5,-195.5 1427.5,-195.5 1427.5,-201.5 1421.5,-207.5 1415.5,-207.5 1415.5,-207.5 1344.5,-207.5 1344.5,-207.5 1338.5,-207.5 1332.5,-201.5 1332.5,-195.5 1332.5,-195.5 1332.5,-183.5 1332.5,-183.5 1332.5,-177.5 1338.5,-171.5 1344.5,-171.5"/>
<text text-anchor="middle" x="1380" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1227.5,-171.5C1227.5,-171.5 1302.5,-171.5 1302.5,-171.5 1308.5,-171.5 1314.5,-177.5 1314.5,-183.5 1314.5,-183.5 1314.5,-195.5 1314.5,-195.5 1314.5,-201.5 1308.5,-207.5 1302.5,-207.5 1302.5,-207.5 1227.5,-207.5 1227.5,-207.5 1221.5,-207.5 1215.5,-201.5 1215.5,-195.5 1215.5,-195.5 1215.5,-183.5 1215.5,-183.5 1215.5,-177.5 1221.5,-171.5 1227.5,-171.5"/>
<text text-anchor="middle" x="1265" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1155,-171.5C1155,-171.5 1185,-171.5 1185,-171.5 1191,-171.5 1197,-177.5 1197,-183.5 1197,-183.5 1197,-195.5 1197,-195.5 1197,-201.5 1191,-207.5 1185,-207.5 1185,-207.5 1155,-207.5 1155,-207.5 1149,-207.5 1143,-201.5 1143,-195.5 1143,-195.5 1143,-183.5 1143,-183.5 1143,-177.5 1149,-171.5 1155,-171.5"/>
<text text-anchor="middle" x="1170" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1948,-171.5C1948,-171.5 2010,-171.5 2010,-171.5 2016,-171.5 2022,-177.5 2022,-183.5 2022,-183.5 2022,-195.5 2022,-195.5 2022,-201.5 2016,-207.5 2010,-207.5 2010,-207.5 1948,-207.5 1948,-207.5 1942,-207.5 1936,-201.5 1936,-195.5 1936,-195.5 1936,-183.5 1936,-183.5 1936,-177.5 1942,-171.5 1948,-171.5"/>
<text text-anchor="middle" x="1979" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2094.5,-40.5C2094.5,-40.5 2141.5,-40.5 2141.5,-40.5 2147.5,-40.5 2153.5,-46.5 2153.5,-52.5 2153.5,-52.5 2153.5,-64.5 2153.5,-64.5 2153.5,-70.5 2147.5,-76.5 2141.5,-76.5 2141.5,-76.5 2094.5,-76.5 2094.5,-76.5 2088.5,-76.5 2082.5,-70.5 2082.5,-64.5 2082.5,-64.5 2082.5,-52.5 2082.5,-52.5 2082.5,-46.5 2088.5,-40.5 2094.5,-40.5"/>
<text text-anchor="middle" x="2118" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1997.46,-171.37C2021.66,-148.91 2064.25,-109.38 2091.78,-83.83"/>
<polygon fill="black" stroke="black" points="2094.52,-86.07 2099.47,-76.7 2089.75,-80.94 2094.52,-86.07"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1838.5,-171.5C1838.5,-171.5 1905.5,-171.5 1905.5,-171.5 1911.5,-171.5 1917.5,-177.5 1917.5,-183.5 1917.5,-183.5 1917.5,-195.5 1917.5,-195.5 1917.5,-201.5 1911.5,-207.5 1905.5,-207.5 1905.5,-207.5 1838.5,-207.5 1838.5,-207.5 1832.5,-207.5 1826.5,-201.5 1826.5,-195.5 1826.5,-195.5 1826.5,-183.5 1826.5,-183.5 1826.5,-177.5 1832.5,-171.5 1838.5,-171.5"/>
<text text-anchor="middle" x="1872" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1874.5,-40.5C1874.5,-40.5 1921.5,-40.5 1921.5,-40.5 1927.5,-40.5 1933.5,-46.5 1933.5,-52.5 1933.5,-52.5 1933.5,-64.5 1933.5,-64.5 1933.5,-70.5 1927.5,-76.5 1921.5,-76.5 1921.5,-76.5 1874.5,-76.5 1874.5,-76.5 1868.5,-76.5 1862.5,-70.5 1862.5,-64.5 1862.5,-64.5 1862.5,-52.5 1862.5,-52.5 1862.5,-46.5 1868.5,-40.5 1874.5,-40.5"/>
<text text-anchor="middle" x="1898" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1875.45,-171.37C1879.82,-149.68 1887.4,-112.08 1892.56,-86.51"/>
<polygon fill="black" stroke="black" points="1895.99,-87.2 1894.53,-76.7 1889.13,-85.81 1895.99,-87.2"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2377,-171.5C2377,-171.5 2407,-171.5 2407,-171.5 2413,-171.5 2419,-177.5 2419,-183.5 2419,-183.5 2419,-195.5 2419,-195.5 2419,-201.5 2413,-207.5 2407,-207.5 2407,-207.5 2377,-207.5 2377,-207.5 2371,-207.5 2365,-201.5 2365,-195.5 2365,-195.5 2365,-183.5 2365,-183.5 2365,-177.5 2371,-171.5 2377,-171.5"/>
<text text-anchor="middle" x="2392" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2339.5,-40.5C2339.5,-40.5 2386.5,-40.5 2386.5,-40.5 2392.5,-40.5 2398.5,-46.5 2398.5,-52.5 2398.5,-52.5 2398.5,-64.5 2398.5,-64.5 2398.5,-70.5 2392.5,-76.5 2386.5,-76.5 2386.5,-76.5 2339.5,-76.5 2339.5,-76.5 2333.5,-76.5 2327.5,-70.5 2327.5,-64.5 2327.5,-64.5 2327.5,-52.5 2327.5,-52.5 2327.5,-46.5 2333.5,-40.5 2339.5,-40.5"/>
<text text-anchor="middle" x="2363" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2388.15,-171.37C2383.27,-149.68 2374.82,-112.08 2369.07,-86.51"/>
<polygon fill="black" stroke="black" points="2372.48,-85.69 2366.87,-76.7 2365.65,-87.23 2372.48,-85.69"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2552,-171.5C2552,-171.5 2582,-171.5 2582,-171.5 2588,-171.5 2594,-177.5 2594,-183.5 2594,-183.5 2594,-195.5 2594,-195.5 2594,-201.5 2588,-207.5 2582,-207.5 2582,-207.5 2552,-207.5 2552,-207.5 2546,-207.5 2540,-201.5 2540,-195.5 2540,-195.5 2540,-183.5 2540,-183.5 2540,-177.5 2546,-171.5 2552,-171.5"/>
<text text-anchor="middle" x="2567" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2533.5,-40.5C2533.5,-40.5 2580.5,-40.5 2580.5,-40.5 2586.5,-40.5 2592.5,-46.5 2592.5,-52.5 2592.5,-52.5 2592.5,-64.5 2592.5,-64.5 2592.5,-70.5 2586.5,-76.5 2580.5,-76.5 2580.5,-76.5 2533.5,-76.5 2533.5,-76.5 2527.5,-76.5 2521.5,-70.5 2521.5,-64.5 2521.5,-64.5 2521.5,-52.5 2521.5,-52.5 2521.5,-46.5 2527.5,-40.5 2533.5,-40.5"/>
<text text-anchor="middle" x="2557" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2565.67,-171.37C2564,-149.78 2561.1,-112.41 2559.12,-86.85"/>
<polygon fill="black" stroke="black" points="2562.6,-86.4 2558.33,-76.7 2555.62,-86.94 2562.6,-86.4"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2184,-40.5C2184,-40.5 2240,-40.5 2240,-40.5 2246,-40.5 2252,-46.5 2252,-52.5 2252,-52.5 2252,-64.5 2252,-64.5 2252,-70.5 2246,-76.5 2240,-76.5 2240,-76.5 2184,-76.5 2184,-76.5 2178,-76.5 2172,-70.5 2172,-64.5 2172,-64.5 2172,-52.5 2172,-52.5 2172,-46.5 2178,-40.5 2184,-40.5"/>
<text text-anchor="middle" x="2212" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1964,-40.5C1964,-40.5 2020,-40.5 2020,-40.5 2026,-40.5 2032,-46.5 2032,-52.5 2032,-52.5 2032,-64.5 2032,-64.5 2032,-70.5 2026,-76.5 2020,-76.5 2020,-76.5 1964,-76.5 1964,-76.5 1958,-76.5 1952,-70.5 1952,-64.5 1952,-64.5 1952,-52.5 1952,-52.5 1952,-46.5 1958,-40.5 1964,-40.5"/>
<text text-anchor="middle" x="1992" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2429,-40.5C2429,-40.5 2485,-40.5 2485,-40.5 2491,-40.5 2497,-46.5 2497,-52.5 2497,-52.5 2497,-64.5 2497,-64.5 2497,-70.5 2491,-76.5 2485,-76.5 2485,-76.5 2429,-76.5 2429,-76.5 2423,-76.5 2417,-70.5 2417,-64.5 2417,-64.5 2417,-52.5 2417,-52.5 2417,-46.5 2423,-40.5 2429,-40.5"/>
<text text-anchor="middle" x="2457" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2623,-40.5C2623,-40.5 2679,-40.5 2679,-40.5 2685,-40.5 2691,-46.5 2691,-52.5 2691,-52.5 2691,-64.5 2691,-64.5 2691,-70.5 2685,-76.5 2679,-76.5 2679,-76.5 2623,-76.5 2623,-76.5 2617,-76.5 2611,-70.5 2611,-64.5 2611,-64.5 2611,-52.5 2611,-52.5 2611,-46.5 2617,-40.5 2623,-40.5"/>
<text text-anchor="middle" x="2651" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2241.5,-171.5C2241.5,-171.5 2312.5,-171.5 2312.5,-171.5 2318.5,-171.5 2324.5,-177.5 2324.5,-183.5 2324.5,-183.5 2324.5,-195.5 2324.5,-195.5 2324.5,-201.5 2318.5,-207.5 2312.5,-207.5 2312.5,-207.5 2241.5,-207.5 2241.5,-207.5 2235.5,-207.5 2229.5,-201.5 2229.5,-195.5 2229.5,-195.5 2229.5,-183.5 2229.5,-183.5 2229.5,-177.5 2235.5,-171.5 2241.5,-171.5"/>
<text text-anchor="middle" x="2277" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2124.5,-171.5C2124.5,-171.5 2199.5,-171.5 2199.5,-171.5 2205.5,-171.5 2211.5,-177.5 2211.5,-183.5 2211.5,-183.5 2211.5,-195.5 2211.5,-195.5 2211.5,-201.5 2205.5,-207.5 2199.5,-207.5 2199.5,-207.5 2124.5,-207.5 2124.5,-207.5 2118.5,-207.5 2112.5,-201.5 2112.5,-195.5 2112.5,-195.5 2112.5,-183.5 2112.5,-183.5 2112.5,-177.5 2118.5,-171.5 2124.5,-171.5"/>
<text text-anchor="middle" x="2162" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2052,-171.5C2052,-171.5 2082,-171.5 2082,-171.5 2088,-171.5 2094,-177.5 2094,-183.5 2094,-183.5 2094,-195.5 2094,-195.5 2094,-201.5 2088,-207.5 2082,-207.5 2082,-207.5 2052,-207.5 2052,-207.5 2046,-207.5 2040,-201.5 2040,-195.5 2040,-195.5 2040,-183.5 2040,-183.5 2040,-177.5 2046,-171.5 2052,-171.5"/>
<text text-anchor="middle" x="2067" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4420,-171.5C4420,-171.5 4482,-171.5 4482,-171.5 4488,-171.5 4494,-177.5 4494,-183.5 4494,-183.5 4494,-195.5 4494,-195.5 4494,-201.5 4488,-207.5 4482,-207.5 4482,-207.5 4420,-207.5 4420,-207.5 4414,-207.5 4408,-201.5 4408,-195.5 4408,-195.5 4408,-183.5 4408,-183.5 4408,-177.5 4414,-171.5 4420,-171.5"/>
<text text-anchor="middle" x="4451" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4610.5,-40.5C4610.5,-40.5 4657.5,-40.5 4657.5,-40.5 4663.5,-40.5 4669.5,-46.5 4669.5,-52.5 4669.5,-52.5 4669.5,-64.5 4669.5,-64.5 4669.5,-70.5 4663.5,-76.5 4657.5,-76.5 4657.5,-76.5 4610.5,-76.5 4610.5,-76.5 4604.5,-76.5 4598.5,-70.5 4598.5,-64.5 4598.5,-64.5 4598.5,-52.5 4598.5,-52.5 4598.5,-46.5 4604.5,-40.5 4610.5,-40.5"/>
<text text-anchor="middle" x="4634" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4467.32,-171.48C4476.26,-163.04 4487.96,-153.32 4500,-147 4536.28,-127.97 4555.39,-146.43 4589,-123 4602.56,-113.55 4613.43,-98.63 4621.09,-85.63"/>
<polygon fill="black" stroke="black" points="4624.31,-87.05 4626.1,-76.61 4618.19,-83.66 4624.31,-87.05"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4310.5,-171.5C4310.5,-171.5 4377.5,-171.5 4377.5,-171.5 4383.5,-171.5 4389.5,-177.5 4389.5,-183.5 4389.5,-183.5 4389.5,-195.5 4389.5,-195.5 4389.5,-201.5 4383.5,-207.5 4377.5,-207.5 4377.5,-207.5 4310.5,-207.5 4310.5,-207.5 4304.5,-207.5 4298.5,-201.5 4298.5,-195.5 4298.5,-195.5 4298.5,-183.5 4298.5,-183.5 4298.5,-177.5 4304.5,-171.5 4310.5,-171.5"/>
<text text-anchor="middle" x="4344" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4416.5,-40.5C4416.5,-40.5 4463.5,-40.5 4463.5,-40.5 4469.5,-40.5 4475.5,-46.5 4475.5,-52.5 4475.5,-52.5 4475.5,-64.5 4475.5,-64.5 4475.5,-70.5 4469.5,-76.5 4463.5,-76.5 4463.5,-76.5 4416.5,-76.5 4416.5,-76.5 4410.5,-76.5 4404.5,-70.5 4404.5,-64.5 4404.5,-64.5 4404.5,-52.5 4404.5,-52.5 4404.5,-46.5 4410.5,-40.5 4416.5,-40.5"/>
<text text-anchor="middle" x="4440" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4357.64,-171.42C4368.03,-158.3 4382.62,-139.66 4395,-123 4404.18,-110.64 4414.11,-96.7 4422.29,-85.04"/>
<polygon fill="black" stroke="black" points="4425.31,-86.83 4428.17,-76.63 4419.58,-82.82 4425.31,-86.83"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4849,-171.5C4849,-171.5 4879,-171.5 4879,-171.5 4885,-171.5 4891,-177.5 4891,-183.5 4891,-183.5 4891,-195.5 4891,-195.5 4891,-201.5 4885,-207.5 4879,-207.5 4879,-207.5 4849,-207.5 4849,-207.5 4843,-207.5 4837,-201.5 4837,-195.5 4837,-195.5 4837,-183.5 4837,-183.5 4837,-177.5 4843,-171.5 4849,-171.5"/>
<text text-anchor="middle" x="4864" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4812.5,-40.5C4812.5,-40.5 4859.5,-40.5 4859.5,-40.5 4865.5,-40.5 4871.5,-46.5 4871.5,-52.5 4871.5,-52.5 4871.5,-64.5 4871.5,-64.5 4871.5,-70.5 4865.5,-76.5 4859.5,-76.5 4859.5,-76.5 4812.5,-76.5 4812.5,-76.5 4806.5,-76.5 4800.5,-70.5 4800.5,-64.5 4800.5,-64.5 4800.5,-52.5 4800.5,-52.5 4800.5,-46.5 4806.5,-40.5 4812.5,-40.5"/>
<text text-anchor="middle" x="4836" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4860.28,-171.37C4855.57,-149.68 4847.41,-112.08 4841.86,-86.51"/>
<polygon fill="black" stroke="black" points="4845.28,-85.73 4839.73,-76.7 4838.43,-87.22 4845.28,-85.73"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5024,-171.5C5024,-171.5 5054,-171.5 5054,-171.5 5060,-171.5 5066,-177.5 5066,-183.5 5066,-183.5 5066,-195.5 5066,-195.5 5066,-201.5 5060,-207.5 5054,-207.5 5054,-207.5 5024,-207.5 5024,-207.5 5018,-207.5 5012,-201.5 5012,-195.5 5012,-195.5 5012,-183.5 5012,-183.5 5012,-177.5 5018,-171.5 5024,-171.5"/>
<text text-anchor="middle" x="5039" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5010.5,-40.5C5010.5,-40.5 5057.5,-40.5 5057.5,-40.5 5063.5,-40.5 5069.5,-46.5 5069.5,-52.5 5069.5,-52.5 5069.5,-64.5 5069.5,-64.5 5069.5,-70.5 5063.5,-76.5 5057.5,-76.5 5057.5,-76.5 5010.5,-76.5 5010.5,-76.5 5004.5,-76.5 4998.5,-70.5 4998.5,-64.5 4998.5,-64.5 4998.5,-52.5 4998.5,-52.5 4998.5,-46.5 5004.5,-40.5 5010.5,-40.5"/>
<text text-anchor="middle" x="5034" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5038.34,-171.37C5037.5,-149.78 5036.05,-112.41 5035.06,-86.85"/>
<polygon fill="black" stroke="black" points="5038.55,-86.56 5034.67,-76.7 5031.56,-86.83 5038.55,-86.56"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4512,-40.5C4512,-40.5 4568,-40.5 4568,-40.5 4574,-40.5 4580,-46.5 4580,-52.5 4580,-52.5 4580,-64.5 4580,-64.5 4580,-70.5 4574,-76.5 4568,-76.5 4568,-76.5 4512,-76.5 4512,-76.5 4506,-76.5 4500,-70.5 4500,-64.5 4500,-64.5 4500,-52.5 4500,-52.5 4500,-46.5 4506,-40.5 4512,-40.5"/>
<text text-anchor="middle" x="4540" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4318,-40.5C4318,-40.5 4374,-40.5 4374,-40.5 4380,-40.5 4386,-46.5 4386,-52.5 4386,-52.5 4386,-64.5 4386,-64.5 4386,-70.5 4380,-76.5 4374,-76.5 4374,-76.5 4318,-76.5 4318,-76.5 4312,-76.5 4306,-70.5 4306,-64.5 4306,-64.5 4306,-52.5 4306,-52.5 4306,-46.5 4312,-40.5 4318,-40.5"/>
<text text-anchor="middle" x="4346" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4714,-40.5C4714,-40.5 4770,-40.5 4770,-40.5 4776,-40.5 4782,-46.5 4782,-52.5 4782,-52.5 4782,-64.5 4782,-64.5 4782,-70.5 4776,-76.5 4770,-76.5 4770,-76.5 4714,-76.5 4714,-76.5 4708,-76.5 4702,-70.5 4702,-64.5 4702,-64.5 4702,-52.5 4702,-52.5 4702,-46.5 4708,-40.5 4714,-40.5"/>
<text text-anchor="middle" x="4742" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4912,-40.5C4912,-40.5 4968,-40.5 4968,-40.5 4974,-40.5 4980,-46.5 4980,-52.5 4980,-52.5 4980,-64.5 4980,-64.5 4980,-70.5 4974,-76.5 4968,-76.5 4968,-76.5 4912,-76.5 4912,-76.5 4906,-76.5 4900,-70.5 4900,-64.5 4900,-64.5 4900,-52.5 4900,-52.5 4900,-46.5 4906,-40.5 4912,-40.5"/>
<text text-anchor="middle" x="4940" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4713.5,-171.5C4713.5,-171.5 4784.5,-171.5 4784.5,-171.5 4790.5,-171.5 4796.5,-177.5 4796.5,-183.5 4796.5,-183.5 4796.5,-195.5 4796.5,-195.5 4796.5,-201.5 4790.5,-207.5 4784.5,-207.5 4784.5,-207.5 4713.5,-207.5 4713.5,-207.5 4707.5,-207.5 4701.5,-201.5 4701.5,-195.5 4701.5,-195.5 4701.5,-183.5 4701.5,-183.5 4701.5,-177.5 4707.5,-171.5 4713.5,-171.5"/>
<text text-anchor="middle" x="4749" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4596.5,-171.5C4596.5,-171.5 4671.5,-171.5 4671.5,-171.5 4677.5,-171.5 4683.5,-177.5 4683.5,-183.5 4683.5,-183.5 4683.5,-195.5 4683.5,-195.5 4683.5,-201.5 4677.5,-207.5 4671.5,-207.5 4671.5,-207.5 4596.5,-207.5 4596.5,-207.5 4590.5,-207.5 4584.5,-201.5 4584.5,-195.5 4584.5,-195.5 4584.5,-183.5 4584.5,-183.5 4584.5,-177.5 4590.5,-171.5 4596.5,-171.5"/>
<text text-anchor="middle" x="4634" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4524,-171.5C4524,-171.5 4554,-171.5 4554,-171.5 4560,-171.5 4566,-177.5 4566,-183.5 4566,-183.5 4566,-195.5 4566,-195.5 4566,-201.5 4560,-207.5 4554,-207.5 4554,-207.5 4524,-207.5 4524,-207.5 4518,-207.5 4512,-201.5 4512,-195.5 4512,-195.5 4512,-183.5 4512,-183.5 4512,-177.5 4518,-171.5 4524,-171.5"/>
<text text-anchor="middle" x="4539" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2845,-171.5C2845,-171.5 2907,-171.5 2907,-171.5 2913,-171.5 2919,-177.5 2919,-183.5 2919,-183.5 2919,-195.5 2919,-195.5 2919,-201.5 2913,-207.5 2907,-207.5 2907,-207.5 2845,-207.5 2845,-207.5 2839,-207.5 2833,-201.5 2833,-195.5 2833,-195.5 2833,-183.5 2833,-183.5 2833,-177.5 2839,-171.5 2845,-171.5"/>
<text text-anchor="middle" x="2876" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2991.5,-40.5C2991.5,-40.5 3038.5,-40.5 3038.5,-40.5 3044.5,-40.5 3050.5,-46.5 3050.5,-52.5 3050.5,-52.5 3050.5,-64.5 3050.5,-64.5 3050.5,-70.5 3044.5,-76.5 3038.5,-76.5 3038.5,-76.5 2991.5,-76.5 2991.5,-76.5 2985.5,-76.5 2979.5,-70.5 2979.5,-64.5 2979.5,-64.5 2979.5,-52.5 2979.5,-52.5 2979.5,-46.5 2985.5,-40.5 2991.5,-40.5"/>
<text text-anchor="middle" x="3015" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2894.46,-171.37C2918.66,-148.91 2961.25,-109.38 2988.78,-83.83"/>
<polygon fill="black" stroke="black" points="2991.52,-86.07 2996.47,-76.7 2986.75,-80.94 2991.52,-86.07"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2735.5,-171.5C2735.5,-171.5 2802.5,-171.5 2802.5,-171.5 2808.5,-171.5 2814.5,-177.5 2814.5,-183.5 2814.5,-183.5 2814.5,-195.5 2814.5,-195.5 2814.5,-201.5 2808.5,-207.5 2802.5,-207.5 2802.5,-207.5 2735.5,-207.5 2735.5,-207.5 2729.5,-207.5 2723.5,-201.5 2723.5,-195.5 2723.5,-195.5 2723.5,-183.5 2723.5,-183.5 2723.5,-177.5 2729.5,-171.5 2735.5,-171.5"/>
<text text-anchor="middle" x="2769" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2771.5,-40.5C2771.5,-40.5 2818.5,-40.5 2818.5,-40.5 2824.5,-40.5 2830.5,-46.5 2830.5,-52.5 2830.5,-52.5 2830.5,-64.5 2830.5,-64.5 2830.5,-70.5 2824.5,-76.5 2818.5,-76.5 2818.5,-76.5 2771.5,-76.5 2771.5,-76.5 2765.5,-76.5 2759.5,-70.5 2759.5,-64.5 2759.5,-64.5 2759.5,-52.5 2759.5,-52.5 2759.5,-46.5 2765.5,-40.5 2771.5,-40.5"/>
<text text-anchor="middle" x="2795" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2772.45,-171.37C2776.82,-149.68 2784.4,-112.08 2789.56,-86.51"/>
<polygon fill="black" stroke="black" points="2792.99,-87.2 2791.53,-76.7 2786.13,-85.81 2792.99,-87.2"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3274,-171.5C3274,-171.5 3304,-171.5 3304,-171.5 3310,-171.5 3316,-177.5 3316,-183.5 3316,-183.5 3316,-195.5 3316,-195.5 3316,-201.5 3310,-207.5 3304,-207.5 3304,-207.5 3274,-207.5 3274,-207.5 3268,-207.5 3262,-201.5 3262,-195.5 3262,-195.5 3262,-183.5 3262,-183.5 3262,-177.5 3268,-171.5 3274,-171.5"/>
<text text-anchor="middle" x="3289" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3236.5,-40.5C3236.5,-40.5 3283.5,-40.5 3283.5,-40.5 3289.5,-40.5 3295.5,-46.5 3295.5,-52.5 3295.5,-52.5 3295.5,-64.5 3295.5,-64.5 3295.5,-70.5 3289.5,-76.5 3283.5,-76.5 3283.5,-76.5 3236.5,-76.5 3236.5,-76.5 3230.5,-76.5 3224.5,-70.5 3224.5,-64.5 3224.5,-64.5 3224.5,-52.5 3224.5,-52.5 3224.5,-46.5 3230.5,-40.5 3236.5,-40.5"/>
<text text-anchor="middle" x="3260" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3285.15,-171.37C3280.27,-149.68 3271.82,-112.08 3266.07,-86.51"/>
<polygon fill="black" stroke="black" points="3269.48,-85.69 3263.87,-76.7 3262.65,-87.23 3269.48,-85.69"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3449,-171.5C3449,-171.5 3479,-171.5 3479,-171.5 3485,-171.5 3491,-177.5 3491,-183.5 3491,-183.5 3491,-195.5 3491,-195.5 3491,-201.5 3485,-207.5 3479,-207.5 3479,-207.5 3449,-207.5 3449,-207.5 3443,-207.5 3437,-201.5 3437,-195.5 3437,-195.5 3437,-183.5 3437,-183.5 3437,-177.5 3443,-171.5 3449,-171.5"/>
<text text-anchor="middle" x="3464" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3430.5,-40.5C3430.5,-40.5 3477.5,-40.5 3477.5,-40.5 3483.5,-40.5 3489.5,-46.5 3489.5,-52.5 3489.5,-52.5 3489.5,-64.5 3489.5,-64.5 3489.5,-70.5 3483.5,-76.5 3477.5,-76.5 3477.5,-76.5 3430.5,-76.5 3430.5,-76.5 3424.5,-76.5 3418.5,-70.5 3418.5,-64.5 3418.5,-64.5 3418.5,-52.5 3418.5,-52.5 3418.5,-46.5 3424.5,-40.5 3430.5,-40.5"/>
<text text-anchor="middle" x="3454" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3462.67,-171.37C3461,-149.78 3458.1,-112.41 3456.12,-86.85"/>
<polygon fill="black" stroke="black" points="3459.6,-86.4 3455.33,-76.7 3452.62,-86.94 3459.6,-86.4"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3081,-40.5C3081,-40.5 3137,-40.5 3137,-40.5 3143,-40.5 3149,-46.5 3149,-52.5 3149,-52.5 3149,-64.5 3149,-64.5 3149,-70.5 3143,-76.5 3137,-76.5 3137,-76.5 3081,-76.5 3081,-76.5 3075,-76.5 3069,-70.5 3069,-64.5 3069,-64.5 3069,-52.5 3069,-52.5 3069,-46.5 3075,-40.5 3081,-40.5"/>
<text text-anchor="middle" x="3109" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2861,-40.5C2861,-40.5 2917,-40.5 2917,-40.5 2923,-40.5 2929,-46.5 2929,-52.5 2929,-52.5 2929,-64.5 2929,-64.5 2929,-70.5 2923,-76.5 2917,-76.5 2917,-76.5 2861,-76.5 2861,-76.5 2855,-76.5 2849,-70.5 2849,-64.5 2849,-64.5 2849,-52.5 2849,-52.5 2849,-46.5 2855,-40.5 2861,-40.5"/>
<text text-anchor="middle" x="2889" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3326,-40.5C3326,-40.5 3382,-40.5 3382,-40.5 3388,-40.5 3394,-46.5 3394,-52.5 3394,-52.5 3394,-64.5 3394,-64.5 3394,-70.5 3388,-76.5 3382,-76.5 3382,-76.5 3326,-76.5 3326,-76.5 3320,-76.5 3314,-70.5 3314,-64.5 3314,-64.5 3314,-52.5 3314,-52.5 3314,-46.5 3320,-40.5 3326,-40.5"/>
<text text-anchor="middle" x="3354" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3520,-40.5C3520,-40.5 3576,-40.5 3576,-40.5 3582,-40.5 3588,-46.5 3588,-52.5 3588,-52.5 3588,-64.5 3588,-64.5 3588,-70.5 3582,-76.5 3576,-76.5 3576,-76.5 3520,-76.5 3520,-76.5 3514,-76.5 3508,-70.5 3508,-64.5 3508,-64.5 3508,-52.5 3508,-52.5 3508,-46.5 3514,-40.5 3520,-40.5"/>
<text text-anchor="middle" x="3548" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3138.5,-171.5C3138.5,-171.5 3209.5,-171.5 3209.5,-171.5 3215.5,-171.5 3221.5,-177.5 3221.5,-183.5 3221.5,-183.5 3221.5,-195.5 3221.5,-195.5 3221.5,-201.5 3215.5,-207.5 3209.5,-207.5 3209.5,-207.5 3138.5,-207.5 3138.5,-207.5 3132.5,-207.5 3126.5,-201.5 3126.5,-195.5 3126.5,-195.5 3126.5,-183.5 3126.5,-183.5 3126.5,-177.5 3132.5,-171.5 3138.5,-171.5"/>
<text text-anchor="middle" x="3174" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3021.5,-171.5C3021.5,-171.5 3096.5,-171.5 3096.5,-171.5 3102.5,-171.5 3108.5,-177.5 3108.5,-183.5 3108.5,-183.5 3108.5,-195.5 3108.5,-195.5 3108.5,-201.5 3102.5,-207.5 3096.5,-207.5 3096.5,-207.5 3021.5,-207.5 3021.5,-207.5 3015.5,-207.5 3009.5,-201.5 3009.5,-195.5 3009.5,-195.5 3009.5,-183.5 3009.5,-183.5 3009.5,-177.5 3015.5,-171.5 3021.5,-171.5"/>
<text text-anchor="middle" x="3059" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2949,-171.5C2949,-171.5 2979,-171.5 2979,-171.5 2985,-171.5 2991,-177.5 2991,-183.5 2991,-183.5 2991,-195.5 2991,-195.5 2991,-201.5 2985,-207.5 2979,-207.5 2979,-207.5 2949,-207.5 2949,-207.5 2943,-207.5 2937,-201.5 2937,-195.5 2937,-195.5 2937,-183.5 2937,-183.5 2937,-177.5 2943,-171.5 2949,-171.5"/>
<text text-anchor="middle" x="2964" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3963.2,-425.41C4434.98,-424.68 7348.71,-419.09 7384,-392 7442.18,-347.34 7443.41,-247.7 7441.34,-207.65"/>
<polygon fill="black" stroke="black" points="3963.15,-421.91 3953.15,-425.42 3963.16,-428.91 3963.15,-421.91"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3963.14,-425.27C4268.01,-424.05 5557.27,-417.39 5590,-392 5647.95,-347.05 5649.31,-247.58 5647.31,-207.61"/>
<polygon fill="black" stroke="black" points="3963.12,-421.77 3953.13,-425.31 3963.15,-428.77 3963.12,-421.77"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3963.22,-425.19C4359.94,-423.22 6461.21,-411.86 6487,-392 6545.11,-347.24 6546.38,-247.66 6544.33,-207.64"/>
<polygon fill="black" stroke="black" points="3963.05,-421.69 3953.07,-425.24 3963.09,-428.69 3963.05,-421.69"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3853.95,-404.89C3848.02,-402.88 3841.93,-401.16 3836,-400 3813.67,-395.62 577.7,-404.97 559,-392 496.78,-348.86 485.44,-247.89 483.42,-207.57"/>
<polygon fill="black" stroke="black" points="3853.15,-408.32 3863.75,-408.49 3855.57,-401.75 3853.15,-408.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3853.95,-404.89C3848.02,-402.89 3841.93,-401.17 3836,-400 3819.78,-396.81 1469.58,-401.42 1456,-392 1393.8,-348.83 1382.45,-247.88 1380.42,-207.57"/>
<polygon fill="black" stroke="black" points="3853.15,-408.33 3863.75,-408.49 3855.57,-401.76 3853.15,-408.33"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3853.73,-404.83C3847.86,-402.85 3841.86,-401.16 3836,-400 3815.79,-396.01 2369.91,-403.76 2353,-392 2290.85,-348.77 2279.47,-247.85 2277.43,-207.56"/>
<polygon fill="black" stroke="black" points="3852.82,-408.22 3863.41,-408.38 3855.22,-401.65 3852.82,-408.22"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3963.23,-424.83C4147.16,-422.66 4664.6,-414.55 4693,-392 4750.44,-346.4 4752.1,-247.3 4750.24,-207.53"/>
<polygon fill="black" stroke="black" points="3963.12,-421.33 3953.16,-424.95 3963.2,-428.33 3963.12,-421.33"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3853.72,-404.88C3847.86,-402.89 3841.85,-401.18 3836,-400 3820.04,-396.78 3263.33,-401.35 3250,-392 3188.03,-348.51 3176.54,-247.74 3174.45,-207.52"/>
<polygon fill="black" stroke="black" points="3852.81,-408.27 3863.4,-408.43 3855.22,-401.7 3852.81,-408.27"/>
</g>
<!-- system_l2_mem_side -->
<g id="node125" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3862,-40.5C3862,-40.5 3918,-40.5 3918,-40.5 3924,-40.5 3930,-46.5 3930,-52.5 3930,-52.5 3930,-64.5 3930,-64.5 3930,-70.5 3924,-76.5 3918,-76.5 3918,-76.5 3862,-76.5 3862,-76.5 3856,-76.5 3850,-70.5 3850,-64.5 3850,-64.5 3850,-52.5 3850,-52.5 3850,-46.5 3856,-40.5 3862,-40.5"/>
<text text-anchor="middle" x="3890" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M3853.47,-404.93C3847.68,-402.96 3841.77,-401.23 3836,-400 3824.15,-397.47 3626.41,-400.73 3618,-392 3580.21,-352.8 3585.93,-191 3618,-147 3671.61,-73.44 3788.12,-60.38 3849.81,-58.88"/>
<polygon fill="black" stroke="black" points="3852.44,-408.28 3863.04,-408.45 3854.86,-401.71 3852.44,-408.28"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3721,-408.5C3721,-408.5 3815,-408.5 3815,-408.5 3821,-408.5 3827,-414.5 3827,-420.5 3827,-420.5 3827,-432.5 3827,-432.5 3827,-438.5 3821,-444.5 3815,-444.5 3815,-444.5 3721,-444.5 3721,-444.5 3715,-444.5 3709,-438.5 3709,-432.5 3709,-432.5 3709,-420.5 3709,-420.5 3709,-414.5 3715,-408.5 3721,-408.5"/>
<text text-anchor="middle" x="3768" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3806.16,-408.48C3815.72,-404.98 3826.08,-401.81 3836,-400 3859.43,-395.72 7246.95,-406.3 7266,-392 7320.39,-351.15 7326.84,-262.78 7326.33,-217.88"/>
<polygon fill="black" stroke="black" points="7329.83,-217.63 7326.09,-207.71 7322.83,-217.79 7329.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M3806.16,-408.48C3815.72,-404.98 3826.08,-401.81 3836,-400 3847.49,-397.9 7190.15,-399.61 7199,-392 7248.95,-349.04 7242.65,-262.01 7235.49,-217.72"/>
<polygon fill="black" stroke="black" points="7238.91,-216.93 7233.74,-207.69 7232.01,-218.14 7238.91,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3806.52,-408.37C3815.98,-404.92 3826.2,-401.8 3836,-400 3858.35,-395.89 5453.85,-405.67 5472,-392 5526.34,-351.08 5532.81,-262.75 5532.32,-217.87"/>
<polygon fill="black" stroke="black" points="5535.82,-217.62 5532.08,-207.7 5528.82,-217.78 5535.82,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M3806.52,-408.37C3815.98,-404.92 3826.2,-401.8 3836,-400 3857.43,-396.06 5388.5,-406.23 5405,-392 5454.9,-348.97 5448.62,-261.98 5441.48,-217.71"/>
<polygon fill="black" stroke="black" points="5444.9,-216.92 5439.73,-207.68 5438,-218.13 5444.9,-216.92"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge48" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3806.16,-408.49C3815.72,-404.99 3826.08,-401.82 3836,-400 3853.3,-396.83 6354.94,-402.57 6369,-392 6423.38,-351.13 6429.83,-262.77 6429.33,-217.88"/>
<polygon fill="black" stroke="black" points="6432.83,-217.62 6429.09,-207.71 6425.83,-217.79 6432.83,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge47" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M3806.16,-408.49C3815.72,-404.99 3826.08,-401.82 3836,-400 3852.85,-396.92 6289.02,-403.17 6302,-392 6351.94,-349.02 6345.64,-262 6338.49,-217.72"/>
<polygon fill="black" stroke="black" points="6341.9,-216.93 6336.73,-207.68 6335.01,-218.14 6341.9,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge50" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3708.88,-425.39C3264.25,-424.49 461.06,-417.79 427,-392 372.77,-350.94 366.25,-262.67 366.7,-217.84"/>
<polygon fill="black" stroke="black" points="370.2,-217.76 366.93,-207.68 363.2,-217.6 370.2,-217.76"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge49" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M3708.96,-425.44C3255.63,-424.93 343.89,-420.51 310,-392 259.34,-349.37 262.79,-262.2 268.45,-217.8"/>
<polygon fill="black" stroke="black" points="271.93,-218.13 269.86,-207.74 265,-217.15 271.93,-218.13"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge52" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3708.88,-425.65C3340.42,-426.49 1372.99,-429.23 1324,-392 1269.84,-350.84 1263.29,-262.62 1263.72,-217.81"/>
<polygon fill="black" stroke="black" points="1267.22,-217.74 1263.94,-207.67 1260.22,-217.59 1267.22,-217.74"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge51" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="black" d="M3708.77,-425.24C3327.31,-423.48 1231.71,-412.86 1207,-392 1156.41,-349.29 1159.83,-262.15 1165.46,-217.78"/>
<polygon fill="black" stroke="black" points="1168.95,-218.11 1166.87,-207.72 1162.02,-217.14 1168.95,-218.11"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge54" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3708.64,-425.17C3428.5,-423.48 2251.05,-415.03 2221,-392 2167,-350.63 2160.38,-262.5 2160.75,-217.77"/>
<polygon fill="black" stroke="black" points="2164.26,-217.71 2160.97,-207.64 2157.26,-217.56 2164.26,-217.71"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge53" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="black" d="M3708.53,-425.33C3415.19,-424.34 2135.18,-418.51 2104,-392 2053.56,-349.11 2056.91,-262.05 2062.5,-217.74"/>
<polygon fill="black" stroke="black" points="2065.98,-218.08 2063.89,-207.7 2059.05,-217.12 2065.98,-218.08"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge56" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3806.53,-408.41C3815.99,-404.96 3826.21,-401.83 3836,-400 3856.18,-396.23 4558.64,-404.4 4575,-392 4629.22,-350.92 4635.74,-262.66 4635.3,-217.83"/>
<polygon fill="black" stroke="black" points="4638.79,-217.6 4635.07,-207.68 4631.79,-217.76 4638.79,-217.6"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge55" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="black" d="M3806.53,-408.42C3815.99,-404.97 3826.21,-401.84 3836,-400 3854.35,-396.56 4493.9,-404.24 4508,-392 4557.75,-348.8 4551.54,-261.88 4544.45,-217.67"/>
<polygon fill="black" stroke="black" points="4547.87,-216.9 4542.71,-207.65 4540.97,-218.1 4547.87,-216.9"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge58" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3708.76,-424.29C3552.76,-420.87 3140.97,-410.15 3118,-392 3064.63,-349.83 3057.72,-262.07 3057.89,-217.59"/>
<polygon fill="black" stroke="black" points="3061.39,-217.58 3058.06,-207.52 3054.39,-217.46 3061.39,-217.58"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge57" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="black" d="M3708.94,-424.91C3533.76,-422.91 3027.57,-415.14 3001,-392 2951.07,-348.52 2954.19,-261.73 2959.61,-217.61"/>
<polygon fill="black" stroke="black" points="2963.09,-217.99 2960.97,-207.61 2956.15,-217.05 2963.09,-217.99"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node128" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M3664,-171.5C3664,-171.5 3694,-171.5 3694,-171.5 3700,-171.5 3706,-177.5 3706,-183.5 3706,-183.5 3706,-195.5 3706,-195.5 3706,-201.5 3700,-207.5 3694,-207.5 3694,-207.5 3664,-207.5 3664,-207.5 3658,-207.5 3652,-201.5 3652,-195.5 3652,-195.5 3652,-183.5 3652,-183.5 3652,-177.5 3658,-171.5 3664,-171.5"/>
<text text-anchor="middle" x="3679" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge59" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M3734.34,-408.36C3728.1,-403.81 3722.22,-398.36 3718,-392 3682.1,-337.9 3677.55,-258.73 3677.91,-217.58"/>
<polygon fill="black" stroke="black" points="3681.41,-217.58 3678.1,-207.51 3674.41,-217.44 3681.41,-217.58"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node129" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M3753,-171.5C3753,-171.5 3783,-171.5 3783,-171.5 3789,-171.5 3795,-177.5 3795,-183.5 3795,-183.5 3795,-195.5 3795,-195.5 3795,-201.5 3789,-207.5 3783,-207.5 3783,-207.5 3753,-207.5 3753,-207.5 3747,-207.5 3741,-201.5 3741,-195.5 3741,-195.5 3741,-183.5 3741,-183.5 3741,-177.5 3747,-171.5 3753,-171.5"/>
<text text-anchor="middle" x="3768" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge60" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M3768,-408.22C3768,-367.82 3768,-266.9 3768,-217.97"/>
<polygon fill="black" stroke="black" points="3771.5,-217.81 3768,-207.81 3764.5,-217.81 3771.5,-217.81"/>
</g>
<!-- system_mem_ctrls2_port -->
<g id="node130" class="node">
<title>system_mem_ctrls2_port</title>
<path fill="#94918b" stroke="#000000" d="M3842,-171.5C3842,-171.5 3872,-171.5 3872,-171.5 3878,-171.5 3884,-177.5 3884,-183.5 3884,-183.5 3884,-195.5 3884,-195.5 3884,-201.5 3878,-207.5 3872,-207.5 3872,-207.5 3842,-207.5 3842,-207.5 3836,-207.5 3830,-201.5 3830,-195.5 3830,-195.5 3830,-183.5 3830,-183.5 3830,-177.5 3836,-171.5 3842,-171.5"/>
<text text-anchor="middle" x="3857" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port -->
<g id="edge61" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port</title>
<path fill="none" stroke="black" d="M3801.66,-408.36C3807.9,-403.81 3813.78,-398.36 3818,-392 3853.9,-337.9 3858.45,-258.73 3858.09,-217.58"/>
<polygon fill="black" stroke="black" points="3861.59,-217.44 3857.9,-207.51 3854.59,-217.58 3861.59,-217.44"/>
</g>
<!-- system_mem_ctrls3_port -->
<g id="node131" class="node">
<title>system_mem_ctrls3_port</title>
<path fill="#94918b" stroke="#000000" d="M3942,-171.5C3942,-171.5 3972,-171.5 3972,-171.5 3978,-171.5 3984,-177.5 3984,-183.5 3984,-183.5 3984,-195.5 3984,-195.5 3984,-201.5 3978,-207.5 3972,-207.5 3972,-207.5 3942,-207.5 3942,-207.5 3936,-207.5 3930,-201.5 3930,-195.5 3930,-195.5 3930,-183.5 3930,-183.5 3930,-177.5 3936,-171.5 3942,-171.5"/>
<text text-anchor="middle" x="3957" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port -->
<g id="edge62" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port</title>
<path fill="none" stroke="black" d="M3808.1,-408.49C3817.14,-405.21 3826.79,-402.14 3836,-400 3853.83,-395.86 3904.46,-404.32 3918,-392 3966.93,-347.46 3965.4,-261.52 3960.86,-217.67"/>
<polygon fill="black" stroke="black" points="3964.34,-217.26 3959.71,-207.73 3957.39,-218.07 3964.34,-217.26"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node124" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3960.5,-40.5C3960.5,-40.5 4007.5,-40.5 4007.5,-40.5 4013.5,-40.5 4019.5,-46.5 4019.5,-52.5 4019.5,-52.5 4019.5,-64.5 4019.5,-64.5 4019.5,-70.5 4013.5,-76.5 4007.5,-76.5 4007.5,-76.5 3960.5,-76.5 3960.5,-76.5 3954.5,-76.5 3948.5,-70.5 3948.5,-64.5 3948.5,-64.5 3948.5,-52.5 3948.5,-52.5 3948.5,-46.5 3954.5,-40.5 3960.5,-40.5"/>
<text text-anchor="middle" x="3984" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node126" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4042,-171.5C4042,-171.5 4126,-171.5 4126,-171.5 4132,-171.5 4138,-177.5 4138,-183.5 4138,-183.5 4138,-195.5 4138,-195.5 4138,-201.5 4132,-207.5 4126,-207.5 4126,-207.5 4042,-207.5 4042,-207.5 4036,-207.5 4030,-201.5 4030,-195.5 4030,-195.5 4030,-183.5 4030,-183.5 4030,-177.5 4036,-171.5 4042,-171.5"/>
<text text-anchor="middle" x="4084" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge63" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M4111.71,-165.29C4122.12,-157.98 4134.47,-150.81 4147,-147 4227.58,-122.5 7103.02,-159.35 7179,-123 7199.05,-113.41 7213.97,-91.92 7222.57,-76.61"/>
<polygon fill="black" stroke="black" points="4109.42,-162.64 4103.47,-171.41 4113.59,-168.26 4109.42,-162.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge64" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4111.71,-165.3C4122.12,-157.98 4134.47,-150.82 4147,-147 4292.04,-102.83 6727.18,-151.97 6876,-123 6922.3,-113.99 6972.37,-92.15 7004.16,-76.6"/>
<polygon fill="black" stroke="black" points="4109.42,-162.65 4103.47,-171.41 4113.59,-168.27 4109.42,-162.65"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge65" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4111.71,-165.29C4122.11,-157.97 4134.47,-150.81 4147,-147 4232.74,-120.95 7290.83,-158.77 7373,-123 7394.69,-113.56 7412.23,-92.04 7422.62,-76.68"/>
<polygon fill="black" stroke="black" points="4109.42,-162.64 4103.47,-171.41 4113.59,-168.26 4109.42,-162.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge66" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4111.71,-165.29C4122.11,-157.97 4134.47,-150.8 4147,-147 4238.12,-119.34 7488.35,-162.48 7575,-123 7595.87,-113.49 7612.1,-91.99 7621.59,-76.65"/>
<polygon fill="black" stroke="black" points="4109.41,-162.63 4103.47,-171.4 4113.59,-168.26 4109.41,-162.63"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge67" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M4111.74,-165.37C4122.14,-158.06 4134.49,-150.88 4147,-147 4278.4,-106.22 5261.24,-183.09 5385,-123 5405,-113.29 5419.93,-91.83 5428.55,-76.55"/>
<polygon fill="black" stroke="black" points="4109.45,-162.71 4103.49,-171.48 4113.61,-168.34 4109.45,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge68" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4111.99,-165.25C4122.35,-158 4134.6,-150.89 4147,-147 4246.16,-115.88 4980.16,-143.71 5082,-123 5128.08,-113.63 5177.99,-91.98 5209.82,-76.57"/>
<polygon fill="black" stroke="black" points="4109.75,-162.55 4103.78,-171.3 4113.91,-168.19 4109.75,-162.55"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge69" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4111.73,-165.36C4122.14,-158.04 4134.49,-150.87 4147,-147 4223.02,-123.52 5506.2,-155.1 5579,-123 5600.65,-113.45 5618.19,-91.96 5628.6,-76.63"/>
<polygon fill="black" stroke="black" points="4109.44,-162.7 4103.49,-171.46 4113.61,-168.32 4109.44,-162.7"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge70" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4111.73,-165.34C4122.13,-158.03 4134.48,-150.85 4147,-147 4233.77,-120.29 5698.53,-160.96 5781,-123 5801.83,-113.41 5818.07,-91.93 5827.58,-76.61"/>
<polygon fill="black" stroke="black" points="4109.43,-162.68 4103.48,-171.45 4113.6,-168.31 4109.43,-162.68"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge71" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M4111.72,-165.32C4122.12,-158 4134.48,-150.83 4147,-147 4260.43,-112.3 6175.08,-174.37 6282,-123 6302.04,-113.37 6316.96,-91.9 6325.57,-76.59"/>
<polygon fill="black" stroke="black" points="4109.43,-162.66 4103.48,-171.43 4113.59,-168.28 4109.43,-162.66"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge72" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4111.72,-165.33C4122.13,-158.02 4134.48,-150.84 4147,-147 4244.31,-117.13 5879.13,-142.66 5979,-123 6025.29,-113.89 6075.35,-92.07 6107.16,-76.56"/>
<polygon fill="black" stroke="black" points="4109.43,-162.67 4103.48,-171.44 4113.6,-168.3 4109.43,-162.67"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge73" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4111.72,-165.31C4122.12,-157.99 4134.47,-150.83 4147,-147 4270.75,-109.21 6357.43,-174.82 6476,-123 6497.68,-113.52 6515.22,-92.02 6525.61,-76.66"/>
<polygon fill="black" stroke="black" points="4109.42,-162.65 4103.47,-171.42 4113.59,-168.28 4109.42,-162.65"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge74" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4111.71,-165.31C4122.12,-157.99 4134.47,-150.82 4147,-147 4281.5,-105.98 6550.11,-181.46 6678,-123 6698.85,-113.47 6715.09,-91.97 6724.59,-76.63"/>
<polygon fill="black" stroke="black" points="4109.42,-162.65 4103.47,-171.42 4113.59,-168.27 4109.42,-162.65"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge75" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M4055.15,-165.5C4044.16,-158.1 4031.12,-150.83 4018,-147 3831.51,-92.55 707.73,-176.63 521,-123 489.3,-113.9 457.74,-92.08 438.08,-76.56"/>
<polygon fill="black" stroke="black" points="4053.29,-168.47 4063.47,-171.39 4057.33,-162.76 4053.29,-168.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge76" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4055.15,-165.49C4044.16,-158.1 4031.12,-150.83 4018,-147 3918.21,-117.89 373.83,-158.14 276,-123 250.36,-113.79 227.01,-92.23 212.67,-76.78"/>
<polygon fill="black" stroke="black" points="4053.29,-168.47 4063.47,-171.39 4057.34,-162.75 4053.29,-168.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge77" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4055.14,-165.5C4044.16,-158.1 4031.12,-150.83 4018,-147 3929.93,-121.27 797.78,-162.57 715,-123 694.95,-113.41 680.02,-91.93 671.42,-76.61"/>
<polygon fill="black" stroke="black" points="4053.29,-168.47 4063.47,-171.39 4057.33,-162.76 4053.29,-168.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge78" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4055.14,-165.5C4044.16,-158.11 4031.12,-150.84 4018,-147 3854.57,-99.19 1115.87,-172.69 953,-123 922.99,-113.85 893.68,-92.04 875.5,-76.54"/>
<polygon fill="black" stroke="black" points="4053.29,-168.48 4063.47,-171.4 4057.33,-162.76 4053.29,-168.48"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge79" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="black" d="M4055.14,-165.51C4044.16,-158.12 4031.12,-150.85 4018,-147 3879.39,-106.35 1556.79,-163.04 1418,-123 1386.31,-113.86 1354.75,-92.05 1335.08,-76.54"/>
<polygon fill="black" stroke="black" points="4053.28,-168.49 4063.47,-171.41 4057.33,-162.77 4053.28,-168.49"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge80" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4055.14,-165.51C4044.16,-158.11 4031.12,-150.84 4018,-147 3866.31,-102.58 1321.7,-176.58 1173,-123 1147.37,-113.77 1124.01,-92.21 1109.68,-76.77"/>
<polygon fill="black" stroke="black" points="4053.29,-168.48 4063.47,-171.4 4057.33,-162.77 4053.29,-168.48"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge81" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4055.14,-165.52C4044.16,-158.12 4031.12,-150.85 4018,-147 3889.74,-109.33 1732.52,-180.82 1612,-123 1591.96,-113.39 1577.03,-91.91 1568.43,-76.6"/>
<polygon fill="black" stroke="black" points="4053.28,-168.49 4063.47,-171.41 4057.33,-162.78 4053.28,-168.49"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge82" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4055.14,-165.53C4044.15,-158.13 4031.11,-150.86 4018,-147 3902.45,-113 1965.15,-158.33 1850,-123 1820.01,-113.8 1790.7,-92 1772.51,-76.52"/>
<polygon fill="black" stroke="black" points="4053.28,-168.5 4063.47,-171.42 4057.32,-162.79 4053.28,-168.5"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge83" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="black" d="M4055.13,-165.55C4044.15,-158.16 4031.11,-150.88 4018,-147 3836.54,-93.3 2496.7,-175.89 2315,-123 2283.33,-113.78 2251.77,-91.99 2232.09,-76.51"/>
<polygon fill="black" stroke="black" points="4053.27,-168.52 4063.46,-171.44 4057.31,-162.81 4053.27,-168.52"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge84" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4055.13,-165.54C4044.15,-158.14 4031.11,-150.87 4018,-147 3914.19,-116.38 2171.75,-159.89 2070,-123 2044.39,-113.72 2021.03,-92.17 2006.68,-76.75"/>
<polygon fill="black" stroke="black" points="4053.28,-168.51 4063.46,-171.43 4057.32,-162.79 4053.28,-168.51"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge85" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4055.13,-165.56C4044.14,-158.17 4031.11,-150.89 4018,-147 3937.62,-123.14 2584.49,-159.49 2509,-123 2488.99,-113.33 2474.06,-91.86 2465.44,-76.57"/>
<polygon fill="black" stroke="black" points="4053.27,-168.54 4063.46,-171.45 4057.31,-162.82 4053.27,-168.54"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge86" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4055.12,-165.58C4044.14,-158.19 4031.1,-150.91 4018,-147 3882.65,-106.6 2881.87,-164.96 2747,-123 2717.23,-113.74 2688.1,-92.18 2669.88,-76.76"/>
<polygon fill="black" stroke="black" points="4053.26,-168.56 4063.45,-171.47 4057.3,-162.84 4053.26,-168.56"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge87" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="black" d="M4112.34,-165.39C4122.65,-158.22 4134.79,-151.13 4147,-147 4218.96,-122.64 4420.53,-157.91 4488,-123 4507.62,-112.85 4522.54,-91.71 4531.26,-76.61"/>
<polygon fill="black" stroke="black" points="4110.17,-162.64 4104.15,-171.36 4114.29,-168.3 4110.17,-162.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge88" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4116.44,-165.63C4126.07,-159.26 4136.78,-152.56 4147,-147 4200.21,-118.05 4264.92,-91 4305.79,-74.86"/>
<polygon fill="black" stroke="black" points="4114.28,-162.87 4107.94,-171.36 4118.19,-168.67 4114.28,-162.87"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge89" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4112.04,-165.38C4122.4,-158.14 4134.64,-151.01 4147,-147 4260.2,-110.28 4573.79,-172.53 4682,-123 4703.38,-113.22 4720.86,-92 4731.33,-76.78"/>
<polygon fill="black" stroke="black" points="4109.81,-162.68 4103.82,-171.42 4113.95,-168.32 4109.81,-162.68"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge90" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4112.01,-165.3C4122.37,-158.05 4134.61,-150.93 4147,-147 4225.09,-122.2 4809.88,-157.92 4884,-123 4904.74,-113.23 4921,-91.78 4930.54,-76.52"/>
<polygon fill="black" stroke="black" points="4109.77,-162.6 4103.79,-171.34 4113.92,-168.23 4109.77,-162.6"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge91" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="black" d="M4054.84,-165.49C4043.91,-158.17 4030.98,-150.95 4018,-147 3846.58,-94.81 3383.65,-174.43 3212,-123 3180.61,-113.59 3149.23,-92.07 3129.5,-76.69"/>
<polygon fill="black" stroke="black" points="4052.95,-168.44 4063.14,-171.32 4056.97,-162.71 4052.95,-168.44"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge92" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4055.11,-165.61C4044.13,-158.23 4031.09,-150.94 4018,-147 3906.14,-113.37 3076.6,-163.39 2967,-123 2941.44,-113.58 2918.07,-92.06 2903.71,-76.69"/>
<polygon fill="black" stroke="black" points="4053.26,-168.58 4063.44,-171.49 4057.29,-162.87 4053.26,-168.58"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge93" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4054.82,-165.56C4043.88,-158.24 4030.96,-151.01 4018,-147 3952.99,-126.87 3466.92,-153.33 3406,-123 3386.23,-113.16 3371.34,-91.95 3362.66,-76.76"/>
<polygon fill="black" stroke="black" points="4052.93,-168.5 4063.12,-171.38 4056.94,-162.77 4052.93,-168.5"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge94" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4053.49,-165.5C4042.78,-158.49 4030.33,-151.46 4018,-147 3942.1,-119.56 3917.49,-136.98 3838,-123 3748.15,-107.2 3643.91,-82.89 3588.14,-69.4"/>
<polygon fill="black" stroke="black" points="4051.81,-168.59 4062.04,-171.33 4055.75,-162.8 4051.81,-168.59"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node127" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4168,-171.5C4168,-171.5 4262,-171.5 4262,-171.5 4268,-171.5 4274,-177.5 4274,-183.5 4274,-183.5 4274,-195.5 4274,-195.5 4274,-201.5 4268,-207.5 4262,-207.5 4262,-207.5 4168,-207.5 4168,-207.5 4162,-207.5 4156,-201.5 4156,-195.5 4156,-195.5 4156,-183.5 4156,-183.5 4156,-177.5 4162,-171.5 4168,-171.5"/>
<text text-anchor="middle" x="4215" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge95" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M4187.74,-171.39C4175.4,-163.77 4160.56,-154.77 4147,-147 4106.37,-123.72 4059.15,-98.58 4026.03,-81.24"/>
<polygon fill="black" stroke="black" points="4027.56,-78.1 4017.07,-76.57 4024.32,-84.3 4027.56,-78.1"/>
</g>
</g>
</svg>
