--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 463 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.899ns.
--------------------------------------------------------------------------------
Slack:                  16.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y31.B4      net (fanout=14)       0.982   Mmux_M_counter_d1011
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d311
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.321ns logic, 2.543ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y31.A4      net (fanout=14)       0.928   Mmux_M_counter_d1011
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d511
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (1.321ns logic, 2.489ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y31.B4      net (fanout=14)       0.982   Mmux_M_counter_d1011
    SLICE_X13Y31.CLK     Tas                   0.264   M_counter_q[27]
                                                       Mmux_M_counter_d411
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (1.212ns logic, 2.543ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.746ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y31.D5      net (fanout=14)       0.864   Mmux_M_counter_d1011
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d1101
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (1.321ns logic, 2.425ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y31.C5      net (fanout=14)       0.831   Mmux_M_counter_d1011
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d291
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (1.321ns logic, 2.392ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  16.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.701ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y31.A4      net (fanout=14)       0.928   Mmux_M_counter_d1011
    SLICE_X13Y31.CLK     Tas                   0.264   M_counter_q[27]
                                                       Mmux_M_counter_d611
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (1.212ns logic, 2.489ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y26.C2      net (fanout=14)       0.776   Mmux_M_counter_d1011
    SLICE_X13Y26.CLK     Tas                   0.373   M_counter_q[5]
                                                       Mmux_M_counter_d2311
                                                       M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (1.321ns logic, 2.337ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.648ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y26.A3      net (fanout=14)       0.766   Mmux_M_counter_d1011
    SLICE_X13Y26.CLK     Tas                   0.373   M_counter_q[5]
                                                       Mmux_M_counter_d2611
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (1.321ns logic, 2.327ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.641ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y26.B4      net (fanout=14)       0.759   Mmux_M_counter_d1011
    SLICE_X13Y26.CLK     Tas                   0.373   M_counter_q[5]
                                                       Mmux_M_counter_d2511
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (1.321ns logic, 2.320ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  16.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.637ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y31.D5      net (fanout=14)       0.864   Mmux_M_counter_d1011
    SLICE_X13Y31.CLK     Tas                   0.264   M_counter_q[27]
                                                       Mmux_M_counter_d1111
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.637ns (1.212ns logic, 2.425ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y30.A4      net (fanout=14)       0.725   Mmux_M_counter_d1011
    SLICE_X13Y30.CLK     Tas                   0.373   M_counter_q[21]
                                                       Mmux_M_counter_d1411
                                                       M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (1.321ns logic, 2.286ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y30.D4      net (fanout=14)       0.717   Mmux_M_counter_d1011
    SLICE_X13Y30.CLK     Tas                   0.373   M_counter_q[21]
                                                       Mmux_M_counter_d711
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.321ns logic, 2.278ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y31.C5      net (fanout=14)       0.831   Mmux_M_counter_d1011
    SLICE_X13Y31.CLK     Tas                   0.264   M_counter_q[27]
                                                       Mmux_M_counter_d2011
                                                       M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.212ns logic, 2.392ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y26.C2      net (fanout=14)       0.776   Mmux_M_counter_d1011
    SLICE_X13Y26.CLK     Tas                   0.264   M_counter_q[5]
                                                       Mmux_M_counter_d2411
                                                       M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (1.212ns logic, 2.337ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.539ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y26.A3      net (fanout=14)       0.766   Mmux_M_counter_d1011
    SLICE_X13Y26.CLK     Tas                   0.264   M_counter_q[5]
                                                       Mmux_M_counter_d2811
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.212ns logic, 2.327ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y30.B5      net (fanout=14)       0.662   Mmux_M_counter_d1011
    SLICE_X13Y30.CLK     Tas                   0.373   M_counter_q[21]
                                                       Mmux_M_counter_d1211
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.321ns logic, 2.223ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y26.B4      net (fanout=14)       0.759   Mmux_M_counter_d1011
    SLICE_X13Y26.CLK     Tas                   0.264   M_counter_q[5]
                                                       Mmux_M_counter_d2711
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.212ns logic, 2.320ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.527ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CMUX    Tshcko                0.518   M_counter_q[27]
                                                       M_counter_q_8
    SLICE_X12Y28.A5      net (fanout=1)        0.645   M_counter_q[8]
    SLICE_X12Y28.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       M_counter_q[8]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X12Y29.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X12Y30.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X12Y31.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X12Y32.DMUX    Tcind                 0.320   M_counter_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X13Y31.D2      net (fanout=1)        0.774   M_counter_q[27]_GND_1_o_add_0_OUT[27]
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d1101
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (1.964ns logic, 1.563ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack:                  16.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.526ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CMUX    Tshcko                0.518   M_counter_q[27]
                                                       M_counter_q_8
    SLICE_X12Y28.A5      net (fanout=1)        0.645   M_counter_q[8]
    SLICE_X12Y28.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       M_counter_q[8]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X12Y29.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X12Y30.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X12Y31.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X12Y32.BMUX    Tcinb                 0.310   M_counter_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X13Y31.B1      net (fanout=1)        0.783   M_counter_q[27]_GND_1_o_add_0_OUT[25]
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d311
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.954ns logic, 1.572ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack:                  16.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_13 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_13 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.AMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_13
    SLICE_X12Y29.B1      net (fanout=1)        0.716   M_counter_q[13]
    SLICE_X12Y29.COUT    Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       M_counter_q[13]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X12Y30.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X12Y31.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X12Y32.DMUX    Tcind                 0.320   M_counter_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X13Y31.D2      net (fanout=1)        0.774   M_counter_q[27]_GND_1_o_add_0_OUT[27]
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d1101
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (1.880ns logic, 1.631ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  16.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_13 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.510ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_13 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.AMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_13
    SLICE_X12Y29.B1      net (fanout=1)        0.716   M_counter_q[13]
    SLICE_X12Y29.COUT    Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       M_counter_q[13]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X12Y30.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X12Y31.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X12Y32.BMUX    Tcinb                 0.310   M_counter_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X13Y31.B1      net (fanout=1)        0.783   M_counter_q[27]_GND_1_o_add_0_OUT[25]
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d311
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (1.870ns logic, 1.640ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack:                  16.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.510ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y30.C5      net (fanout=14)       0.628   Mmux_M_counter_d1011
    SLICE_X13Y30.CLK     Tas                   0.373   M_counter_q[21]
                                                       Mmux_M_counter_d1012
                                                       M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (1.321ns logic, 2.189ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  16.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y30.A4      net (fanout=14)       0.725   Mmux_M_counter_d1011
    SLICE_X13Y30.CLK     Tas                   0.264   M_counter_q[21]
                                                       Mmux_M_counter_d1511
                                                       M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.212ns logic, 2.286ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.501ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.196 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BMUX    Tshcko                0.518   M_counter_q[5]
                                                       M_counter_q_1
    SLICE_X12Y26.B3      net (fanout=1)        0.418   M_counter_q[1]
    SLICE_X12Y26.COUT    Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       M_counter_q[1]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X12Y27.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X12Y28.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X12Y29.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X12Y30.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X12Y31.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X12Y32.DMUX    Tcind                 0.320   M_counter_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X13Y31.D2      net (fanout=1)        0.774   M_counter_q[27]_GND_1_o_add_0_OUT[27]
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d1101
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (2.159ns logic, 1.342ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack:                  16.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.196 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BMUX    Tshcko                0.518   M_counter_q[5]
                                                       M_counter_q_1
    SLICE_X12Y26.B3      net (fanout=1)        0.418   M_counter_q[1]
    SLICE_X12Y26.COUT    Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       M_counter_q[1]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X12Y27.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X12Y28.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X12Y29.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X12Y30.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X12Y31.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X12Y32.BMUX    Tcinb                 0.310   M_counter_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X13Y31.B1      net (fanout=1)        0.783   M_counter_q[27]_GND_1_o_add_0_OUT[25]
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d311
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (2.149ns logic, 1.351ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack:                  16.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y30.D4      net (fanout=14)       0.717   Mmux_M_counter_d1011
    SLICE_X13Y30.CLK     Tas                   0.264   M_counter_q[21]
                                                       Mmux_M_counter_d811
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (1.212ns logic, 2.278ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y28.B4      net (fanout=14)       0.590   Mmux_M_counter_d1011
    SLICE_X13Y28.CLK     Tas                   0.373   M_counter_q[11]
                                                       Mmux_M_counter_d2211
                                                       M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (1.321ns logic, 2.151ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  16.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.469ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.196 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.CMUX    Tshcko                0.518   M_counter_q[5]
                                                       M_counter_q_4
    SLICE_X12Y27.A4      net (fanout=1)        0.491   M_counter_q[4]
    SLICE_X12Y27.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       M_counter_q[4]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X12Y28.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X12Y29.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X12Y30.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X12Y31.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X12Y32.DMUX    Tcind                 0.320   M_counter_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X13Y31.D2      net (fanout=1)        0.774   M_counter_q[27]_GND_1_o_add_0_OUT[27]
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d1101
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (2.057ns logic, 1.412ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack:                  16.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.468ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.196 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.CMUX    Tshcko                0.518   M_counter_q[5]
                                                       M_counter_q_4
    SLICE_X12Y27.A4      net (fanout=1)        0.491   M_counter_q[4]
    SLICE_X12Y27.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       M_counter_q[4]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X12Y28.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X12Y29.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X12Y30.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X12Y31.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Madd_M_counter_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X12Y32.BMUX    Tcinb                 0.310   M_counter_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X13Y31.B1      net (fanout=1)        0.783   M_counter_q[27]_GND_1_o_add_0_OUT[25]
    SLICE_X13Y31.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d311
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (2.047ns logic, 1.421ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack:                  16.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X11Y29.A5      net (fanout=31)       0.939   M_counter_q[27]
    SLICE_X11Y29.A       Tilo                  0.259   M_state_q_FSM_FFd23
                                                       Mmux_M_counter_d1011_SW0
    SLICE_X13Y28.A6      net (fanout=1)        0.622   N4
    SLICE_X13Y28.A       Tilo                  0.259   M_counter_q[11]
                                                       Mmux_M_counter_d1011
    SLICE_X13Y28.C2      net (fanout=14)       0.563   Mmux_M_counter_d1011
    SLICE_X13Y28.CLK     Tas                   0.373   M_counter_q[11]
                                                       Mmux_M_counter_d1811
                                                       M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (1.321ns logic, 2.124ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myClk_q_0/CLK
  Logical resource: M_myClk_q_0/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X13Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[5]/SR
  Logical resource: M_counter_q_0/SR
  Location pin: SLICE_X13Y26.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X13Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X13Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[5]/SR
  Logical resource: M_counter_q_1/SR
  Location pin: SLICE_X13Y26.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X13Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X13Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[5]/SR
  Logical resource: M_counter_q_4/SR
  Location pin: SLICE_X13Y26.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X13Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X13Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[11]/SR
  Logical resource: M_counter_q_7/SR
  Location pin: SLICE_X13Y28.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X13Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X13Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[11]/SR
  Logical resource: M_counter_q_9/SR
  Location pin: SLICE_X13Y28.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X13Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X13Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[11]/SR
  Logical resource: M_counter_q_12/SR
  Location pin: SLICE_X13Y28.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X13Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[21]/SR
  Logical resource: M_counter_q_13/SR
  Location pin: SLICE_X13Y30.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[21]/SR
  Logical resource: M_counter_q_15/SR
  Location pin: SLICE_X13Y30.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[21]/SR
  Logical resource: M_counter_q_19/SR
  Location pin: SLICE_X13Y30.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.899|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 463 paths, 0 nets, and 86 connections

Design statistics:
   Minimum period:   3.899ns{1}   (Maximum frequency: 256.476MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 27 23:44:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



