{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 05:13:26 2017 " "Info: Processing started: Wed Sep 27 05:13:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off gated_D_latch -c gated_D_latch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gated_D_latch -c gated_D_latch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "NA5~0 " "Warning: Node \"NA5~0\" is a latch" {  } { { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "G " "Info: Assuming node \"G\" is a latch enable. Will not compute fmax for this pin." {  } { { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "NA5~0 D G 1.363 ns register " "Info: tsu for register \"NA5~0\" (data pin = \"D\", clock pin = \"G\") is 1.363 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.023 ns + Longest pin register " "Info: + Longest pin to register delay is 2.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns D 1 PIN PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.419 ns) 2.023 ns NA5~0 2 REG LCCOMB_X47_Y50_N2 2 " "Info: 2: + IC(0.645 ns) + CELL(0.419 ns) = 2.023 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { D NA5~0 } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.378 ns ( 68.12 % ) " "Info: Total cell delay = 1.378 ns ( 68.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.645 ns ( 31.88 % ) " "Info: Total interconnect delay = 0.645 ns ( 31.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { D NA5~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { D {} D~combout {} NA5~0 {} } { 0.000ns 0.000ns 0.645ns } { 0.000ns 0.959ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.087 ns + " "Info: + Micro setup delay of destination is 1.087 ns" {  } { { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G destination 1.747 ns - Shortest register " "Info: - Shortest clock path from clock \"G\" to destination register is 1.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns G 1 CLK PIN_H15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'G'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.150 ns) 1.747 ns NA5~0 2 REG LCCOMB_X47_Y50_N2 2 " "Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.747 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { G NA5~0 } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 63.48 % ) " "Info: Total cell delay = 1.109 ns ( 63.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.638 ns ( 36.52 % ) " "Info: Total interconnect delay = 0.638 ns ( 36.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { G NA5~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.747 ns" { G {} G~combout {} NA5~0 {} } { 0.000ns 0.000ns 0.638ns } { 0.000ns 0.959ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { D NA5~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { D {} D~combout {} NA5~0 {} } { 0.000ns 0.000ns 0.645ns } { 0.000ns 0.959ns 0.419ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { G NA5~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.747 ns" { G {} G~combout {} NA5~0 {} } { 0.000ns 0.000ns 0.638ns } { 0.000ns 0.959ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "G Q NA5~0 5.994 ns register " "Info: tco from clock \"G\" to destination pin \"Q\" through register \"NA5~0\" is 5.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G source 1.747 ns + Longest register " "Info: + Longest clock path from clock \"G\" to source register is 1.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns G 1 CLK PIN_H15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'G'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.150 ns) 1.747 ns NA5~0 2 REG LCCOMB_X47_Y50_N2 2 " "Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.747 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { G NA5~0 } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 63.48 % ) " "Info: Total cell delay = 1.109 ns ( 63.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.638 ns ( 36.52 % ) " "Info: Total interconnect delay = 0.638 ns ( 36.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { G NA5~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.747 ns" { G {} G~combout {} NA5~0 {} } { 0.000ns 0.000ns 0.638ns } { 0.000ns 0.959ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.247 ns + Longest register pin " "Info: + Longest register to pin delay is 4.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NA5~0 1 REG LCCOMB_X47_Y50_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NA5~0 } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 0.668 ns NA4 2 COMB LCCOMB_X47_Y50_N0 1 " "Info: 2: + IC(0.248 ns) + CELL(0.420 ns) = 0.668 ns; Loc. = LCCOMB_X47_Y50_N0; Fanout = 1; COMB Node = 'NA4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { NA5~0 NA4 } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(2.788 ns) 4.247 ns Q 3 PIN PIN_C15 0 " "Info: 3: + IC(0.791 ns) + CELL(2.788 ns) = 4.247 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.579 ns" { NA4 Q } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.208 ns ( 75.54 % ) " "Info: Total cell delay = 3.208 ns ( 75.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns ( 24.46 % ) " "Info: Total interconnect delay = 1.039 ns ( 24.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.247 ns" { NA5~0 NA4 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.247 ns" { NA5~0 {} NA4 {} Q {} } { 0.000ns 0.248ns 0.791ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { G NA5~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.747 ns" { G {} G~combout {} NA5~0 {} } { 0.000ns 0.000ns 0.638ns } { 0.000ns 0.959ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.247 ns" { NA5~0 NA4 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.247 ns" { NA5~0 {} NA4 {} Q {} } { 0.000ns 0.248ns 0.791ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "G Q 5.632 ns Longest " "Info: Longest tpd from source pin \"G\" to destination pin \"Q\" is 5.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns G 1 CLK PIN_H15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'G'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.437 ns) 2.053 ns NA4 2 COMB LCCOMB_X47_Y50_N0 1 " "Info: 2: + IC(0.657 ns) + CELL(0.437 ns) = 2.053 ns; Loc. = LCCOMB_X47_Y50_N0; Fanout = 1; COMB Node = 'NA4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { G NA4 } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(2.788 ns) 5.632 ns Q 3 PIN PIN_C15 0 " "Info: 3: + IC(0.791 ns) + CELL(2.788 ns) = 5.632 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.579 ns" { NA4 Q } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.184 ns ( 74.29 % ) " "Info: Total cell delay = 4.184 ns ( 74.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 25.71 % ) " "Info: Total interconnect delay = 1.448 ns ( 25.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.632 ns" { G NA4 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.632 ns" { G {} G~combout {} NA4 {} Q {} } { 0.000ns 0.000ns 0.657ns 0.791ns } { 0.000ns 0.959ns 0.437ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "NA5~0 D G -0.276 ns register " "Info: th for register \"NA5~0\" (data pin = \"D\", clock pin = \"G\") is -0.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G destination 1.747 ns + Longest register " "Info: + Longest clock path from clock \"G\" to destination register is 1.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns G 1 CLK PIN_H15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'G'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.150 ns) 1.747 ns NA5~0 2 REG LCCOMB_X47_Y50_N2 2 " "Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.747 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { G NA5~0 } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 63.48 % ) " "Info: Total cell delay = 1.109 ns ( 63.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.638 ns ( 36.52 % ) " "Info: Total interconnect delay = 0.638 ns ( 36.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { G NA5~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.747 ns" { G {} G~combout {} NA5~0 {} } { 0.000ns 0.000ns 0.638ns } { 0.000ns 0.959ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.023 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns D 1 PIN PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.419 ns) 2.023 ns NA5~0 2 REG LCCOMB_X47_Y50_N2 2 " "Info: 2: + IC(0.645 ns) + CELL(0.419 ns) = 2.023 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { D NA5~0 } "NODE_NAME" } } { "gated_D_latch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/gated_D_latch/gated_D_latch.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.378 ns ( 68.12 % ) " "Info: Total cell delay = 1.378 ns ( 68.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.645 ns ( 31.88 % ) " "Info: Total interconnect delay = 0.645 ns ( 31.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { D NA5~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { D {} D~combout {} NA5~0 {} } { 0.000ns 0.000ns 0.645ns } { 0.000ns 0.959ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { G NA5~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.747 ns" { G {} G~combout {} NA5~0 {} } { 0.000ns 0.000ns 0.638ns } { 0.000ns 0.959ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { D NA5~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { D {} D~combout {} NA5~0 {} } { 0.000ns 0.000ns 0.645ns } { 0.000ns 0.959ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 05:13:26 2017 " "Info: Processing ended: Wed Sep 27 05:13:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
