
---------- Begin Simulation Statistics ----------
simSeconds                                   3.081156                       # Number of seconds simulated (Second)
simTicks                                 3081156409350                       # Number of ticks simulated (Tick)
finalTick                                30439557012295                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  43325.67                       # Real time elapsed on the host (Second)
hostTickRate                                 71116191                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    6133592                       # Number of bytes of host memory used (Byte)
simInsts                                   8863057144                       # Number of instructions simulated (Count)
simOps                                    12258145057                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   204568                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     282930                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          256                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         2559                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples    865756712                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.447813                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     2.019073                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |   865756471    100.00%    100.00% |         185      0.00%    100.00% |          26      0.00%    100.00% |          19      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total    865756712                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples   2239475064                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     2.132080                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.782415                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.568652                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |   919954226     41.08%     41.08% |  1053698102     47.05%     88.13% |   198758423      8.88%     97.01% |    38147473      1.70%     98.71% |    13060719      0.58%     99.29% |     5586316      0.25%     99.54% |     4122713      0.18%     99.73% |     3533825      0.16%     99.88% |     2613267      0.12%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total   2239475064                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples   2248599929                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean    11.973065                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.378356                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    54.305287                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |  2248225350     99.98%     99.98% |      370617      0.02%    100.00% |        3481      0.00%    100.00% |         379      0.00%    100.00% |          78      0.00%    100.00% |          18      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total   2248599929                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples   2086570617                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.025214                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.004122                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     2.380522                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |  2086565819    100.00%    100.00% |        4143      0.00%    100.00% |         639      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total   2086570617                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples    162029312                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   152.956601                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    81.473271                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   139.404207                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |   161655388     99.77%     99.77% |      369968      0.23%    100.00% |        3476      0.00%    100.00% |         378      0.00%    100.00% |          78      0.00%    100.00% |          18      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total    162029312                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          256                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         2559                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples    263338577                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     1.036882                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     3.191868                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |   263338336    100.00%    100.00% |         185      0.00%    100.00% |          26      0.00%    100.00% |          19      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total    263338577                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples    504822898                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.227004                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.186664                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |   504555368     99.95%     99.95% |      258898      0.05%    100.00% |        7742      0.00%    100.00% |         684      0.00%    100.00% |         134      0.00%    100.00% |          50      0.00%    100.00% |          17      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total    504822898                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples     97595237                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000499                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.031676                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |    97570960     99.98%     99.98% |           0      0.00%     99.98% |       24207      0.02%    100.00% |           0      0.00%    100.00% |          70      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total     97595237                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch    101852289      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data     18552916      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data    102181403      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack     19337932      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ       373430      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE       785024      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement     83295277      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch    101852289      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ       329114      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE       785016      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data       329114      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack       785016      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data     18508616      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ        44292      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE            8      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement     83295277      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data    101852289      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack     18508616      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.DMA_READ           24      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data        44292      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack        44292      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data            8      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack            8      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |      373406    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total       373406                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |      785024    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total       785024                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |      373406    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total       373406                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |      785024    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total       785024                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |      373406    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total       373406                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |      785024    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total       785024                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |      373406    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total       373406                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |      785024    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total       785024                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |   272987711     28.07%     28.07% |   217800573     22.39%     50.46% |   242490866     24.93%     75.40% |   239278447     24.60%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total    972557597                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |   192969156     28.20%     28.20% |   154047006     22.51%     50.71% |   170063861     24.85%     75.56% |   167231208     24.44%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total    684311231                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |   167259440     28.19%     28.19% |   135257134     22.80%     50.99% |   146912969     24.76%     75.75% |   143855226     24.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total    593284769                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |    26810815     28.15%     28.15% |    22418523     23.54%     51.70% |    22360568     23.48%     75.18% |    23637697     24.82%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total     95227603                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |    43258113     28.35%     28.35% |    34926271     22.89%     51.25% |    36892586     24.18%     75.43% |    37489231     24.57%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total    152566201                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |       40542     26.65%     26.65% |       31927     20.99%     47.64% |       41503     27.29%     74.93% |       38131     25.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total       152103                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |      644298     29.08%     29.08% |      493635     22.28%     51.37% |      527784     23.82%     75.19% |      549644     24.81%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total      2215361                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR |          55     32.35%     32.35% |          41     24.12%     56.47% |          21     12.35%     68.82% |          53     31.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR::total          170                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |        3666     50.18%     50.18% |         946     12.95%     63.13% |        1529     20.93%     84.05% |        1165     15.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total         7306                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |    11979940     28.22%     28.22% |     9423471     22.19%     50.41% |    10758539     25.34%     75.75% |    10296920     24.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total     42458870                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |      552172     24.92%     24.92% |      679722     30.68%     55.60% |      479107     21.62%     77.23% |      504530     22.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total      2215531                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |    32936084     28.14%     28.14% |    27477459     23.48%     51.62% |    27834948     23.79%     75.41% |    28775531     24.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total    117024022                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |      136852     31.95%     31.95% |      112498     26.27%     58.22% |       92793     21.67%     79.89% |       86138     20.11%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total       428281                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |      115373     28.92%     28.92% |      109792     27.52%     56.43% |       90006     22.56%     78.99% |       83811     21.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total       398982                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |    11764264     28.32%     28.32% |     9325281     22.45%     50.77% |    10566930     25.44%     76.21% |     9881102     23.79%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total     41537577                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |    12331074     28.24%     28.24% |     9705454     22.23%     50.47% |    10950391     25.08%     75.55% |    10672707     24.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total     43659626                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |    27168856     28.51%     28.51% |    21849656     22.93%     51.43% |    22689376     23.81%     75.24% |    23600641     24.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total     95308529                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |     3758048     27.64%     27.64% |     3370935     24.79%     52.43% |     3252827     23.92%     76.35% |     3215807     23.65%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total     13597617                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |    20036346     29.03%     29.03% |    15427082     22.35%     51.38% |    16198166     23.47%     74.85% |    17356420     25.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total     69018014                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |     1153489     25.18%     25.18% |     1221430     26.66%     51.83% |     1122030     24.49%     76.32% |     1084826     23.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total      4581775                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |      806133     22.91%     22.91% |     1125627     31.99%     54.91% |      815264     23.17%     78.08% |      771257     21.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total      3518281                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |      253413     24.50%     24.50% |      307681     29.74%     54.24% |      242636     23.45%     77.69% |      230793     22.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total      1034523                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv |           3     15.00%     15.00% |           6     30.00%     45.00% |           3     15.00%     60.00% |           8     40.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv::total           20                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |     4598931     26.72%     26.72% |     4365497     25.36%     52.08% |     4021020     23.36%     75.44% |     4227526     24.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total     17212974                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |    14126057     23.74%     23.74% |    15969231     26.83%     50.57% |    14674491     24.66%     75.23% |    14740183     24.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total     59509962                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |   164993423     28.18%     28.18% |   131071216     22.39%     50.57% |   146558982     25.03%     75.60% |   142858805     24.40%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total    585482426                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |      112556     28.35%     28.35% |      109661     27.62%     55.97% |       90076     22.69%     78.65% |       84761     21.35%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total       397054                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |     3117299     24.72%     24.72% |     3627260     28.76%     53.48% |     2949900     23.39%     76.87% |     2916726     23.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total     12611185                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |    26893759     28.67%     28.67% |    21234243     22.64%     51.30% |    22303620     23.78%     75.08% |    23379503     24.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total     93811125                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |   113938222     28.36%     28.36% |    87566198     21.79%     50.15% |   101968346     25.38%     75.53% |    98342860     24.47%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total    401815626                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |     1949864     28.32%     28.32% |     1573577     22.85%     51.17% |     1665083     24.18%     75.35% |     1697634     24.65%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total      6886158                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |     1996862     27.01%     27.01% |     1782250     24.11%     51.12% |     1769243     23.93%     75.05% |     1844827     24.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total      7393182                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |     7529432     28.51%     28.51% |     5670109     21.47%     49.98% |     6903179     26.14%     76.12% |     6306367     23.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total     26409087                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |        5980     26.04%     26.04% |        5538     24.11%     50.15% |        5998     26.12%     76.27% |        5450     23.73%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total        22966                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |      497765     28.49%     28.49% |      391961     22.43%     50.92% |      414809     23.74%     74.67% |      442609     25.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total      1747144                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR |          37     29.84%     29.84% |          36     29.03%     58.87% |          18     14.52%     73.39% |          33     26.61%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR::total          124                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |   131437379     28.39%     28.39% |   103337019     22.32%     50.71% |   113773412     24.57%     75.28% |   114436652     24.72%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total    462984462                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |   161185414     28.21%     28.21% |   129895166     22.73%     50.94% |   141662201     24.79%     75.74% |   138626105     24.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total    571368886                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |     1657989     26.79%     26.79% |     1578656     25.51%     52.29% |     1438152     23.24%     75.53% |     1514612     24.47%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total      6189409                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |     4234832     27.99%     27.99% |     3655172     24.16%     52.15% |     3663751     24.22%     76.37% |     3574735     23.63%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total     15128490                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |       34557     26.76%     26.76% |       26386     20.44%     47.20% |       35501     27.50%     74.70% |       32670     25.30%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total       129114                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |      146503     31.30%     31.30% |      101640     21.72%     53.02% |      112932     24.13%     77.14% |      106978     22.86%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total       468053                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv |         341      6.90%      6.90% |        1207     24.44%     31.34% |        2211     44.77%     76.11% |        1180     23.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv::total         4939                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement |         968     25.17%     25.17% |        1071     27.85%     53.02% |         889     23.11%     76.13% |         918     23.87%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement::total         3846                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |    11979875     28.22%     28.22% |     9423422     22.19%     50.41% |    10758501     25.34%     75.75% |    10296876     24.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total     42458674                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |      552172     24.92%     24.92% |      679722     30.68%     55.60% |      479106     21.62%     77.23% |      504530     22.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total      2215530                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |    28927164     28.25%     28.25% |    23797816     23.24%     51.49% |    24337243     23.77%     75.26% |    25326845     24.74%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total    102389068                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv |           1     10.00%     10.00% |           2     20.00%     30.00% |           4     40.00%     70.00% |           3     30.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv::total           10                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement |         191     28.13%     28.13% |         179     26.36%     54.49% |         127     18.70%     73.20% |         182     26.80%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement::total          679                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |        3666     50.18%     50.18% |         946     12.95%     63.13% |        1529     20.93%     84.05% |        1165     15.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total         7306                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |     4008644     27.40%     27.40% |     3678485     25.14%     52.54% |     3495533     23.89%     76.44% |     3447550     23.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total     14630212                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack |           0      0.00%      0.00% |           6     66.67%     66.67% |           2     22.22%     88.89% |           1     11.11%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack::total            9                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv |         849     15.79%     15.79% |         815     15.15%     30.94% |        1599     29.73%     60.67% |        2115     39.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv::total         5378                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |      136852     31.95%     31.95% |      112492     26.27%     58.22% |       92791     21.67%     79.89% |       86137     20.11%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total       428272                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |      115373     28.92%     28.92% |      109792     27.52%     56.43% |       90006     22.56%     78.99% |       83811     21.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total       398982                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive |          65     33.16%     33.16% |          49     25.00%     58.16% |          38     19.39%     77.55% |          44     22.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive::total          196                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks |         276      5.82%      5.82% |        1158     24.42%     30.24% |        2172     45.80%     76.04% |        1136     23.96%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks::total         4742                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load |        1488     24.23%     24.23% |        1239     20.18%     44.41% |        2195     35.75%     80.16% |        1218     19.84%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load::total         6140                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |         744     37.29%     37.29% |         507     25.41%     62.71% |         239     11.98%     74.69% |         505     25.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total         1995                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store |         145     27.31%     27.31% |         114     21.47%     48.78% |         146     27.50%     76.27% |         126     23.73%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store::total          531                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv |        1125     20.58%     20.58% |        1245     22.78%     43.36% |        1290     23.60%     66.96% |        1806     33.04%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv::total         5466                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX |           5     21.74%     21.74% |           3     13.04%     34.78% |           4     17.39%     52.17% |          11     47.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX::total           23                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS |          30     18.29%     18.29% |          34     20.73%     39.02% |          43     26.22%     65.24% |          57     34.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS::total          164                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR |          18     39.13%     39.13% |           5     10.87%     50.00% |           3      6.52%     56.52% |          20     43.48%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR::total           46                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |    11763086     28.32%     28.32% |     9323994     22.45%     50.77% |    10565590     25.44%     76.21% |     9879208     23.79%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total     41531878                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load |           2     33.33%     33.33% |           2     33.33%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load::total            6                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack |        1178     20.67%     20.67% |        1287     22.58%     43.25% |        1340     23.51%     66.77% |        1894     33.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total         5699                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR     98834383      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS     48342636      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX     14651387      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE       401639      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX     41532316      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old        10837      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement     13005809      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean     88798087      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data    101852289      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack    101848193      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data      6659972      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean      1750434      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack     22356879      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all     66240262      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock      2215531      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock     57488064      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv        88597      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR     56525253      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS     32581685      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX     12745351      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old         5351      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR     38912527      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS      2493441      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX         7319      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE       391676      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_PUTX          208      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement       155841      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean     58691239      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR         2472      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS     10381103      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX      1732745      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement     11989613      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean     17386927      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv        36516      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GET_INSTR          170      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS      2215361      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX       152103      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX     41531878      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX_old           23      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement       860355      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean     12719921      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv         7781      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR         6285      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS        22972      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX         9102      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_PUTX_old          115      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack    101848193      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv        36518      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_GETS            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_GETX            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_PUTX_old          371      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data       689091      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data_clean          103      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all       178942      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv         7781      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETS          169      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETX           12      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old         4977      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data      5502810      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean         2871      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all      7214240      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.MEM_Inv            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR         1285      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GETS          224      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GETX            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack     22170075      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all     58691239      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.L1_GETS            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.L1_GETX            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack       186804      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all       155841      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS       503917      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETX          105      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data     32077767      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR      3386387      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETS        65894      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETX            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data     57029171      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETS           68      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX         1318      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data     12745351      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS        29430      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETX         1053      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_UPGRADE         5377      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock       398995      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS        15434      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX         2178      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_PUTX           23      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock     57089069      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GET_INSTR            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS        31419      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETX           78      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_PUTX          205      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data       460551      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean      1738781      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock        16199      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.L1_GETS            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data         7520      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean         8679      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETS         1511      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETX           16      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE         4585      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_PUTX            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock      2199332      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples    972018301                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     9.522039                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.255781                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    49.345544                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |   971883466     99.99%     99.99% |      133555      0.01%    100.00% |        1088      0.00%    100.00% |         144      0.00%    100.00% |          35      0.00%    100.00% |          10      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total    972018301                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples    923799782                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000844                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000585                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.029068                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |   923020155     99.92%     99.92% |      779116      0.08%    100.00% |         502      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total    923799782                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples     48218519                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   172.776276                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    97.521453                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   145.061309                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |    48083684     99.72%     99.72% |      133555      0.28%    100.00% |        1088      0.00%    100.00% |         144      0.00%    100.00% |          35      0.00%    100.00% |          10      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total     48218519                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples    572432782                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     5.526912                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.136081                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    35.404435                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |   572128076     99.95%     99.95% |      264996      0.05%     99.99% |       38349      0.01%    100.00% |         939      0.00%    100.00% |         268      0.00%    100.00% |         102      0.00%    100.00% |          39      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total    572432782                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples    559046118                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.050244                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.012019                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     3.054928                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |   559044112    100.00%    100.00% |        1755      0.00%    100.00% |         247      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total    559046118                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples     13386664                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   192.478929                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   142.137661                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   131.994734                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |    13083964     97.74%     97.74% |      263241      1.97%     99.71% |       38102      0.28%     99.99% |         937      0.01%    100.00% |         267      0.00%    100.00% |         102      0.00%    100.00% |          38      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total     13386664                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    683756428                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean    20.726245                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.843556                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    70.253202                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   683561984     99.97%     99.97% |      192257      0.03%    100.00% |        1963      0.00%    100.00% |         176      0.00%    100.00% |          38      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    683756428                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    584962532                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000002                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.001342                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   584961575    100.00%    100.00% |         925      0.00%    100.00% |          32      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    584962532                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples     98793896                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   137.526102                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    68.962808                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   134.954238                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |    98599452     99.80%     99.80% |      192257      0.19%    100.00% |        1963      0.00%    100.00% |         176      0.00%    100.00% |          38      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total     98793896                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples     12159978                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean    19.243385                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.656529                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    72.561209                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |    12155851     99.97%     99.97% |        4077      0.03%    100.00% |          41      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total     12159978                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples     11179861                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     3.059359                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.127717                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    23.825599                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |    11157422     99.80%     99.80% |       19747      0.18%     99.98% |        1555      0.01%     99.99% |         748      0.01%    100.00% |         320      0.00%    100.00% |          58      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total     11179861                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples       980117                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   203.849066                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   133.075423                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   147.582745                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |      976379     99.62%     99.62% |        3691      0.38%    100.00% |          38      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total       980117                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples      4116202                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    22.698926                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.949900                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    77.228981                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |     4102980     99.68%     99.68% |       11759      0.29%     99.96% |        1388      0.03%    100.00% |          52      0.00%    100.00% |           8      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total      4116202                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples      3466086                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.206813                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.005418                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     7.824932                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |     3465986    100.00%    100.00% |          85      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total      3466086                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples       650116                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   137.283880                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    66.634263                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   147.797801                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |      636994     97.98%     97.98% |       11674      1.80%     99.78% |        1374      0.21%     99.99% |          52      0.01%    100.00% |           8      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total       650116                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples      4116238                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |     4116238    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total      4116238                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples      4116238                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |     4116238    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total      4116238                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.001127                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_stall_time   221.975195                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.005707                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time    76.407445                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.002244                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_stall_time    33.732113                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.001988                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_stall_time    33.729512                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.001114                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_stall_time   203.191439                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_stall_time    33.714915                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000076                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_stall_time   202.289488                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_stall_time   168.721869                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles      4257860                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples     84984061                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.119629                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.942155                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-7     84436340     99.36%     99.36% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-15       514483      0.61%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-23        28396      0.03%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::24-31         3906      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::32-39          742      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::40-47          127      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::48-55           48      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::56-63           14      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::64-71            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::72-79            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total     84984061                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits    422636936                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses     17608580                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses    440245516                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits    164993423                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses     27974989                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses    192968412                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.007312                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time    33.761693                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count         3538                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.001255                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_stall_time    67.459026                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs   148.540088                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_stall_time   168.655160                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000616                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_stall_time    67.458989                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.000629                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_stall_time   183.052034                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000182                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_stall_time    33.729512                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles      3320626                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples     70073295                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.120898                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.946877                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-7     69623162     99.36%     99.36% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-15       420539      0.60%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-23        25776      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::24-31         3122      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::32-39          550      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::40-47          106      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::48-55           24      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::56-63           10      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::64-71            5      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::72-79            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total     70073295                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits    338341191                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses     14715161                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses    353056352                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits    131071216                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses     22975283                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses    154046499                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.005843                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time    33.773168                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_count         3112                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.001029                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_stall_time    67.459026                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs   160.726294                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_stall_time   168.654868                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000513                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_stall_time    67.458989                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000516                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_stall_time   183.971111                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000152                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_stall_time    33.729512                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles      3997719                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples     72753728                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.152504                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     1.124867                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-15     72682311     99.90%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-31        69401      0.10%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::32-47         1954      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::48-63           57      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::64-79            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total     72753728                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits    373743533                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses     15657960                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses    389401493                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits    146558982                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses     23504640                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses    170063622                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.006454                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_time    33.760533                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_count         3597                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.001088                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_stall_time    67.452159                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs   144.918392                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_stall_time   168.637163                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.000513                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_stall_time    67.452137                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.000545                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_stall_time   184.772850                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.000162                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_stall_time    33.726079                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles      3683937                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples     73854722                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.122006                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.955921                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-15     73823295     99.96%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-31        30527      0.04%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::32-47          821      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::48-63           75      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::64-79            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total     73854722                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits    367843434                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses     15288894                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses    383132328                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits    142858805                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses     24371898                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses    167230703                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.006357                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_time    33.756065                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_count         2950                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.001084                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_stall_time    67.446691                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs   174.931002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_stall_time   168.624582                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.000542                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_stall_time    67.446673                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.000543                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_stall_time   184.951737                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.000157                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_stall_time    33.723345                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles      1094674                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples    564090906                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.618610                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     2.375925                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-255    564090665    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::256-511          185      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::512-767           26      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::768-1023           19      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1024-1279            5      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1280-1535            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1536-1791            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1792-2047            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total    564090906                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.002228                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_stall_time    67.459026                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000823                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_stall_time    33.729495                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.002250                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time   223.394353                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count       138216                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits     53921283                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses    108176122                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses    162097405                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.004973                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_stall_time    55.965940                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.003290                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_stall_time   173.587354                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.000653                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_stall_time   168.654771                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Control    527899388                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   4223195104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control    195190474                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control   1561523792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    569399742                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  40996781424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    751706692                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   6013653536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     42646730                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   3070564560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     56705082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    453640656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_buf_msgs     0.000034                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_stall_time  1397.953476                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers106.m_buf_msgs     0.000024                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers106.m_stall_time  1423.278960                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_buf_msgs     0.000024                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_stall_time  1431.436746                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_buf_msgs     0.000031                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_stall_time  1464.069902                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_buf_msgs     0.000019                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_stall_time  1498.691568                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers120.m_buf_msgs     0.005354                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers120.m_stall_time  1402.820119                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_buf_msgs     0.002603                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_stall_time  1342.756534                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers122.m_buf_msgs     0.001549                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers122.m_stall_time   999.006692                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_buf_msgs     0.006130                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_stall_time  1128.067300                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers142.m_buf_msgs     0.002970                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers142.m_stall_time   999.025558                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_buf_msgs     0.005000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_stall_time  1134.350172                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers147.m_buf_msgs     0.002479                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers147.m_stall_time   999.021530                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers15.m_buf_msgs     0.006192                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers15.m_stall_time  1412.495429                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers151.m_buf_msgs     0.005315                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers151.m_stall_time  1143.160493                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers152.m_buf_msgs     0.002477                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers152.m_stall_time   999.022167                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers156.m_buf_msgs     0.005297                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers156.m_stall_time  1148.958416                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers157.m_buf_msgs     0.002618                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers157.m_stall_time   999.021790                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_buf_msgs     0.002956                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_stall_time  1346.861963                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers160.m_buf_msgs     0.011003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers160.m_stall_time  1519.209707                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers161.m_buf_msgs     0.011003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers161.m_stall_time  1340.066208                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers17.m_buf_msgs     0.001798                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers17.m_stall_time   999.015027                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_buf_msgs     0.022011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_stall_time  1006.795565                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_buf_msgs     0.000125                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_stall_time  1000.455177                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers235.m_buf_msgs     0.000125                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers235.m_stall_time         2664                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_buf_msgs     0.000026                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_stall_time  1395.279269                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers41.m_buf_msgs     0.000021                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers41.m_stall_time  1385.268118                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_buf_msgs     0.000025                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_stall_time  1408.052403                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers50.m_buf_msgs     0.005081                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers50.m_stall_time  1410.905013                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_buf_msgs     0.002461                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_stall_time  1341.861256                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers52.m_buf_msgs     0.001501                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers52.m_stall_time   999.006258                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_buf_msgs     0.000025                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_stall_time  1383.962547                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_buf_msgs     0.000028                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_stall_time  1404.438923                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_buf_msgs     0.000028                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_stall_time  1444.342777                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers81.m_buf_msgs     0.000018                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers81.m_stall_time  1460.279336                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers85.m_buf_msgs     0.005370                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers85.m_stall_time  1404.593898                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_buf_msgs     0.002461                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_stall_time  1339.455440                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers87.m_buf_msgs     0.001600                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers87.m_stall_time   999.006104                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     0.410814                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     45583569                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    364668552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2     27495710                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2    219965680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     46801110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   3369679920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     37168190                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2     16656129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    297345520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2    133249032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0      4234832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1      1659114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    304907904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1    119456208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0      7529432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0     60235456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000632                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time   149.322522                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_stall_time   111.235199                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers18.m_buf_msgs     0.000860                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers18.m_stall_time   109.352535                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_buf_msgs     0.000303                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_stall_time   102.692835                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000301                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time   134.922953                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers20.m_buf_msgs     0.000182                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers20.m_stall_time    67.460547                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time   107.864497                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_stall_time   106.437994                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     2.423134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2     27495710                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2    219965680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     45471862                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   3273974064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1     12016489                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1     96131912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.013827                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1       280523                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1     20197656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1        36031                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1       288248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization     0.010150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1       205806                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1     14818032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1        28872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1       230976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization     0.009793                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Data::1       198566                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Data::1     14296752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::1        25360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::1       202880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization     0.829608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Control::0     45583569                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Control::0    364668552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Data::1       644353                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Data::1     46393416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Control::1     25061438                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Control::2     16656129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Control::1    200491504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Control::2    133249032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Writeback_Data::0      4234832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Writeback_Data::1      1659114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Writeback_Data::0    304907904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Writeback_Data::1    119456208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Writeback_Control::0      7529432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Writeback_Control::0     60235456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     0.341157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0     37690444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0    301523552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2     22944126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2    183553008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1     38600877                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1   2779263144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1     30386193                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2     13891470                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1    243089544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2    111131760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0      3655172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1      1579901                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0    263172384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1    113752872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0      5670109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0     45360872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000519                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time   150.241598                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_stall_time   108.868222                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers18.m_buf_msgs     0.000711                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers18.m_stall_time   109.175488                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_buf_msgs     0.000252                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_stall_time   102.186832                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000251                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time   134.922200                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers20.m_buf_msgs     0.000152                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers20.m_stall_time    67.459658                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time   107.593748                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time   106.561895                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     2.003165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2     22944126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2    183553008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     37581598                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1   2705875056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1      9547571                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1     76380568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.009277                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1       184643                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1     13294296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1        56090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1       448720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     0.007517                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1       149964                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1     10797408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1        41615                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1       332920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization     0.009520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Data::1       190996                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Data::1     13751712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::1        42800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::1       342400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization     0.699781                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Control::0     37690444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Control::0    301523552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Data::1       493676                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Data::1     35544672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Control::1     20698117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Control::2     13891470                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Control::1    165584936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Control::2    111131760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Writeback_Data::0      3655172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Writeback_Data::1      1579901                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Writeback_Data::0    263172384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Writeback_Data::1    113752872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Writeback_Control::0      5670109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Writeback_Control::0     45360872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.352973                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0     39162600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0    313300800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2     22929876                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2    183439008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1     40171236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1   2892328992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1     31670855                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2     14823185                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1    253366840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2    118585480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0      3663751                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1      1439442                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0    263790072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1    103639824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0      6903179                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0     55225432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000548                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time   151.046771                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_stall_time   114.154742                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers18.m_buf_msgs     0.000745                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers18.m_stall_time   108.542005                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_buf_msgs     0.000253                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_stall_time   101.932933                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000251                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time   134.908668                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers20.m_buf_msgs     0.000162                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers20.m_stall_time    67.452776                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time   108.513546                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_stall_time   112.541654                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     2.080849                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Request_Control::2     22929876                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Request_Control::2    183439008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1     39074123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1   2813336856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1     10749729                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1     85997832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     0.010290                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1       206076                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1     14837472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1        51351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1       410808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     0.010868                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1       219335                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1     15792120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1        37230                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1       297840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     0.007101                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1       143897                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1     10360584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Control::1        19143                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Control::1       153144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     0.714678                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Control::0     39162600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Control::0    313300800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1       527805                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1     38001960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1     20813402                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::2     14823185                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1    166507216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::2    118585480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Writeback_Data::0      3663751                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Writeback_Data::1      1439442                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Writeback_Data::0    263790072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Writeback_Data::1    103639824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Writeback_Control::0      6903179                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Writeback_Control::0     55225432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.357291                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0     39660792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0    317286336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2     24225525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2    193804200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1     40715671                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1   2931528312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1     32172330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2     14332811                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1    257378640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2    114662488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0      3574735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::1      1516418                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0    257380920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::1    109182096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0      6306367                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0     50450936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000546                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time   151.228392                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_stall_time   118.042628                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers18.m_buf_msgs     0.000738                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers18.m_stall_time   108.338605                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_buf_msgs     0.000267                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_stall_time   102.258827                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000265                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_stall_time   134.897574                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers20.m_buf_msgs     0.000157                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers20.m_stall_time    67.447368                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_stall_time   110.409183                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_stall_time   114.538405                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     2.110028                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Request_Control::2     24225525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Request_Control::2    193804200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1     39578146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1   2849626512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1     10051051                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1     80408408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     0.009492                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1       191507                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1     13788504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1        33077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1       264616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization     0.012117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Data::1       244677                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Data::1     17616744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Control::1        40183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Control::1       321464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization     0.007504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Data::1       151644                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Data::1     10918368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Control::1        23835                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Control::1       190680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization     0.719187                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Control::0     39660792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Control::0    317286336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Data::1       549697                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Data::1     39578184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Control::1     22024184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Control::2     14332811                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Control::1    176193472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Control::2    114662488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Writeback_Data::0      3574735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Writeback_Data::1      1516418                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Writeback_Data::0    257380920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Writeback_Data::1    109182096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Writeback_Control::0      6306367                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Writeback_Control::0     50450936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     2.358330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0    263949694                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0   2111597552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Request_Control::2     97595237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Request_Control::2    780761896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1    281958831                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1  20301035832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1    315714164                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::2     59703595                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1   2525713312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::2    477628760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::0     15128490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::1      6194875                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::0   1089251280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::1    446031000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0     26409087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0    211272696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_buf_msgs     0.002884                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_stall_time   189.298058                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.003604                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_stall_time   139.857842                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_buf_msgs     0.000251                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_stall_time    67.461168                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_buf_msgs     0.000595                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_stall_time    82.054611                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers15.m_buf_msgs     0.000251                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers15.m_stall_time    67.454388                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_buf_msgs     0.000581                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_stall_time    82.642088                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_buf_msgs     0.000653                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_stall_time   134.925258                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers20.m_buf_msgs     0.000265                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers20.m_stall_time    67.448879                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers23.m_buf_msgs     0.001725                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers23.m_stall_time   120.162386                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_buf_msgs     0.001155                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_stall_time   102.004281                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_buf_msgs     0.000672                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_stall_time    80.533100                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_buf_msgs     0.000301                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_stall_time    67.461581                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_buf_msgs     0.000547                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_stall_time    81.162364                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     8.465106                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Control::0    162097405                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Control::0   1296779240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1    104067820                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1   7492883040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1    190489634                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::2     59703595                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1   1523917072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::2    477628760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Writeback_Data::0     15128490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Writeback_Data::1      6194875                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Writeback_Data::0   1089251280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Writeback_Data::1    446031000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Writeback_Control::0     26409087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Writeback_Control::0    211272696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization     2.394074                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Request_Control::2     27495710                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Request_Control::2    219965680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Data::1     44889636                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Data::1   3232053792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Control::1     11875971                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Control::1     95007768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization     1.966354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Request_Control::2     22944126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Request_Control::2    183553008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Data::1     36837063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Data::1   2652268536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Control::1      9434127                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Control::1     75473016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization     2.055678                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Request_Control::2     22929876                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Request_Control::2    183439008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1     38566709                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1   2776803048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1     10655407                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1     85243256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization     2.083614                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Request_Control::2     24225525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Request_Control::2    193804200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Data::1     39044687                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Data::1   2811217464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Control::1      9963748                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Control::1     79709984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization     1.901817                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Control::0    101852289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Control::0    814818312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Data::1     18552916                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Data::1   1335809952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Control::1     83295277                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Control::1    666362216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.929041                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0    101852289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0    814818312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1    120778611                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1   8696059992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1    185187770                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1   1481502160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::0      1158430                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::1       785024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::0      9267440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::1      6280192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_buf_msgs     0.001170                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_stall_time   188.245132                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.001114                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_stall_time   169.462480                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers23.m_buf_msgs     0.002316                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers23.m_stall_time    68.248236                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers28.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers28.m_stall_time    67.577125                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     1.908076                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Control::0    101852289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Control::0    814818312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1     18552916                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1   1335809952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1     83295277                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1    666362216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Writeback_Control::0      1158430                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Writeback_Control::0      9267440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization     5.501851                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Data::1    101852289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Data::1   7333364808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Control::1    101892493                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Control::1    815139944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization     0.022401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Response_Data::1       373406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Response_Data::1     26885232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Writeback_Control::1       785024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Writeback_Control::1      6280192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized     0.003583                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Data::1       373406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Data::1     26885232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Control::0      1158430                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Control::1       785024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Control::0      9267440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Control::1      6280192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_stall_time   135.006954                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers27.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers27.m_stall_time   236.004403                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization     0.022401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Data::1       373406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Data::1     26885232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Writeback_Control::1       785024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Writeback_Control::1      6280192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization     0.006259                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_count.Writeback_Control::0      1158430                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_bytes.Writeback_Control::0      9267440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                  64945                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                 64945                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                169219                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp               169219                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        14688                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total        14688                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        43044                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        32768                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1500                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         2554                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         1908                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total        81776                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio       109690                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio        16102                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         4090                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        61080                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         4282                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         4280                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total       199524                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        56472                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.com_1.pio           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         2598                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1128                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port        30422                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         1556                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::total        92192                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        43792                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.com_1.pio          142                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         2046                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1944                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         1610                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port        30614                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::total        80148                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                    468328                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        29376                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total        29376                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        25320                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        65536                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         3000                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         5108                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         3816                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total       102781                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        58700                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio         8051                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         8180                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port       122160                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         8564                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         8560                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total       214215                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        33219                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.com_1.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         5196                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         2256                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port        60844                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         3112                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::total       104635                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        25760                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.com_1.pio           71                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         4092                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         3888                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         3220                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port        61228                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::total        98259                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     549266                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy             14278003                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy             27433285                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer17.occupancy             13467278                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer17.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer18.occupancy             13130971                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer18.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy              69596334                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               3342654                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy              3736835                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy             26632893                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer4.occupancy             72031268                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer6.occupancy             30541743                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer6.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer8.occupancy             26219544                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer8.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples 120789512.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.008012886056                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds      1193588                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds      1193588                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState      188415151                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState      18171580                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs              102138877                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs              19324843                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts            102138877                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts            19324843                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ            674139                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts               69                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  2.57                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 26.07                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry               179708                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry               540161                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6        102138877                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6        19324843                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0           28718533                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1           26831121                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2           19444456                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3           12264794                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4            6972268                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5            3640161                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6            1782079                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7             831034                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8             376630                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9             167418                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10             75928                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11             36649                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12             19913                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13             12716                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14             10138                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15              9196                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16              7992                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17              6724                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18              5983                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19              5724                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20              5551                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21              5490                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22              5416                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23              5376                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24              5367                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25              5370                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26              5801                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27              5536                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28              5408                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29              5382                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30              5389                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31            185195                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              5351                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              7272                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17            622775                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18            973551                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19           1127579                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20           1192908                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21           1212920                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22           1213530                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23           1208127                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24           1203614                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25           1201672                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26           1203018                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27           1207194                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28           1211754                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29           1215574                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30           1210762                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31           1203226                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32           1199995                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33             96512                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34             33771                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35             17217                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36             11472                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37              9194                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38              8230                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39              7785                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40              8000                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41              7292                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42              7179                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43              7106                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44              7288                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45              7508                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46              7931                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47              7463                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48              7075                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49              7054                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50              6840                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51              6776                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52              6699                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53              6859                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54              7209                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55              6684                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56              6607                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57              6696                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              6808                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              7005                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60              7365                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61              8167                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62              9188                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63            552972                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples      1193588                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    85.008164                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    36.861832                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-127      1070522     89.69%     89.69% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-255       122087     10.23%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-383          561      0.05%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-511          176      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-639          110      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::640-767           56      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::768-895           33      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::896-1023           18      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-1151            9      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1152-1279            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1280-1407            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1408-1535            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2048-2175            6      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total      1193588                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples      1193588                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.190482                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.105064                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     3.154584                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-31      1188774     99.60%     99.60% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-47         1624      0.14%     99.73% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::48-63         1296      0.11%     99.84% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::64-79         1608      0.13%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::80-95          204      0.02%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::96-111           35      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::112-127            7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::128-143           11      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::144-159            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::160-175            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::176-191            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::192-207            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::208-223            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::224-239            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::256-271            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::272-287            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::304-319            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::336-351            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::416-431            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::448-463            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::464-479            8      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::592-607            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::848-863            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total      1193588                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ           43144896                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys         6536888128                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys      1236789952                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         2121569715.89086580                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         401404468.86982697                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             3081157057701                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 25366.89                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers   6493743232                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers   1236784960                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 2107566890.241030693054                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 401402848.698911666870                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers    102138877                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers     19324843                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers 4835425096026                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 76732719904710                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     47341.67                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   3970677.53                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers   6536888128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total   6536888128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers   1236789952                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total   1236789952                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers    102138877                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total    102138877                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers     19324843                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total     19324843                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers   2121569716                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   2121569716                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    401404469                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    401404469                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   2522974185                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   2522974185                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts       101464738                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts       19324765                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0      6346197                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1      6635005                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2      6501502                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3      6649338                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4      5732106                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5      5494417                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6      6583749                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7      6326121                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8      6013824                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9      6120426                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10      6641083                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11      6032173                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12      8189621                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13      6318441                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14      5597477                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15      6283258                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0       878909                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1      1217134                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2      1548348                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3      1731683                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4      1028700                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5      1736591                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6      1165272                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7      1297769                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8      1067835                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9       735074                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10      1279010                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11       998520                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12       817464                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13      1440161                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14      1272627                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15      1109668                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       2932961258526                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat     507323690000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  4835425096026                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           28906.21                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      47656.21                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits       53710447                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits       8517165                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        52.94                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        44.07                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples     58561890                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   132.006126                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    99.274803                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   142.581065                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127     36191619     61.80%     61.80% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255     14771056     25.22%     87.02% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383      4026960      6.88%     93.90% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511      1546826      2.64%     96.54% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639       787965      1.35%     97.89% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767       423498      0.72%     98.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895       233783      0.40%     99.01% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023       145685      0.25%     99.26% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151       434498      0.74%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total     58561890                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead       6493743232                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten    1236784960                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        2107.566890                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         401.402849                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              19.60                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          16.47                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          3.14                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          51.52                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 212941546440                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 113181093300                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 358917204240                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy  55355150700                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 243224111520.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 1291177356240                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  95858840640                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 2370655303080                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   769.404402                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 238148458771                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF 102886680000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 2740126548644                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 205190790840                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 109061469000                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 365541853320                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy  45520373160                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 243224111520.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 1295220878670                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  92453576160                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 2356213052670                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   764.717119                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 229321381002                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF 102886680000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 2748953124901                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages         5726                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes     23453696                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs         5726                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages        12263                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes     50229248                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs        12263                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores0.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::OFF 3083217531165                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores1.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores1.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores1.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores1.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores1.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores1.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores1.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores1.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores1.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::OFF 3083217531165                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores2.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores2.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores2.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores2.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores2.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores2.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores2.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores2.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores2.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::OFF 3083217531165                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores3.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores3.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores3.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores3.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores3.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores3.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores3.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores3.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores3.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::OFF 3083217531165                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles      4898308096                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded     2532340655                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded      6989855                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued    2377675366                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued      6685129                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined    628365966                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined    697062738                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved      2853893                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples   2677325550                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     0.888079                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     1.783215                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0   1963748409     73.35%     73.35% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1    153342137      5.73%     79.07% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2    140515496      5.25%     84.32% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3    113828748      4.25%     88.57% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4    122149497      4.56%     93.14% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5     67705287      2.53%     95.67% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6     57914191      2.16%     97.83% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7     37767856      1.41%     99.24% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8     20353929      0.76%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total   2677325550                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu     22402873     46.44%     46.44% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            3      0.00%     46.44% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%     46.44% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%     46.44% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%     46.44% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt          123      0.00%     46.44% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%     46.44% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%     46.44% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%     46.44% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%     46.44% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%     46.44% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd         8989      0.02%     46.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%     46.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu      9911154     20.55%     67.01% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp          881      0.00%     67.01% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt       143513      0.30%     67.31% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc      2703314      5.60%     72.91% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%     72.91% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%     72.91% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift       721002      1.49%     74.40% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%     74.40% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%     74.40% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%     74.40% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd         2968      0.01%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            3      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult          176      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%     74.41% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead      3747858      7.77%     82.18% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite      3992599      8.28%     90.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead      3612554      7.49%     97.95% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite       990984      2.05%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass     18108682      0.76%      0.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu   1749558206     73.58%     74.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult      2312096      0.10%     74.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv      1668778      0.07%     74.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd      1102707      0.05%     74.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     74.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt       103967      0.00%     74.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            4      0.00%     74.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     74.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     74.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     74.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd       881014      0.04%     74.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu     47979629      2.02%     76.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp       201918      0.01%     76.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt      3363690      0.14%     76.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc      8478890      0.36%     77.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift      1922375      0.08%     77.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd       353422      0.01%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp        13861      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt       481646      0.02%     77.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv        28759      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult       204910      0.01%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt          481      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead    307143013     12.92%     90.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite    194711672      8.19%     98.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead     22204346      0.93%     99.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite     16851300      0.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total   2377675366                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        0.485407                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy           48238994                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.020288                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads   7227518971                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites   3010564104                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses   2193977488                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads    260081434                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites    157991577                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses    117756624                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses   2268887401                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses    138918277                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numInsts       2339460926                       # Number of executed instructions (Count)
board.processor.cores4.core.numLoadInsts    315841637                       # Number of load instructions executed (Count)
board.processor.cores4.core.numSquashedInsts     28781897                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores4.core.numRefs         520859974                       # Number of memory reference insts executed (Count)
board.processor.cores4.core.numBranches     225912302                       # Number of branches executed (Count)
board.processor.cores4.core.numStoreInsts    205018337                       # Number of stores executed (Count)
board.processor.cores4.core.numRate          0.477606                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.timesIdled       15228638                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles     2220982546                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles   4353009524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.committedInsts    978222279                       # Number of Instructions Simulated (Count)
board.processor.cores4.core.committedOps   1910964544                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.cpi              5.007357                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores4.core.totalCpi         5.007357                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores4.core.ipc              0.199706                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores4.core.totalIpc         0.199706                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores4.core.intRegfileReads   3507896362                       # Number of integer regfile reads (Count)
board.processor.cores4.core.intRegfileWrites   1779743942                       # Number of integer regfile writes (Count)
board.processor.cores4.core.fpRegfileReads    186701998                       # Number of floating regfile reads (Count)
board.processor.cores4.core.fpRegfileWrites     99712656                       # Number of floating regfile writes (Count)
board.processor.cores4.core.ccRegfileReads   1025591433                       # number of cc regfile reads (Count)
board.processor.cores4.core.ccRegfileWrites    677355557                       # number of cc regfile writes (Count)
board.processor.cores4.core.miscRegfileReads    975316668                       # number of misc regfile reads (Count)
board.processor.cores4.core.miscRegfileWrites      1449797                       # number of misc regfile writes (Count)
board.processor.cores4.core.MemDepUnit__0.insertedLoads    346233863                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores    230409234                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads     31677330                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores     42839569                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups    310310782                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.condPredicted    200057878                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condIncorrect     31107232                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.BTBLookups    174378787                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBHits    137104867                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.786247                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.RASUsed     32587977                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores4.core.branchPred.RASIncorrect      1162392                       # Number of incorrect RAS predictions. (Count)
board.processor.cores4.core.branchPred.indirectLookups     14507837                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits      4083336                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses     10424501                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted      3601590                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.commit.commitSquashedInsts    616091149                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls      4135962                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts     25424776                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples   2576840215                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     0.741592                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     1.848389                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0   2050301023     79.57%     79.57% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1    134659406      5.23%     84.79% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2     87746746      3.41%     88.20% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3     87406227      3.39%     91.59% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4     68206671      2.65%     94.24% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5     25901640      1.01%     95.24% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6     16326822      0.63%     95.88% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7     12036291      0.47%     96.34% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8     94255389      3.66%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total   2576840215                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.instsCommitted    978222279                       # Number of instructions committed (Count)
board.processor.cores4.core.commit.opsCommitted   1910964544                       # Number of ops (including micro ops) committed (Count)
board.processor.cores4.core.commit.memRefs    413957317                       # Number of memory references committed (Count)
board.processor.cores4.core.commit.loads    251099653                       # Number of loads committed (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars      1820496                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.branches    193227141                       # Number of branches committed (Count)
board.processor.cores4.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores4.core.commit.floating     94843697                       # Number of committed floating point instructions. (Count)
board.processor.cores4.core.commit.integer   1815443263                       # Number of committed integer instructions. (Count)
board.processor.cores4.core.commit.functionCalls     22319915                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass      1717303      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu   1428582824     74.76%     74.85% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult      2221035      0.12%     74.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv      1517880      0.08%     75.04% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd       734590      0.04%     75.08% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.08% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt       100016      0.01%     75.09% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     75.09% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.09% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.09% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.09% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.09% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd       786262      0.04%     75.13% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.13% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu     47186900      2.47%     77.60% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp       188028      0.01%     77.61% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt      3029960      0.16%     77.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc      8193979      0.43%     78.19% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift      1816494      0.10%     78.29% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd       311754      0.02%     78.31% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.31% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp        13695      0.00%     78.31% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt       407508      0.02%     78.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv        23641      0.00%     78.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.33% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult       175009      0.01%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt          349      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead    241613786     12.64%     90.98% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite    156890749      8.21%     99.19% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead      9485867      0.50%     99.69% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite      5966915      0.31%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total   1910964544                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples     94255389                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.decode.idleCycles   1042686233                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles   1181150642                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles    372375483                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles     54135181                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles     26978011                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved    133863372                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred     12065810                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts   2692270099                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts     60548021                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.fetch.icacheStallCycles    983340164                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores4.core.fetch.insts    1502015619                       # Number of instructions fetch has processed (Count)
board.processor.cores4.core.fetch.branches    310310782                       # Number of branches that fetch encountered (Count)
board.processor.cores4.core.fetch.predictedBranches    173776180                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles   1492006984                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles     77801400                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.tlbCycles    109756456                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores4.core.fetch.miscStallCycles      3419802                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles     47912703                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.pendingQuiesceStallCycles       168875                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores4.core.fetch.icacheWaitRetryStallCycles      1819866                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores4.core.fetch.cacheLines    197007260                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes     14238744                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.tlbSquashes       874726                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples   2677325550                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     1.115579                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     2.580539                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0   2192964812     81.91%     81.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1     30774676      1.15%     83.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2     26409503      0.99%     84.04% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3     25004757      0.93%     84.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4     53761850      2.01%     86.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5     34384582      1.28%     88.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6     23544634      0.88%     89.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7     23924260      0.89%     90.04% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8    266556476      9.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total   2677325550                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.branchRate     0.063351                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetch.rate       0.306640                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles     26978011                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles    304518294                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles    101009756                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts   2539330510                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts      2862760                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts    346233863                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts    230409234                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts      3439570                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents      1594147                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents     98503712                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents       896841                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect      5199212                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect     22789124                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts     27988336                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit   2329815581                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount   2311734112                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst   1615790412                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst   2755307129                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       0.471945                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.586428                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.lsq0.forwLoads     47664708                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads     95134210                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses       272915                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation       896841                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores     67551570                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads       255171                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache       322479                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples    250751773                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean    14.417904                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev    62.314706                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9    235342566     93.85%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19      2849129      1.14%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::20-29      1091636      0.44%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::30-39       218984      0.09%     95.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::40-49       161197      0.06%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::50-59       187254      0.07%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::60-69        79103      0.03%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::70-79        40472      0.02%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::80-89        46922      0.02%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::90-99        54864      0.02%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::100-109        67247      0.03%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::110-119        75229      0.03%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::120-129        93450      0.04%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::130-139       211367      0.08%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::140-149      1381159      0.55%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::150-159       528768      0.21%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::160-169       371030      0.15%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::170-179       201022      0.08%     96.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::180-189       459968      0.18%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::190-199       309248      0.12%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::200-209       245213      0.10%     97.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::210-219       256789      0.10%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::220-229      1244555      0.50%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::230-239      1128352      0.45%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::240-249       614389      0.25%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::250-259       374442      0.15%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::260-269       260292      0.10%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::270-279       208322      0.08%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::280-289       177461      0.07%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::290-299       161356      0.06%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::overflows      2309987      0.92%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value         6021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total    250751773                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses    322742266                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses    207482527                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses      6987161                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses      2514522                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses    207551654                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses      7833327                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.numTransitions         9316                       # Number of power state transitions (Count)
board.processor.cores4.core.power_state.ticksClkGated::samples         4659                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::mean 311243902.607212                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::stdev 368421409.977898                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::1000-5e+10         4659    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::min_value        79255                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::max_value    998961705                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::total         4659                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON 1631136081358                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::CLK_GATED 1450085342247                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles     26978011                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles   1076883994                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles    610077160                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles    185774981                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles    388766330                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles    388845074                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts   2624979929                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.ROBFullEvents     12565046                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores4.core.rename.IQFullEvents     75773152                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents     32794690                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.SQFullEvents    269922607                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores4.core.rename.fullRegistersEvents         1457                       # Number of times there has been no free registers (Count)
board.processor.cores4.core.rename.renamedOperands   2878536493                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups   6550496549                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups   4018744766                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups    197898815                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps   2156125898                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps    722410595                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing      2485304                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing      2471495                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts    277589907                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads      5001719710                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes     5155200585                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts    978222279                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps   1910964544                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles      4127740695                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded     2057725354                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded      8357297                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued    1945343104                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued      4875714                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined    483173532                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined    523417328                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved      2650545                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples   2292217831                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     0.848673                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     1.742511                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0   1702305854     74.26%     74.26% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1    130805585      5.71%     79.97% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2    114940848      5.01%     84.99% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3     93110193      4.06%     89.05% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4    102260845      4.46%     93.51% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5     56324712      2.46%     95.97% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6     48253178      2.11%     98.07% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7     28593692      1.25%     99.32% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8     15622924      0.68%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total   2292217831                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu     20157963     48.03%     48.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%     48.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%     48.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%     48.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%     48.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt           48      0.00%     48.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%     48.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%     48.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%     48.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%     48.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%     48.03% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd         7818      0.02%     48.05% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%     48.05% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu      7556999     18.01%     66.06% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp          648      0.00%     66.06% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt       110280      0.26%     66.32% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc      2060834      4.91%     71.24% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%     71.24% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift       554152      1.32%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd         2012      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            1      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult          151      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%     72.56% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead      3462629      8.25%     80.81% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite      3812657      9.09%     89.90% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead      3303201      7.87%     97.77% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite       936390      2.23%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass     14609422      0.75%      0.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu   1442232733     74.14%     74.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult      2368951      0.12%     75.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv      1470763      0.08%     75.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd       773652      0.04%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt        83059      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            5      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd       648225      0.03%     75.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu     36816872      1.89%     77.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp       143119      0.01%     77.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt      2441835      0.13%     77.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc      6574466      0.34%     77.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     77.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift      1497411      0.08%     77.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd       245290      0.01%     77.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp         9464      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt       338558      0.02%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv        19884      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult       141776      0.01%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt          315      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead    245772848     12.63%     90.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite    155625282      8.00%     98.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead     18704490      0.96%     99.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite     14824684      0.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total   1945343104                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        0.471285                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy           41965783                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.021572                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads   6021793054                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites   2421525711                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses   1800126345                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads    207952482                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites    128459326                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses     94175581                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses   1861586363                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses    111113102                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numInsts       1916522435                       # Number of executed instructions (Count)
board.processor.cores5.core.numLoadInsts    254298946                       # Number of load instructions executed (Count)
board.processor.cores5.core.numSquashedInsts     21459649                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores5.core.numRefs         419703176                       # Number of memory reference insts executed (Count)
board.processor.cores5.core.numBranches     194725185                       # Number of branches executed (Count)
board.processor.cores5.core.numStoreInsts    165404230                       # Number of stores executed (Count)
board.processor.cores5.core.numRate          0.464303                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.timesIdled       12490326                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles     1835522864                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles   5125181420                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.committedInsts    801383549                       # Number of Instructions Simulated (Count)
board.processor.cores5.core.committedOps   1582909119                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.cpi              5.150768                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores5.core.totalCpi         5.150768                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores5.core.ipc              0.194146                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores5.core.totalIpc         0.194146                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores5.core.intRegfileReads   2835499549                       # Number of integer regfile reads (Count)
board.processor.cores5.core.intRegfileWrites   1449982987                       # Number of integer regfile writes (Count)
board.processor.cores5.core.fpRegfileReads    145981962                       # Number of floating regfile reads (Count)
board.processor.cores5.core.fpRegfileWrites     78580149                       # Number of floating regfile writes (Count)
board.processor.cores5.core.ccRegfileReads    878560461                       # number of cc regfile reads (Count)
board.processor.cores5.core.ccRegfileWrites    556366870                       # number of cc regfile writes (Count)
board.processor.cores5.core.miscRegfileReads    807910541                       # number of misc regfile reads (Count)
board.processor.cores5.core.miscRegfileWrites      1459406                       # number of misc regfile writes (Count)
board.processor.cores5.core.MemDepUnit__0.insertedLoads    276664607                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores    184805001                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads     27799424                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores     35280619                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups    260787364                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.condPredicted    166471549                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condIncorrect     24081732                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.BTBLookups    152584879                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBHits    123412788                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.808814                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.RASUsed     27041207                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores5.core.branchPred.RASIncorrect      1043022                       # Number of incorrect RAS predictions. (Count)
board.processor.cores5.core.branchPred.indirectLookups     10470206                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits      3027300                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses      7442906                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted      2519419                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.commit.commitSquashedInsts    470975458                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls      5706752                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts     19422672                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples   2215472551                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     0.714479                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     1.812623                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0   1777209994     80.22%     80.22% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1    111296165      5.02%     85.24% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2     73224612      3.31%     88.55% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3     72980526      3.29%     91.84% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4     61088778      2.76%     94.60% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5     19823749      0.89%     95.49% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6     13193755      0.60%     96.09% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7      9654011      0.44%     96.52% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8     77000961      3.48%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total   2215472551                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.instsCommitted    801383549                       # Number of instructions committed (Count)
board.processor.cores5.core.commit.opsCommitted   1582909119                       # Number of ops (including micro ops) committed (Count)
board.processor.cores5.core.commit.memRefs    333845548                       # Number of memory references committed (Count)
board.processor.cores5.core.commit.loads    203208376                       # Number of loads committed (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars      2887494                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.branches    169284701                       # Number of branches committed (Count)
board.processor.cores5.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores5.core.commit.floating     73554330                       # Number of committed floating point instructions. (Count)
board.processor.cores5.core.commit.integer   1501524341                       # Number of committed integer instructions. (Count)
board.processor.cores5.core.commit.functionCalls     18911397                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass      1303354      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu   1195927014     75.55%     75.63% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult      2285619      0.14%     75.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv      1351411      0.09%     75.86% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd       518018      0.03%     75.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt        79632      0.01%     75.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     75.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd       574634      0.04%     75.94% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.94% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu     36253355      2.29%     78.23% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp       133764      0.01%     78.24% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt      2193322      0.14%     78.38% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc      6373253      0.40%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift      1419647      0.09%     78.87% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd       216046      0.01%     78.88% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.88% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp         9288      0.00%     78.88% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt       287805      0.02%     78.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv        16328      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult       120875      0.01%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt          206      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead    195780024     12.37%     91.28% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite    125859256      7.95%     99.23% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead      7428352      0.47%     99.70% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite      4777916      0.30%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total   1582909119                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples     77000961                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.decode.idleCycles    846835338                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles   1074410084                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles    305237816                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles     44922602                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles     20811991                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved    119541050                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred      9566140                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts   2182181920                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts     48013933                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.fetch.icacheStallCycles    805435069                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores5.core.fetch.insts    1207840998                       # Number of instructions fetch has processed (Count)
board.processor.cores5.core.fetch.branches    260787364                       # Number of branches that fetch encountered (Count)
board.processor.cores5.core.fetch.predictedBranches    153481295                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles   1328844830                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles     60539402                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.tlbCycles     84393642                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores5.core.fetch.miscStallCycles      4313737                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles     36997841                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.pendingQuiesceStallCycles       235509                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores5.core.fetch.icacheWaitRetryStallCycles      1727502                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores5.core.fetch.cacheLines    157295896                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes     11099872                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.tlbSquashes       620714                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples   2292217831                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     1.055177                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     2.507446                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0   1894086887     82.63%     82.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1     25054367      1.09%     83.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2     21408961      0.93%     84.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3     24238274      1.06%     85.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4     48575989      2.12%     87.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5     29726889      1.30%     89.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6     19136096      0.83%     89.97% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7     19568665      0.85%     90.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8    210421703      9.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total   2292217831                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.branchRate     0.063179                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetch.rate       0.292616                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles     20811991                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles    249621212                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles    113015284                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts   2066082651                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts      2071251                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts    276664607                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts    184805001                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts      3792983                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents      1323310                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents    110553996                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents       758948                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect      4026461                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect     17298825                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts     21325286                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit   1909046995                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount   1894301926                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst   1315684262                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst   2236893661                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       0.458920                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.588175                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.lsq0.forwLoads     36301816                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads     73456231                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses       212587                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation       758948                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores     54167829                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads       214161                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache       288735                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples    202883913                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean    14.889971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev    63.695442                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9    189784976     93.54%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19      2353654      1.16%     94.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::20-29      1114199      0.55%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::30-39       190917      0.09%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::40-49       133951      0.07%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::50-59       164990      0.08%     95.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::60-69        70147      0.03%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::70-79        36428      0.02%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::80-89        39444      0.02%     95.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::90-99        71278      0.04%     95.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::100-109        60076      0.03%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::110-119        65443      0.03%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::120-129        81556      0.04%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::130-139       175111      0.09%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::140-149      1086551      0.54%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::150-159       467692      0.23%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::160-169       322443      0.16%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::170-179       165516      0.08%     96.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::180-189       375902      0.19%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::190-199       248029      0.12%     97.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::200-209       204939      0.10%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::210-219       215654      0.11%     97.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::220-229      1044669      0.51%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::230-239       910920      0.45%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::240-249       519440      0.26%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::250-259       315173      0.16%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::260-269       222406      0.11%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::270-279       176718      0.09%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::280-289       155139      0.08%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::290-299       145371      0.07%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::overflows      1965181      0.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value         6572                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total    202883913                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses    259618656                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses    167399310                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses      5358026                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses      2052479                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses    165238521                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses      5725289                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.numTransitions        13184                       # Number of power state transitions (Count)
board.processor.cores5.core.power_state.ticksClkGated::samples         6593                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::mean 258927732.680419                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::stdev 273151184.433184                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::1000-5e+10         6593    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::min_value         7326                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::max_value    999232767                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::total         6593                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON 1374537046452                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::CLK_GATED 1707110541562                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles     20811991                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles    874507086                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles    522119621                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles    186861914                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles    319535251                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles    368381968                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts   2129289467                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.ROBFullEvents      9796855                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores5.core.rename.IQFullEvents     64663365                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents     26182777                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.SQFullEvents    268952752                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores5.core.rename.fullRegistersEvents         1091                       # Number of times there has been no free registers (Count)
board.processor.cores5.core.rename.renamedOperands   2325254970                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups   5305937031                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups   3215601083                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups    154573450                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps   1776330911                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps    548924059                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing      2479736                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing      2464482                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts    232763326                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads      4184786076                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes     4184930694                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts    801383549                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps   1582909119                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles      4186182744                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded     2277746577                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded      6813970                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued    2148554607                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued      5630673                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined    547304353                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined    590350236                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved      2526041                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples   2337375075                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     0.919217                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     1.811466                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0   1698934179     72.69%     72.69% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1    134548973      5.76%     78.44% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2    123406095      5.28%     83.72% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3     97475607      4.17%     87.89% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4    115566728      4.94%     92.84% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5     62034622      2.65%     95.49% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6     53742548      2.30%     97.79% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7     33459271      1.43%     99.22% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8     18207052      0.78%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total   2337375075                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu     23260844     51.26%     51.26% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%     51.26% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%     51.26% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%     51.26% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%     51.26% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt          107      0.00%     51.26% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%     51.26% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%     51.26% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%     51.26% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%     51.26% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%     51.26% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd         7522      0.02%     51.27% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%     51.27% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu      6484452     14.29%     65.56% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp          812      0.00%     65.56% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt       112026      0.25%     65.81% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc      1762260      3.88%     69.69% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%     69.69% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%     69.69% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift       485972      1.07%     70.76% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%     70.76% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%     70.76% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%     70.76% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd         2483      0.01%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult          123      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%     70.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead      3703899      8.16%     78.93% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite      4330789      9.54%     88.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead      4069313      8.97%     97.44% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite      1161297      2.56%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass     16931247      0.79%      0.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu   1598741849     74.41%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult       916069      0.04%     75.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv      1504171      0.07%     75.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd       942045      0.04%     75.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt        83653      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            3      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd      1104975      0.05%     75.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu     32212306      1.50%     76.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp       155408      0.01%     76.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt      3491602      0.16%     77.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc      6425875      0.30%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift      1461856      0.07%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd       303479      0.01%     77.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp        12273      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt       374115      0.02%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv        25010      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult       178672      0.01%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt          339      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead    272189327     12.67%     90.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite    171567373      7.99%     98.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead     22250402      1.04%     99.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite     17682558      0.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total   2148554607                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        0.513249                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy           45381899                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.021122                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads   6474939977                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites   2695525994                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses   1995695790                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads    210556888                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites    137100604                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses     95474090                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses   2064832380                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses    112172879                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numInsts       2115984142                       # Number of executed instructions (Count)
board.processor.cores6.core.numLoadInsts    282703205                       # Number of load instructions executed (Count)
board.processor.cores6.core.numSquashedInsts     24187241                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores6.core.numRefs         466321082                       # Number of memory reference insts executed (Count)
board.processor.cores6.core.numBranches     217461529                       # Number of branches executed (Count)
board.processor.cores6.core.numStoreInsts    183617877                       # Number of stores executed (Count)
board.processor.cores6.core.numRate          0.505469                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.timesIdled       12607652                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles     1848807669                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles   5066539206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.committedInsts    882416114                       # Number of Instructions Simulated (Count)
board.processor.cores6.core.committedOps   1737256107                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.cpi              4.744001                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores6.core.totalCpi         4.744001                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores6.core.ipc              0.210793                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores6.core.totalIpc         0.210793                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores6.core.intRegfileReads   3133785564                       # Number of integer regfile reads (Count)
board.processor.cores6.core.intRegfileWrites   1607388511                       # Number of integer regfile writes (Count)
board.processor.cores6.core.fpRegfileReads    138948270                       # Number of floating regfile reads (Count)
board.processor.cores6.core.fpRegfileWrites     76469547                       # Number of floating regfile writes (Count)
board.processor.cores6.core.ccRegfileReads    996660393                       # number of cc regfile reads (Count)
board.processor.cores6.core.ccRegfileWrites    607678420                       # number of cc regfile writes (Count)
board.processor.cores6.core.miscRegfileReads    906353481                       # number of misc regfile reads (Count)
board.processor.cores6.core.miscRegfileWrites      1295934                       # number of misc regfile writes (Count)
board.processor.cores6.core.MemDepUnit__0.insertedLoads    307835077                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores    204953322                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads     28562534                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores     37529027                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups    288977789                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.condPredicted    189900854                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condIncorrect     25929324                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.BTBLookups    166476167                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBHits    135714186                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.815217                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.RASUsed     29032650                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores6.core.branchPred.RASIncorrect       976916                       # Number of incorrect RAS predictions. (Count)
board.processor.cores6.core.branchPred.indirectLookups     11762408                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits      3596959                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses      8165449                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted      2941138                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.commit.commitSquashedInsts    533307170                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls      4287928                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts     20942384                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples   2251297367                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     0.771669                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     1.885764                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0   1780381453     79.08%     79.08% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1    116211695      5.16%     84.24% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2     74179704      3.29%     87.54% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3     78106721      3.47%     91.01% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4     69279390      3.08%     94.09% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5     21750581      0.97%     95.05% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6     14309157      0.64%     95.69% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7      9989894      0.44%     96.13% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8     87088772      3.87%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total   2251297367                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.instsCommitted    882416114                       # Number of instructions committed (Count)
board.processor.cores6.core.commit.opsCommitted   1737256107                       # Number of ops (including micro ops) committed (Count)
board.processor.cores6.core.commit.memRefs    366539759                       # Number of memory references committed (Count)
board.processor.cores6.core.commit.loads    223711916                       # Number of loads committed (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars      2033215                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.branches    189301462                       # Number of branches committed (Count)
board.processor.cores6.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores6.core.commit.floating     69251138                       # Number of committed floating point instructions. (Count)
board.processor.cores6.core.commit.integer   1664003101                       # Number of committed integer instructions. (Count)
board.processor.cores6.core.commit.functionCalls     20247647                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass      1778906      0.10%      0.10% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu   1322052278     76.10%     76.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult       838558      0.05%     76.25% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv      1372109      0.08%     76.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd       631309      0.04%     76.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt        80784      0.00%     76.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     76.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd       983994      0.06%     76.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu     31467037      1.81%     78.24% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp       144930      0.01%     78.25% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt      3110082      0.18%     78.43% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc      6156603      0.35%     78.78% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift      1325020      0.08%     78.86% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.86% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.86% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.86% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd       269218      0.02%     78.87% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp        12112      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt       319735      0.02%     78.89% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv        20496      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult       152928      0.01%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt          249      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead    215481520     12.40%     91.30% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite    137667947      7.92%     99.23% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead      8230396      0.47%     99.70% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite      5159896      0.30%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total   1737256107                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples     87088772                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.decode.idleCycles    876067411                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles   1051139189                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles    341671819                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles     46029114                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles     22467542                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved    132427722                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred     10062444                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts   2415008562                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts     50323457                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.fetch.icacheStallCycles    830196940                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores6.core.fetch.insts    1334585723                       # Number of instructions fetch has processed (Count)
board.processor.cores6.core.fetch.branches    288977789                       # Number of branches that fetch encountered (Count)
board.processor.cores6.core.fetch.predictedBranches    168343795                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles   1337773341                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles     64826978                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.tlbCycles     92819757                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores6.core.fetch.miscStallCycles      3072086                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles     38868044                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.pendingQuiesceStallCycles       205364                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores6.core.fetch.icacheWaitRetryStallCycles      2026054                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores6.core.fetch.cacheLines    173271587                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes     11858551                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.tlbSquashes       738136                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples   2337375075                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     1.142244                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     2.588854                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0   1897856465     81.20%     81.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1     27500611      1.18%     82.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2     22974922      0.98%     83.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3     25586756      1.09%     84.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4     58201865      2.49%     86.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5     30657904      1.31%     88.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6     20987440      0.90%     89.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7     21253100      0.91%     90.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8    232356012      9.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total   2337375075                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.branchRate     0.069031                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetch.rate       0.318807                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles     22467542                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles    277159586                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles     92485474                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts   2284560547                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts      2309302                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts    307835077                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts    204953322                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts      3236842                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents      1509660                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents     90007727                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents       793847                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect      4434346                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect     18621662                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts     23056008                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit   2107881816                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount   2091169880                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst   1454791831                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst   2482445621                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       0.499541                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.586032                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.lsq0.forwLoads     42346104                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads     84123148                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses       235566                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation       793847                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores     62125474                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads       197961                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache       353997                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples    223318839                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean    14.306325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev    61.611008                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9    208785618     93.49%     93.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19      2978593      1.33%     94.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::20-29      1178305      0.53%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::30-39       275998      0.12%     95.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::40-49       192978      0.09%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::50-59       192287      0.09%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::60-69        84033      0.04%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::70-79        42275      0.02%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::80-89        43876      0.02%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::90-99        54276      0.02%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::100-109        77243      0.03%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::110-119        82080      0.04%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::120-129        97542      0.04%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::130-139       252666      0.11%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::140-149      1389458      0.62%     96.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::150-159       485132      0.22%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::160-169       295153      0.13%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::170-179       172439      0.08%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::180-189       399895      0.18%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::190-199       269184      0.12%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::200-209       211869      0.09%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::210-219       224753      0.10%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::220-229      1044513      0.47%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::230-239       948905      0.42%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::240-249       522936      0.23%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::250-259       324720      0.15%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::260-269       223130      0.10%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::270-279       179947      0.08%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::280-289       149938      0.07%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::290-299       136183      0.06%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::overflows      2002914      0.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value         6937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total    223318839                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses    289099562                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses    185765350                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses      6223378                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses      2218114                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses    181831147                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses      6280549                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.numTransitions        10606                       # Number of power state transitions (Count)
board.processor.cores6.core.power_state.ticksClkGated::samples         5303                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::mean 318151638.552706                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::stdev 389209365.582989                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::1000-5e+10         5303    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::min_value        23311                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::max_value    999222444                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::total         5303                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON 1394199804369                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::CLK_GATED 1687158139245                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles     22467542                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles    905050215                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles    553679118                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles    156962816                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles    355353402                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles    343861982                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts   2356369418                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.ROBFullEvents     11386879                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores6.core.rename.IQFullEvents     66292275                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents     28833395                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.SQFullEvents    239672052                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores6.core.rename.fullRegistersEvents         1014                       # Number of times there has been no free registers (Count)
board.processor.cores6.core.rename.renamedOperands   2562896185                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups   5897481700                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups   3562896185                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups    149032748                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps   1940286221                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps    622609867                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing      2185906                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing      2175608                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts    242408873                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads      4425745246                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes     4627709466                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts    882416114                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps   1737256107                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles      4300957952                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded     2229424396                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded      6487922                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued    2099027284                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued      5627809                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined    539972300                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined    592461107                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved      2600901                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples   2355423503                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     0.891146                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     1.782623                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0   1724684051     73.22%     73.22% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1    135203798      5.74%     78.96% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2    124379340      5.28%     84.24% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3     99883864      4.24%     88.48% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4    110350267      4.68%     93.17% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5     59669269      2.53%     95.70% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6     50820058      2.16%     97.86% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7     32717395      1.39%     99.25% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8     17715461      0.75%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total   2355423503                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu     20013208     46.19%     46.19% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            1      0.00%     46.19% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%     46.19% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%     46.19% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%     46.19% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt           81      0.00%     46.19% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%     46.19% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%     46.19% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%     46.19% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%     46.19% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%     46.19% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd         8613      0.02%     46.21% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%     46.21% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu      8606256     19.86%     66.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp          765      0.00%     66.08% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt       125324      0.29%     66.37% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc      2345387      5.41%     71.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%     71.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%     71.78% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift       628353      1.45%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd         2520      0.01%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            3      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult          153      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%     73.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead      3442436      7.95%     81.18% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite      3722734      8.59%     89.77% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead      3450316      7.96%     97.74% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite       981278      2.26%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass     16209385      0.77%      0.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu   1548348801     73.77%     74.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult      3602610      0.17%     74.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv      1762958      0.08%     74.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd       945475      0.05%     74.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     74.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt        94074      0.00%     74.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            3      0.00%     74.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     74.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     74.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     74.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd       774919      0.04%     74.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu     42303009      2.02%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp       171306      0.01%     76.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt      2924680      0.14%     77.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc      7466907      0.36%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift      1699947      0.08%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd       300008      0.01%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp        11646      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt       405379      0.02%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv        24325      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult       174750      0.01%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt          384      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead    267688949     12.75%     90.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite    167695926      7.99%     98.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead     20726279      0.99%     99.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite     15695564      0.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total   2099027284                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        0.488037                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy           43327428                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.020642                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads   6369136101                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites   2633993678                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses   1936122692                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads    233297207                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites    142638350                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses    105731798                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses   2001568649                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses    124576678                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numInsts       2066422594                       # Number of executed instructions (Count)
board.processor.cores7.core.numLoadInsts    276854720                       # Number of load instructions executed (Count)
board.processor.cores7.core.numSquashedInsts     24354015                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores7.core.numRefs         454607372                       # Number of memory reference insts executed (Count)
board.processor.cores7.core.numBranches     200636022                       # Number of branches executed (Count)
board.processor.cores7.core.numStoreInsts    177752652                       # Number of stores executed (Count)
board.processor.cores7.core.numRate          0.480456                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.timesIdled       13179633                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles     1945534449                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles   4950911950                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.committedInsts    872516065                       # Number of Instructions Simulated (Count)
board.processor.cores7.core.committedOps   1695940018                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.cpi              4.929374                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores7.core.totalCpi         4.929374                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores7.core.ipc              0.202866                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores7.core.totalIpc         0.202866                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores7.core.intRegfileReads   3087107575                       # Number of integer regfile reads (Count)
board.processor.cores7.core.intRegfileWrites   1574323106                       # Number of integer regfile writes (Count)
board.processor.cores7.core.fpRegfileReads    165296137                       # Number of floating regfile reads (Count)
board.processor.cores7.core.fpRegfileWrites     89011350                       # Number of floating regfile writes (Count)
board.processor.cores7.core.ccRegfileReads    918839884                       # number of cc regfile reads (Count)
board.processor.cores7.core.ccRegfileWrites    612264528                       # number of cc regfile writes (Count)
board.processor.cores7.core.miscRegfileReads    859490034                       # number of misc regfile reads (Count)
board.processor.cores7.core.miscRegfileWrites      1286170                       # number of misc regfile writes (Count)
board.processor.cores7.core.MemDepUnit__0.insertedLoads    302541563                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores    199453906                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads     27872398                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores     36900370                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups    272848044                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.condPredicted    176262634                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condIncorrect     26530591                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.BTBLookups    155094087                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBHits    123218873                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.794478                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.RASUsed     28260600                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores7.core.branchPred.RASIncorrect      1017396                       # Number of incorrect RAS predictions. (Count)
board.processor.cores7.core.branchPred.indirectLookups     12367607                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits      3491978                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses      8875629                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted      3023024                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.commit.commitSquashedInsts    528087525                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls      3887021                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts     21833314                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples   2269128048                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     0.747397                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     1.850935                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0   1801351798     79.39%     79.39% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1    118437054      5.22%     84.60% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2     78785553      3.47%     88.08% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3     76945374      3.39%     91.47% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4     63156401      2.78%     94.25% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5     22383969      0.99%     95.24% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6     14420514      0.64%     95.87% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7     11151877      0.49%     96.36% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8     82495508      3.64%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total   2269128048                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.instsCommitted    872516065                       # Number of instructions committed (Count)
board.processor.cores7.core.commit.opsCommitted   1695940018                       # Number of ops (including micro ops) committed (Count)
board.processor.cores7.core.commit.memRefs    360499182                       # Number of memory references committed (Count)
board.processor.cores7.core.commit.loads    220337836                       # Number of loads committed (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars      1761266                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.branches    172519234                       # Number of branches committed (Count)
board.processor.cores7.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores7.core.commit.floating     84125958                       # Number of committed floating point instructions. (Count)
board.processor.cores7.core.commit.integer   1611380772                       # Number of committed integer instructions. (Count)
board.processor.cores7.core.commit.functionCalls     19451376                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass      1469755      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu   1273377122     75.08%     75.17% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult      3521584      0.21%     75.38% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv      1619930      0.10%     75.47% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd       632422      0.04%     75.51% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.51% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt        90352      0.01%     75.52% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd       691464      0.04%     75.56% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu     41623930      2.45%     78.01% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp       159884      0.01%     78.02% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt      2632474      0.16%     78.18% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc      7226686      0.43%     78.60% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift      1604655      0.09%     78.70% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.70% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.70% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.70% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd       264729      0.02%     78.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp        11508      0.00%     78.71% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt       344949      0.02%     78.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv        20093      0.00%     78.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult       149022      0.01%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt          277      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.74% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead    211504580     12.47%     91.21% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite    134831807      7.95%     99.16% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead      8833256      0.52%     99.69% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite      5329539      0.31%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total   1695940018                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples     82495508                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.decode.idleCycles    911351348                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles   1044736933                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles    326627189                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles     49467266                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles     23240767                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved    120293691                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred     10358383                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts   2365752630                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts     51902543                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.fetch.icacheStallCycles    858345662                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores7.core.fetch.insts    1322046456                       # Number of instructions fetch has processed (Count)
board.processor.cores7.core.fetch.branches    272848044                       # Number of branches that fetch encountered (Count)
board.processor.cores7.core.fetch.predictedBranches    154971451                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles   1318475983                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles     66954916                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.tlbCycles     97294582                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores7.core.fetch.miscStallCycles      3206337                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.pendingTrapStallCycles     42733321                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores7.core.fetch.pendingQuiesceStallCycles       167704                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores7.core.fetch.icacheWaitRetryStallCycles      1722456                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores7.core.fetch.cacheLines    170838373                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes     12177014                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.tlbSquashes       738131                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples   2355423503                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     1.112317                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     2.571700                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0   1928055780     81.86%     81.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1     27239928      1.16%     83.01% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2     23165478      0.98%     84.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3     22790419      0.97%     84.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4     50596855      2.15%     87.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5     30344661      1.29%     88.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6     20518102      0.87%     89.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7     20883235      0.89%     90.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8    231829045      9.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total   2355423503                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.branchRate     0.063439                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetch.rate       0.307384                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles     23240767                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles    270722661                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles     87318684                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts   2235912318                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts      2348153                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts    302541563                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts    199453906                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts      3133764                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents      1437627                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents     85036799                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents       780657                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect      4393780                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect     19617301                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts     24011081                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit   2058102628                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount   2041854490                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst   1431824956                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst   2444822883                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       0.474744                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.585656                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.lsq0.forwLoads     40670261                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads     82203727                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses       232743                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation       780657                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores     59292560                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads       213368                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache       308150                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples    220010763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean    14.627662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev    63.114352                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9    206393294     93.81%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19      2459092      1.12%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::20-29       969867      0.44%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::30-39       205511      0.09%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::40-49       144602      0.07%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::50-59       172011      0.08%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::60-69        73345      0.03%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::70-79        36382      0.02%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::80-89        41317      0.02%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::90-99        49860      0.02%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::100-109        65377      0.03%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::110-119        68750      0.03%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::120-129        85839      0.04%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::130-139       186969      0.08%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::140-149      1189083      0.54%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::150-159       468942      0.21%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::160-169       320683      0.15%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::170-179       176566      0.08%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::180-189       391224      0.18%     97.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::190-199       269429      0.12%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::200-209       216747      0.10%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::210-219       229064      0.10%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::220-229      1087906      0.49%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::230-239       976423      0.44%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::240-249       548211      0.25%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::250-259       336598      0.15%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::260-269       236499      0.11%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::270-279       189818      0.09%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::280-289       161021      0.07%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::290-299       149423      0.07%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::overflows      2110910      0.96%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value         7007                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total    220010763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses    282899107                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses    179946561                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses      6070748                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses      2239695                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses    180058886                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses      6770194                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 30439557012295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.numTransitions         9222                       # Number of power state transitions (Count)
board.processor.cores7.core.power_state.ticksClkGated::samples         4612                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::mean 357638094.519731                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::stdev 399178242.548866                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::1000-5e+10         4612    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::min_value        92908                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::max_value    999222444                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::total         4612                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON 1432218422365                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::CLK_GATED 1649426891925                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles     23240767                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles    941474828                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles    538747513                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles    165146055                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles    342835932                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles    343978408                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts   2308018658                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.ROBFullEvents     11295273                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores7.core.rename.IQFullEvents     70852838                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.LQFullEvents     29145358                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.SQFullEvents    234620342                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores7.core.rename.fullRegistersEvents         1243                       # Number of times there has been no free registers (Count)
board.processor.cores7.core.rename.renamedOperands   2547889374                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups   5754554613                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups   3518841883                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups    175132645                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps   1930931787                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps    616957587                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing      2208662                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing      2198595                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts    252237095                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads      4403062370                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes     4534855543                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts    872516065                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps   1695940018                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
