$date
	Fri Oct 10 10:31:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 32 ! current_pc [31:0] $end
$var reg 1 " clk $end
$var reg 64 # end_time [63:0] $end
$var reg 32 $ next_pc [31:0] $end
$var reg 1 % reset $end
$var reg 64 & start_time [63:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 32 ' next_pc [31:0] $end
$var wire 1 % reset $end
$var reg 32 ( current_pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
1%
b0 $
bx #
0"
b0 !
$end
#5000
0%
b101 #
1"
#10000
0"
#15000
b100 !
b100 (
b100 $
b100 '
b1111 &
1"
#20000
0"
#25000
b1000 !
b1000 (
b1000 $
b1000 '
b11001 &
b11001 #
1"
#30000
0"
#35000
b1100 !
b1100 (
b1100 $
b1100 '
b100011 &
b100011 #
1"
#40000
0"
#45000
b10000 !
b10000 (
b10000 $
b10000 '
b101101 &
b101101 #
1"
#50000
0"
#55000
b0 !
b0 (
1%
b110111 &
b110111 #
1"
#60000
0"
#65000
b11000 !
b11000 (
b11000 $
b11000 '
b1000001 &
b1000001 #
0%
1"
#70000
0"
#75000
b11100 !
b11100 (
b11100 $
b11100 '
b1001011 &
b1001011 #
1"
#80000
0"
#85000
b100000 !
b100000 (
b100000 $
b100000 '
b1010101 &
b1010101 #
1"
#90000
0"
#95000
b1011111 #
1"
#100000
0"
#105000
1"
