arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets	
timing/k6_N10_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	0.23	vpr	56.07 MiB		0.00	5668	-1	-1	1	0.01	-1	-1	32516	-1	-1	1	2	-1	-1	success	v8.0.0-6988-ga15a5f977	release IPO VTR_ASSERT_LEVEL=3	GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	2023-02-04T01:04:00	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	57412	2	1	3	4	1	3	4	3	3	9	-1	auto	17.5 MiB	0.00	4	56.1 MiB	0.00	0.00	0.571526	-0.946421	-0.571526	0.571526	0.00	7.75e-06	4.684e-06	5.3726e-05	3.5642e-05	-1	2	2	53894	53894	12370.0	1374.45	0.00	0.000152651	0.000105933	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	2	
timing/k6_N10_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	0.25	vpr	56.20 MiB		0.00	5608	-1	-1	1	0.00	-1	-1	32696	-1	-1	1	2	-1	-1	success	v8.0.0-6988-ga15a5f977	release IPO VTR_ASSERT_LEVEL=3	GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	2023-02-04T01:04:00	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	57544	2	1	3	4	1	3	4	3	3	9	-1	auto	17.6 MiB	0.00	6	56.2 MiB	0.00	0.00	0.526189	-0.94819	-0.526189	0.526189	0.00	7.781e-06	4.78e-06	5.8181e-05	4.0772e-05	-1	5	3	53894	53894	14028.3	1558.70	0.00	0.000190432	0.000133028	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	3	
timing/k6_N10_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	3.73	vpr	58.23 MiB		0.26	59496	-1	-1	2	1.31	-1	-1	53692	-1	-1	155	5	-1	-1	success	v8.0.0-6988-ga15a5f977	release IPO VTR_ASSERT_LEVEL=3	GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	2023-02-04T01:04:00	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	59628	5	156	191	347	1	163	316	15	15	225	clb	auto	20.0 MiB	0.03	22	58.2 MiB	0.11	0.00	1.10153	-11.4005	-1.10153	1.10153	0.02	0.000161336	0.000142715	0.0193365	0.0178275	-1	21	4	9.10809e+06	8.35357e+06	828754.	3683.35	0.01	0.0226428	0.0209381	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	154	9	
timing/k6_N10_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	3.56	vpr	58.25 MiB		0.26	59468	-1	-1	2	1.28	-1	-1	53632	-1	-1	155	5	-1	-1	success	v8.0.0-6988-ga15a5f977	release IPO VTR_ASSERT_LEVEL=3	GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	2023-02-04T01:04:00	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	59644	5	156	191	347	1	163	316	15	15	225	clb	auto	19.9 MiB	0.03	25	58.2 MiB	0.09	0.00	1.12309	-11.8205	-1.12309	1.12309	0.02	0.000181197	0.000162005	0.013052	0.0115952	-1	58	4	9.10809e+06	8.35357e+06	858153.	3814.01	0.01	0.0167465	0.0150866	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	153	10	
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	0.19	vpr	60.85 MiB		0.01	6176	-1	-1	1	0.01	-1	-1	32848	-1	-1	1	2	0	0	success	v8.0.0-6988-ga15a5f977	release IPO VTR_ASSERT_LEVEL=3	GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	2023-02-04T01:04:00	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	62312	2	1	3	4	1	3	4	3	3	9	-1	auto	22.2 MiB	0.00	4	60.9 MiB	0.00	0.00	0.571526	-0.946421	-0.571526	0.571526	0.00	7.377e-06	4.359e-06	5.0223e-05	3.3694e-05	-1	2	2	53894	53894	12370.0	1374.45	0.00	0.000155041	0.000108466	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	2	
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	0.20	vpr	61.05 MiB		0.01	6084	-1	-1	1	0.01	-1	-1	32644	-1	-1	1	2	0	0	success	v8.0.0-6988-ga15a5f977	release IPO VTR_ASSERT_LEVEL=3	GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	2023-02-04T01:04:00	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	62520	2	1	3	4	1	3	4	3	3	9	-1	auto	22.4 MiB	0.00	6	61.1 MiB	0.00	0.00	0.526189	-0.94819	-0.526189	0.526189	0.00	7.434e-06	4.232e-06	5.7898e-05	3.9294e-05	-1	5	3	53894	53894	14028.3	1558.70	0.00	0.00017279	0.000121766	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	3	
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	4.87	vpr	69.10 MiB		0.11	16696	-1	-1	2	0.10	-1	-1	37888	-1	-1	32	311	15	0	success	v8.0.0-6988-ga15a5f977	release IPO VTR_ASSERT_LEVEL=3	GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	2023-02-04T01:04:00	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	70756	311	156	972	1128	1	953	514	28	28	784	memory	auto	31.0 MiB	0.40	8012	69.1 MiB	0.90	0.02	3.98268	-4087.16	-3.98268	3.98268	0.15	0.00384392	0.00339658	0.30978	0.262621	-1	12479	15	4.25198e+07	9.94461e+06	2.96205e+06	3778.13	1.23	0.481906	0.424185	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	15	938	
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	4.84	vpr	69.05 MiB		0.11	16580	-1	-1	2	0.10	-1	-1	37764	-1	-1	32	311	15	0	success	v8.0.0-6988-ga15a5f977	release IPO VTR_ASSERT_LEVEL=3	GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	2023-02-04T01:04:00	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	70708	311	156	972	1128	1	953	514	28	28	784	memory	auto	30.9 MiB	0.40	8600	69.1 MiB	0.99	0.03	3.83497	-3418.95	-3.83497	3.83497	0.15	0.00369043	0.0032872	0.332934	0.281985	-1	13381	15	4.25198e+07	9.94461e+06	3.02951e+06	3864.17	1.04	0.46931	0.40859	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	14	939	
