{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498168344327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498168344331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 23:52:24 2017 " "Processing started: Thu Jun 22 23:52:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498168344331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168344331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168344331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498168344781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498168344781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/token_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/token_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 token_checker-A1 " "Found design unit 1: token_checker-A1" {  } { { "ACORN/token_checker.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/token_checker.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358705 ""} { "Info" "ISGN_ENTITY_NAME" "1 token_checker " "Found entity 1: token_checker" {  } { { "ACORN/token_checker.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/token_checker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/tag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/tag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tag-A1 " "Found design unit 1: tag-A1" {  } { { "ACORN/tag.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/tag.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358707 ""} { "Info" "ISGN_ENTITY_NAME" "1 tag " "Found entity 1: tag" {  } { { "ACORN/tag.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/tag.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/status_multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/status_multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_multiplexer-A1 " "Found design unit 1: status_multiplexer-A1" {  } { { "ACORN/status_multiplexer.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/status_multiplexer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358710 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_multiplexer " "Found entity 1: status_multiplexer" {  } { { "ACORN/status_multiplexer.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/status_multiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state-A1 " "Found design unit 1: state-A1" {  } { { "ACORN/state.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/state.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358712 ""} { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "ACORN/state.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/state.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-A1 " "Found design unit 1: memory-A1" {  } { { "ACORN/memory.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/memory.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358715 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "ACORN/memory.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/memory.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m-A1 " "Found design unit 1: m-A1" {  } { { "ACORN/m.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/m.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358717 ""} { "Info" "ISGN_ENTITY_NAME" "1 m " "Found entity 1: m" {  } { { "ACORN/m.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/m.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/ksg128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/ksg128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KSG128-A1 " "Found design unit 1: KSG128-A1" {  } { { "ACORN/KSG128.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/KSG128.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358720 ""} { "Info" "ISGN_ENTITY_NAME" "1 KSG128 " "Found entity 1: KSG128" {  } { { "ACORN/KSG128.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/KSG128.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key-A1 " "Found design unit 1: key-A1" {  } { { "ACORN/key.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/key.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358722 ""} { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "ACORN/key.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/key.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/fbk128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/fbk128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FBK128-A1 " "Found design unit 1: FBK128-A1" {  } { { "ACORN/FBK128.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/FBK128.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358725 ""} { "Info" "ISGN_ENTITY_NAME" "1 FBK128 " "Found entity 1: FBK128" {  } { { "ACORN/FBK128.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/FBK128.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-A1 " "Found design unit 1: controller-A1" {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358727 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/add_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acorn/add_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one-A1 " "Found design unit 1: add_one-A1" {  } { { "ACORN/add_one.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/add_one.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358730 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_one " "Found entity 1: add_one" {  } { { "ACORN/add_one.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/add_one.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acorn/acorn_coprocesor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acorn/acorn_coprocesor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 acorn_coprocesor " "Found entity 1: acorn_coprocesor" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_TRANSMITTER-RS232_RS232_TRANSMITTER " "Found design unit 1: RS232_TRANSMITTER-RS232_RS232_TRANSMITTER" {  } { { "RS232_TRANSMITTER.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/RS232_TRANSMITTER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358735 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_TRANSMITTER " "Found entity 1: RS232_TRANSMITTER" {  } { { "RS232_TRANSMITTER.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/RS232_TRANSMITTER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_standard_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_standard_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH " "Found design unit 1: RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH" {  } { { "RS232_STANDARD_INTERFACE.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/RS232_STANDARD_INTERFACE.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358737 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_STANDARD_INTERFACE " "Found entity 1: RS232_STANDARD_INTERFACE" {  } { { "RS232_STANDARD_INTERFACE.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/RS232_STANDARD_INTERFACE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_RECEIVER-RS232_RECEIVER_ARCH " "Found design unit 1: RS232_RECEIVER-RS232_RECEIVER_ARCH" {  } { { "RS232_RECEIVER.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/RS232_RECEIVER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358740 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_RECEIVER " "Found entity 1: RS232_RECEIVER" {  } { { "RS232_RECEIVER.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/RS232_RECEIVER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_MEMORY-RS232_MEMORY_ARCH " "Found design unit 1: RS232_MEMORY-RS232_MEMORY_ARCH" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/RS232_MEMORY.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358742 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_MEMORY " "Found entity 1: RS232_MEMORY" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/RS232_MEMORY.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_interface_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rs232_interface_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_INTERFACE_PKG " "Found design unit 1: RS232_INTERFACE_PKG" {  } { { "RS232_INTERFACE_PKG.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/RS232_INTERFACE_PKG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_INTERFACE-RS232_INTERFACE_ARCH " "Found design unit 1: RS232_INTERFACE-RS232_INTERFACE_ARCH" {  } { { "RS232_INTERFACE.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/RS232_INTERFACE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358747 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_INTERFACE " "Found entity 1: RS232_INTERFACE" {  } { { "RS232_INTERFACE.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/RS232_INTERFACE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA-FPGA_ARCH " "Found design unit 1: FPGA-FPGA_ARCH" {  } { { "FPGA.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/FPGA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358750 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "FPGA.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/FPGA.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXAMPLE-EXAMPLE_ARCH " "Found design unit 1: EXAMPLE-EXAMPLE_ARCH" {  } { { "EXAMPLE.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/EXAMPLE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358752 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXAMPLE " "Found entity 1: EXAMPLE" {  } { { "EXAMPLE.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/EXAMPLE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file command_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMMAND_CONTROL-COMMAND_CONTROL_ARCH " "Found design unit 1: COMMAND_CONTROL-COMMAND_CONTROL_ARCH" {  } { { "COMMAND_CONTROL.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/COMMAND_CONTROL.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358755 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMMAND_CONTROL " "Found entity 1: COMMAND_CONTROL" {  } { { "COMMAND_CONTROL.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/COMMAND_CONTROL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintoascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BINTOASCII-BINTOASCII_ARCH " "Found design unit 1: BINTOASCII-BINTOASCII_ARCH" {  } { { "BINTOASCII.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/BINTOASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358757 ""} { "Info" "ISGN_ENTITY_NAME" "1 BINTOASCII " "Found entity 1: BINTOASCII" {  } { { "BINTOASCII.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/BINTOASCII.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciitobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asciitobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCIITOBIN-ASCIITOBIN_ARCH " "Found design unit 1: ASCIITOBIN-ASCIITOBIN_ARCH" {  } { { "ASCIITOBIN.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ASCIITOBIN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358760 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCIITOBIN " "Found entity 1: ASCIITOBIN" {  } { { "ASCIITOBIN.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ASCIITOBIN.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498168358760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168358760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "acorn_coprocesor " "Elaborating entity \"acorn_coprocesor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498168358800 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "INIT " "Pin \"INIT\" not connected" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 32 -552 -384 48 "INIT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1498168358808 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 56 -384 -352 88 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1498168358808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst3 " "Elaborating entity \"memory\" for hierarchy \"memory:inst3\"" {  } { { "ACORN/acorn_coprocesor.bdf" "inst3" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 40 1656 1888 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498168358815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst7 " "Elaborating entity \"controller\" for hierarchy \"controller:inst7\"" {  } { { "ACORN/acorn_coprocesor.bdf" "inst7" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 328 -104 152 600 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498168358831 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADR1_RD controller.vhd(17) " "VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"ADR1_RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358832 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM1_RD controller.vhd(18) " "VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"MEM1_RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358832 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM1_WR controller.vhd(19) " "VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal \"MEM1_WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358832 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADD_ONE controller.vhd(21) " "VHDL Signal Declaration warning at controller.vhd(21): used implicit default value for signal \"ADD_ONE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358832 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STATE_WR controller.vhd(22) " "VHDL Signal Declaration warning at controller.vhd(22): used implicit default value for signal \"STATE_WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358832 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STATE_RESET controller.vhd(23) " "VHDL Signal Declaration warning at controller.vhd(23): used implicit default value for signal \"STATE_RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358832 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CA controller.vhd(24) " "VHDL Signal Declaration warning at controller.vhd(24): used implicit default value for signal \"CA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358833 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CB controller.vhd(25) " "VHDL Signal Declaration warning at controller.vhd(25): used implicit default value for signal \"CB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358833 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_WR controller.vhd(27) " "VHDL Signal Declaration warning at controller.vhd(27): used implicit default value for signal \"DATA_WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358833 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STATUS_WR controller.vhd(28) " "VHDL Signal Declaration warning at controller.vhd(28): used implicit default value for signal \"STATUS_WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358833 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM2_RD controller.vhd(30) " "VHDL Signal Declaration warning at controller.vhd(30): used implicit default value for signal \"MEM2_RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358833 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADR2_WR controller.vhd(32) " "VHDL Signal Declaration warning at controller.vhd(32): used implicit default value for signal \"ADR2_WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358833 "|acorn_coprocesor|controller:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM2_WR controller.vhd(33) " "VHDL Signal Declaration warning at controller.vhd(33): used implicit default value for signal \"MEM2_WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/controller.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/controller.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358834 "|acorn_coprocesor|controller:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "token_checker token_checker:inst11 " "Elaborating entity \"token_checker\" for hierarchy \"token_checker:inst11\"" {  } { { "ACORN/acorn_coprocesor.bdf" "inst11" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 72 1048 1264 152 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498168358840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m m:inst10 " "Elaborating entity \"m\" for hierarchy \"m:inst10\"" {  } { { "ACORN/acorn_coprocesor.bdf" "inst10" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 24 816 1016 136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498168358845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KSG128 KSG128:inst2 " "Elaborating entity \"KSG128\" for hierarchy \"KSG128:inst2\"" {  } { { "ACORN/acorn_coprocesor.bdf" "inst2" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 360 592 768 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498168358853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state state:inst " "Elaborating entity \"state\" for hierarchy \"state:inst\"" {  } { { "ACORN/acorn_coprocesor.bdf" "inst" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 184 576 768 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498168358869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FBK128 FBK128:inst1 " "Elaborating entity \"FBK128\" for hierarchy \"FBK128:inst1\"" {  } { { "ACORN/acorn_coprocesor.bdf" "inst1" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 344 864 1048 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498168358897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one add_one:inst12 " "Elaborating entity \"add_one\" for hierarchy \"add_one:inst12\"" {  } { { "ACORN/acorn_coprocesor.bdf" "inst12" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 216 232 488 296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498168358909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_multiplexer status_multiplexer:inst8 " "Elaborating entity \"status_multiplexer\" for hierarchy \"status_multiplexer:inst8\"" {  } { { "ACORN/acorn_coprocesor.bdf" "inst8" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 24 1328 1592 136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498168358914 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_OPT status_multiplexer.vhd(12) " "VHDL Signal Declaration warning at status_multiplexer.vhd(12): used implicit default value for signal \"DATA_OPT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ACORN/status_multiplexer.vhd" "" { Text "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/status_multiplexer.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498168358914 "|acorn_coprocesor|status_multiplexer:inst8"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[0\] GND " "Pin \"DOUT\[0\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[1\] GND " "Pin \"DOUT\[1\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[2\] GND " "Pin \"DOUT\[2\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[3\] GND " "Pin \"DOUT\[3\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[4\] GND " "Pin \"DOUT\[4\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[5\] GND " "Pin \"DOUT\[5\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[6\] GND " "Pin \"DOUT\[6\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[7\] GND " "Pin \"DOUT\[7\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[8\] GND " "Pin \"DOUT\[8\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[9\] GND " "Pin \"DOUT\[9\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[10\] GND " "Pin \"DOUT\[10\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[11\] GND " "Pin \"DOUT\[11\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[12\] GND " "Pin \"DOUT\[12\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[13\] GND " "Pin \"DOUT\[13\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[14\] GND " "Pin \"DOUT\[14\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[15\] GND " "Pin \"DOUT\[15\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[16\] GND " "Pin \"DOUT\[16\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[17\] GND " "Pin \"DOUT\[17\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[18\] GND " "Pin \"DOUT\[18\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[19\] GND " "Pin \"DOUT\[19\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[20\] GND " "Pin \"DOUT\[20\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[21\] GND " "Pin \"DOUT\[21\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[22\] GND " "Pin \"DOUT\[22\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[23\] GND " "Pin \"DOUT\[23\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[24\] GND " "Pin \"DOUT\[24\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[25\] GND " "Pin \"DOUT\[25\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[26\] GND " "Pin \"DOUT\[26\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[27\] GND " "Pin \"DOUT\[27\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[28\] GND " "Pin \"DOUT\[28\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[29\] GND " "Pin \"DOUT\[29\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[30\] GND " "Pin \"DOUT\[30\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT\[31\] GND " "Pin \"DOUT\[31\]\" is stuck at GND" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498168359397 "|acorn_coprocesor|DOUT[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498168359397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498168359549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498168359549 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "68 " "Design contains 68 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -48 -552 -384 -32 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RD " "No output dependent on input pin \"RD\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 0 -552 -384 16 "RD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|RD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WR " "No output dependent on input pin \"WR\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 16 -552 -384 32 "WR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|WR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[0\] " "No output dependent on input pin \"ADDR\[0\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[1\] " "No output dependent on input pin \"ADDR\[1\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[2\] " "No output dependent on input pin \"ADDR\[2\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[3\] " "No output dependent on input pin \"ADDR\[3\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[4\] " "No output dependent on input pin \"ADDR\[4\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[5\] " "No output dependent on input pin \"ADDR\[5\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[6\] " "No output dependent on input pin \"ADDR\[6\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[7\] " "No output dependent on input pin \"ADDR\[7\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[8\] " "No output dependent on input pin \"ADDR\[8\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[9\] " "No output dependent on input pin \"ADDR\[9\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[10\] " "No output dependent on input pin \"ADDR\[10\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[11\] " "No output dependent on input pin \"ADDR\[11\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[12\] " "No output dependent on input pin \"ADDR\[12\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[13\] " "No output dependent on input pin \"ADDR\[13\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[14\] " "No output dependent on input pin \"ADDR\[14\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[15\] " "No output dependent on input pin \"ADDR\[15\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[16\] " "No output dependent on input pin \"ADDR\[16\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[17\] " "No output dependent on input pin \"ADDR\[17\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[18\] " "No output dependent on input pin \"ADDR\[18\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[19\] " "No output dependent on input pin \"ADDR\[19\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[20\] " "No output dependent on input pin \"ADDR\[20\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[21\] " "No output dependent on input pin \"ADDR\[21\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[22\] " "No output dependent on input pin \"ADDR\[22\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[23\] " "No output dependent on input pin \"ADDR\[23\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[24\] " "No output dependent on input pin \"ADDR\[24\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[25\] " "No output dependent on input pin \"ADDR\[25\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[26\] " "No output dependent on input pin \"ADDR\[26\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[27\] " "No output dependent on input pin \"ADDR\[27\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[28\] " "No output dependent on input pin \"ADDR\[28\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[29\] " "No output dependent on input pin \"ADDR\[29\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[30\] " "No output dependent on input pin \"ADDR\[30\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[31\] " "No output dependent on input pin \"ADDR\[31\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|ADDR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "No output dependent on input pin \"DIN\[0\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "No output dependent on input pin \"DIN\[1\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "No output dependent on input pin \"DIN\[2\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "No output dependent on input pin \"DIN\[3\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "No output dependent on input pin \"DIN\[4\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[5\] " "No output dependent on input pin \"DIN\[5\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[6\] " "No output dependent on input pin \"DIN\[6\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[7\] " "No output dependent on input pin \"DIN\[7\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[8\] " "No output dependent on input pin \"DIN\[8\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[9\] " "No output dependent on input pin \"DIN\[9\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[10\] " "No output dependent on input pin \"DIN\[10\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[11\] " "No output dependent on input pin \"DIN\[11\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[12\] " "No output dependent on input pin \"DIN\[12\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[13\] " "No output dependent on input pin \"DIN\[13\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[14\] " "No output dependent on input pin \"DIN\[14\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[15\] " "No output dependent on input pin \"DIN\[15\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[16\] " "No output dependent on input pin \"DIN\[16\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[17\] " "No output dependent on input pin \"DIN\[17\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[18\] " "No output dependent on input pin \"DIN\[18\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[19\] " "No output dependent on input pin \"DIN\[19\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[20\] " "No output dependent on input pin \"DIN\[20\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[21\] " "No output dependent on input pin \"DIN\[21\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[22\] " "No output dependent on input pin \"DIN\[22\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[23\] " "No output dependent on input pin \"DIN\[23\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[24\] " "No output dependent on input pin \"DIN\[24\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[25\] " "No output dependent on input pin \"DIN\[25\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[26\] " "No output dependent on input pin \"DIN\[26\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[27\] " "No output dependent on input pin \"DIN\[27\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[28\] " "No output dependent on input pin \"DIN\[28\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[29\] " "No output dependent on input pin \"DIN\[29\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[30\] " "No output dependent on input pin \"DIN\[30\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[31\] " "No output dependent on input pin \"DIN\[31\]\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|DIN[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INIT " "No output dependent on input pin \"INIT\"" {  } { { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 32 -552 -384 48 "INIT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498168359733 "|acorn_coprocesor|INIT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498168359733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498168359735 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498168359735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498168359735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498168359751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 23:52:39 2017 " "Processing ended: Thu Jun 22 23:52:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498168359751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498168359751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498168359751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498168359751 ""}
