Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 10 14:50:50 2023
| Host         : Shuvagata-MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           21 |
| No           | No                    | Yes                    |              42 |           18 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |              43 |           13 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------+-----------------------------+------------------+----------------+--------------+
|      Clock Signal     |     Enable Signal     |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------------+-----------------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF_BUFG | pg/player2_score_reg0 | dbRESET/db_reset            |                1 |              5 |         5.00 |
|  clk_100MHz_IBUF_BUFG | pg/p2_next            | dbRESET/db_reset            |                3 |              9 |         3.00 |
|  clk_100MHz_IBUF_BUFG | pg/p1_next            | dbRESET/db_reset            |                3 |              9 |         3.00 |
|  vga/E[0]             |                       | vga/h_count_next_0          |                4 |             10 |         2.50 |
|  vga/E[0]             | vga/h_count_next_0    | vga/v_count_next[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  clk_100MHz_IBUF_BUFG | vga/E[0]              |                             |                4 |             12 |         3.00 |
|  clk_100MHz_IBUF_BUFG | vga/refresh_tick      | dbRESET/db_reset            |                6 |             20 |         3.33 |
|  clk_100MHz_IBUF_BUFG |                       | dbRESET/db_reset            |               18 |             42 |         2.33 |
|  clk_100MHz_IBUF_BUFG |                       |                             |               21 |             43 |         2.05 |
+-----------------------+-----------------------+-----------------------------+------------------+----------------+--------------+


