{
  "module_name": "clk-mt6779.c",
  "hash_id": "2aea470e003567a8d15339b66c43e6b8c480fd80dd93d6d0d4a9bc31f96744ed",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt6779.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n#include \"clk-mux.h\"\n#include \"clk-pll.h\"\n\n#include <dt-bindings/clock/mt6779-clk.h>\n\nstatic DEFINE_SPINLOCK(mt6779_clk_lock);\n\nstatic const struct mtk_fixed_clk top_fixed_clks[] = {\n\tFIXED_CLK(CLK_TOP_CLK26M, \"f_f26m_ck\", \"clk26m\", 26000000),\n};\n\nstatic const struct mtk_fixed_factor top_divs[] = {\n\tFACTOR(CLK_TOP_CLK13M, \"clk13m\", \"clk26m\", 1, 2),\n\tFACTOR(CLK_TOP_F26M_CK_D2, \"csw_f26m_ck_d2\", \"clk26m\", 1, 2),\n\tFACTOR(CLK_TOP_MAINPLL_CK, \"mainpll_ck\", \"mainpll\", 1, 1),\n\tFACTOR(CLK_TOP_MAINPLL_D2, \"mainpll_d2\", \"mainpll_ck\", 1, 2),\n\tFACTOR(CLK_TOP_MAINPLL_D2_D2, \"mainpll_d2_d2\", \"mainpll_d2\", 1, 2),\n\tFACTOR(CLK_TOP_MAINPLL_D2_D4, \"mainpll_d2_d4\", \"mainpll_d2\", 1, 4),\n\tFACTOR(CLK_TOP_MAINPLL_D2_D8, \"mainpll_d2_d8\", \"mainpll_d2\", 1, 8),\n\tFACTOR(CLK_TOP_MAINPLL_D2_D16, \"mainpll_d2_d16\", \"mainpll_d2\", 1, 16),\n\tFACTOR(CLK_TOP_MAINPLL_D3, \"mainpll_d3\", \"mainpll\", 1, 3),\n\tFACTOR(CLK_TOP_MAINPLL_D3_D2, \"mainpll_d3_d2\", \"mainpll_d3\", 1, 2),\n\tFACTOR(CLK_TOP_MAINPLL_D3_D4, \"mainpll_d3_d4\", \"mainpll_d3\", 1, 4),\n\tFACTOR(CLK_TOP_MAINPLL_D3_D8, \"mainpll_d3_d8\", \"mainpll_d3\", 1, 8),\n\tFACTOR(CLK_TOP_MAINPLL_D5, \"mainpll_d5\", \"mainpll\", 1, 5),\n\tFACTOR(CLK_TOP_MAINPLL_D5_D2, \"mainpll_d5_d2\", \"mainpll_d5\", 1, 2),\n\tFACTOR(CLK_TOP_MAINPLL_D5_D4, \"mainpll_d5_d4\", \"mainpll_d5\", 1, 4),\n\tFACTOR(CLK_TOP_MAINPLL_D7, \"mainpll_d7\", \"mainpll\", 1, 7),\n\tFACTOR(CLK_TOP_MAINPLL_D7_D2, \"mainpll_d7_d2\", \"mainpll_d7\", 1, 2),\n\tFACTOR(CLK_TOP_MAINPLL_D7_D4, \"mainpll_d7_d4\", \"mainpll_d7\", 1, 4),\n\tFACTOR(CLK_TOP_UNIVPLL_CK, \"univpll\", \"univ2pll\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL_D2, \"univpll_d2\", \"univpll\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL_D2_D2, \"univpll_d2_d2\", \"univpll_d2\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL_D2_D4, \"univpll_d2_d4\", \"univpll_d2\", 1, 4),\n\tFACTOR(CLK_TOP_UNIVPLL_D2_D8, \"univpll_d2_d8\", \"univpll_d2\", 1, 8),\n\tFACTOR(CLK_TOP_UNIVPLL_D3, \"univpll_d3\", \"univpll\", 1, 3),\n\tFACTOR(CLK_TOP_UNIVPLL_D3_D2, \"univpll_d3_d2\", \"univpll_d3\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL_D3_D4, \"univpll_d3_d4\", \"univpll_d3\", 1, 4),\n\tFACTOR(CLK_TOP_UNIVPLL_D3_D8, \"univpll_d3_d8\", \"univpll_d3\", 1, 8),\n\tFACTOR(CLK_TOP_UNIVPLL_D3_D16, \"univpll_d3_d16\", \"univpll_d3\", 1, 16),\n\tFACTOR(CLK_TOP_UNIVPLL_D5, \"univpll_d5\", \"univpll\", 1, 5),\n\tFACTOR(CLK_TOP_UNIVPLL_D5_D2, \"univpll_d5_d2\", \"univpll_d5\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL_D5_D4, \"univpll_d5_d4\", \"univpll_d5\", 1, 4),\n\tFACTOR(CLK_TOP_UNIVPLL_D5_D8, \"univpll_d5_d8\", \"univpll_d5\", 1, 8),\n\tFACTOR(CLK_TOP_UNIVPLL_D7, \"univpll_d7\", \"univpll\", 1, 7),\n\tFACTOR(CLK_TOP_UNIVP_192M_CK, \"univpll_192m_ck\", \"univ2pll\", 1, 13),\n\tFACTOR(CLK_TOP_UNIVP_192M_D2, \"univpll_192m_d2\", \"univpll_192m_ck\",\n\t       1, 2),\n\tFACTOR(CLK_TOP_UNIVP_192M_D4, \"univpll_192m_d4\", \"univpll_192m_ck\",\n\t       1, 4),\n\tFACTOR(CLK_TOP_UNIVP_192M_D8, \"univpll_192m_d8\", \"univpll_192m_ck\",\n\t       1, 8),\n\tFACTOR(CLK_TOP_UNIVP_192M_D16, \"univpll_192m_d16\", \"univpll_192m_ck\",\n\t       1, 16),\n\tFACTOR(CLK_TOP_UNIVP_192M_D32, \"univpll_192m_d32\", \"univpll_192m_ck\",\n\t       1, 32),\n\tFACTOR(CLK_TOP_APLL1_CK, \"apll1_ck\", \"apll1\", 1, 1),\n\tFACTOR(CLK_TOP_APLL1_D2, \"apll1_d2\", \"apll1\", 1, 2),\n\tFACTOR(CLK_TOP_APLL1_D4, \"apll1_d4\", \"apll1\", 1, 4),\n\tFACTOR(CLK_TOP_APLL1_D8, \"apll1_d8\", \"apll1\", 1, 8),\n\tFACTOR(CLK_TOP_APLL2_CK, \"apll2_ck\", \"apll2\", 1, 1),\n\tFACTOR(CLK_TOP_APLL2_D2, \"apll2_d2\", \"apll2\", 1, 2),\n\tFACTOR(CLK_TOP_APLL2_D4, \"apll2_d4\", \"apll2\", 1, 4),\n\tFACTOR(CLK_TOP_APLL2_D8, \"apll2_d8\", \"apll2\", 1, 8),\n\tFACTOR(CLK_TOP_TVDPLL_CK, \"tvdpll_ck\", \"tvdpll\", 1, 1),\n\tFACTOR(CLK_TOP_TVDPLL_D2, \"tvdpll_d2\", \"tvdpll_ck\", 1, 2),\n\tFACTOR(CLK_TOP_TVDPLL_D4, \"tvdpll_d4\", \"tvdpll\", 1, 4),\n\tFACTOR(CLK_TOP_TVDPLL_D8, \"tvdpll_d8\", \"tvdpll\", 1, 8),\n\tFACTOR(CLK_TOP_TVDPLL_D16, \"tvdpll_d16\", \"tvdpll\", 1, 16),\n\tFACTOR(CLK_TOP_MMPLL_CK, \"mmpll_ck\", \"mmpll\", 1, 1),\n\tFACTOR(CLK_TOP_MMPLL_D4, \"mmpll_d4\", \"mmpll\", 1, 4),\n\tFACTOR(CLK_TOP_MMPLL_D4_D2, \"mmpll_d4_d2\", \"mmpll_d4\", 1, 2),\n\tFACTOR(CLK_TOP_MMPLL_D4_D4, \"mmpll_d4_d4\", \"mmpll_d4\", 1, 4),\n\tFACTOR(CLK_TOP_MMPLL_D5, \"mmpll_d5\", \"mmpll\", 1, 5),\n\tFACTOR(CLK_TOP_MMPLL_D5_D2, \"mmpll_d5_d2\", \"mmpll_d5\", 1, 2),\n\tFACTOR(CLK_TOP_MMPLL_D5_D4, \"mmpll_d5_d4\", \"mmpll_d5\", 1, 4),\n\tFACTOR(CLK_TOP_MMPLL_D6, \"mmpll_d6\", \"mmpll\", 1, 6),\n\tFACTOR(CLK_TOP_MMPLL_D7, \"mmpll_d7\", \"mmpll\", 1, 7),\n\tFACTOR(CLK_TOP_MFGPLL_CK, \"mfgpll_ck\", \"mfgpll\", 1, 1),\n\tFACTOR(CLK_TOP_ADSPPLL_CK, \"adsppll_ck\", \"adsppll\", 1, 1),\n\tFACTOR(CLK_TOP_ADSPPLL_D4, \"adsppll_d4\", \"adsppll\", 1, 4),\n\tFACTOR(CLK_TOP_ADSPPLL_D5, \"adsppll_d5\", \"adsppll\", 1, 5),\n\tFACTOR(CLK_TOP_ADSPPLL_D6, \"adsppll_d6\", \"adsppll\", 1, 6),\n\tFACTOR(CLK_TOP_MSDCPLL_CK, \"msdcpll_ck\", \"msdcpll\", 1, 1),\n\tFACTOR(CLK_TOP_MSDCPLL_D2, \"msdcpll_d2\", \"msdcpll\", 1, 2),\n\tFACTOR(CLK_TOP_MSDCPLL_D4, \"msdcpll_d4\", \"msdcpll\", 1, 4),\n\tFACTOR(CLK_TOP_MSDCPLL_D8, \"msdcpll_d8\", \"msdcpll\", 1, 8),\n\tFACTOR(CLK_TOP_MSDCPLL_D16, \"msdcpll_d16\", \"msdcpll\", 1, 16),\n\tFACTOR(CLK_TOP_AD_OSC_CK, \"ad_osc_ck\", \"osc\", 1, 1),\n\tFACTOR(CLK_TOP_OSC_D2, \"osc_d2\", \"osc\", 1, 2),\n\tFACTOR(CLK_TOP_OSC_D4, \"osc_d4\", \"osc\", 1, 4),\n\tFACTOR(CLK_TOP_OSC_D8, \"osc_d8\", \"osc\", 1, 8),\n\tFACTOR(CLK_TOP_OSC_D10, \"osc_d10\", \"osc\", 1, 10),\n\tFACTOR(CLK_TOP_OSC_D16, \"osc_d16\", \"osc\", 1, 16),\n\tFACTOR(CLK_TOP_AD_OSC2_CK, \"ad_osc2_ck\", \"osc2\", 1, 1),\n\tFACTOR(CLK_TOP_OSC2_D2, \"osc2_d2\", \"osc2\", 1, 2),\n\tFACTOR(CLK_TOP_OSC2_D3, \"osc2_d3\", \"osc2\", 1, 3),\n\tFACTOR(CLK_TOP_TVDPLL_MAINPLL_D2_CK, \"tvdpll_mainpll_d2_ck\",\n\t       \"tvdpll\", 1, 1),\n\tFACTOR(CLK_TOP_FMEM_466M_CK, \"fmem_466m_ck\", \"fmem\", 1, 1),\n};\n\nstatic const char * const axi_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2_d4\",\n\t\"mainpll_d7\",\n\t\"osc_d4\"\n};\n\nstatic const char * const mm_parents[] = {\n\t\"clk26m\",\n\t\"tvdpll_mainpll_d2_ck\",\n\t\"mmpll_d7\",\n\t\"mmpll_d5_d2\",\n\t\"mainpll_d2_d2\",\n\t\"mainpll_d3_d2\"\n};\n\nstatic const char * const scp_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d2_d8\",\n\t\"mainpll_d2_d4\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\",\n\t\"ad_osc2_ck\",\n\t\"osc2_d2\",\n\t\"osc2_d3\"\n};\n\nstatic const char * const img_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2\",\n\t\"mainpll_d2\",\n\t\"univpll_d3\",\n\t\"mainpll_d3\",\n\t\"mmpll_d5_d2\",\n\t\"tvdpll_mainpll_d2_ck\",\n\t\"mainpll_d5\"\n};\n\nstatic const char * const ipe_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2\",\n\t\"mmpll_d7\",\n\t\"univpll_d3\",\n\t\"mainpll_d3\",\n\t\"mmpll_d5_d2\",\n\t\"mainpll_d2_d2\",\n\t\"mainpll_d5\"\n};\n\nstatic const char * const dpe_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2\",\n\t\"mmpll_d7\",\n\t\"univpll_d3\",\n\t\"mainpll_d3\",\n\t\"mmpll_d5_d2\",\n\t\"mainpll_d2_d2\",\n\t\"mainpll_d5\"\n};\n\nstatic const char * const cam_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2\",\n\t\"mmpll_d6\",\n\t\"mainpll_d3\",\n\t\"mmpll_d7\",\n\t\"univpll_d3\",\n\t\"mmpll_d5_d2\",\n\t\"adsppll_d5\",\n\t\"tvdpll_mainpll_d2_ck\",\n\t\"univpll_d3_d2\"\n};\n\nstatic const char * const ccu_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2\",\n\t\"mmpll_d6\",\n\t\"mainpll_d3\",\n\t\"mmpll_d7\",\n\t\"univpll_d3\",\n\t\"mmpll_d5_d2\",\n\t\"mainpll_d2_d2\",\n\t\"adsppll_d5\",\n\t\"univpll_d3_d2\"\n};\n\nstatic const char * const dsp_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d3_d8\",\n\t\"univpll_d3_d4\",\n\t\"mainpll_d2_d4\",\n\t\"univpll_d3_d2\",\n\t\"mainpll_d2_d2\",\n\t\"univpll_d2_d2\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\",\n\t\"mmpll_d7\",\n\t\"mmpll_d6\",\n\t\"adsppll_d5\",\n\t\"tvdpll_ck\",\n\t\"tvdpll_mainpll_d2_ck\",\n\t\"univpll_d2\",\n\t\"adsppll_d4\"\n};\n\nstatic const char * const dsp1_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d3_d8\",\n\t\"univpll_d3_d4\",\n\t\"mainpll_d2_d4\",\n\t\"univpll_d3_d2\",\n\t\"mainpll_d2_d2\",\n\t\"univpll_d2_d2\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\",\n\t\"mmpll_d7\",\n\t\"mmpll_d6\",\n\t\"adsppll_d5\",\n\t\"tvdpll_ck\",\n\t\"tvdpll_mainpll_d2_ck\",\n\t\"univpll_d2\",\n\t\"adsppll_d4\"\n};\n\nstatic const char * const dsp2_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d3_d8\",\n\t\"univpll_d3_d4\",\n\t\"mainpll_d2_d4\",\n\t\"univpll_d3_d2\",\n\t\"mainpll_d2_d2\",\n\t\"univpll_d2_d2\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\",\n\t\"mmpll_d7\",\n\t\"mmpll_d6\",\n\t\"adsppll_d5\",\n\t\"tvdpll_ck\",\n\t\"tvdpll_mainpll_d2_ck\",\n\t\"univpll_d2\",\n\t\"adsppll_d4\"\n};\n\nstatic const char * const dsp3_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d3_d8\",\n\t\"mainpll_d2_d4\",\n\t\"univpll_d3_d2\",\n\t\"mainpll_d2_d2\",\n\t\"univpll_d2_d2\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\",\n\t\"mmpll_d7\",\n\t\"mmpll_d6\",\n\t\"mainpll_d2\",\n\t\"tvdpll_ck\",\n\t\"tvdpll_mainpll_d2_ck\",\n\t\"univpll_d2\",\n\t\"adsppll_d4\",\n\t\"mmpll_d4\"\n};\n\nstatic const char * const ipu_if_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d3_d8\",\n\t\"univpll_d3_d4\",\n\t\"mainpll_d2_d4\",\n\t\"univpll_d3_d2\",\n\t\"mainpll_d2_d2\",\n\t\"univpll_d2_d2\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\",\n\t\"mmpll_d7\",\n\t\"mmpll_d6\",\n\t\"adsppll_d5\",\n\t\"tvdpll_ck\",\n\t\"tvdpll_mainpll_d2_ck\",\n\t\"univpll_d2\",\n\t\"adsppll_d4\"\n};\n\nstatic const char * const mfg_parents[] = {\n\t\"clk26m\",\n\t\"mfgpll_ck\",\n\t\"univpll_d3\",\n\t\"mainpll_d5\"\n};\n\nstatic const char * const f52m_mfg_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d3_d2\",\n\t\"univpll_d3_d4\",\n\t\"univpll_d3_d8\"\n};\n\nstatic const char * const camtg_parents[] = {\n\t\"clk26m\",\n\t\"univpll_192m_d8\",\n\t\"univpll_d3_d8\",\n\t\"univpll_192m_d4\",\n\t\"univpll_d3_d16\",\n\t\"csw_f26m_ck_d2\",\n\t\"univpll_192m_d16\",\n\t\"univpll_192m_d32\"\n};\n\nstatic const char * const camtg2_parents[] = {\n\t\"clk26m\",\n\t\"univpll_192m_d8\",\n\t\"univpll_d3_d8\",\n\t\"univpll_192m_d4\",\n\t\"univpll_d3_d16\",\n\t\"csw_f26m_ck_d2\",\n\t\"univpll_192m_d16\",\n\t\"univpll_192m_d32\"\n};\n\nstatic const char * const camtg3_parents[] = {\n\t\"clk26m\",\n\t\"univpll_192m_d8\",\n\t\"univpll_d3_d8\",\n\t\"univpll_192m_d4\",\n\t\"univpll_d3_d16\",\n\t\"csw_f26m_ck_d2\",\n\t\"univpll_192m_d16\",\n\t\"univpll_192m_d32\"\n};\n\nstatic const char * const camtg4_parents[] = {\n\t\"clk26m\",\n\t\"univpll_192m_d8\",\n\t\"univpll_d3_d8\",\n\t\"univpll_192m_d4\",\n\t\"univpll_d3_d16\",\n\t\"csw_f26m_ck_d2\",\n\t\"univpll_192m_d16\",\n\t\"univpll_192m_d32\"\n};\n\nstatic const char * const uart_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d3_d8\"\n};\n\nstatic const char * const spi_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d5_d2\",\n\t\"mainpll_d3_d4\",\n\t\"msdcpll_d4\"\n};\n\nstatic const char * const msdc50_hclk_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2_d2\",\n\t\"mainpll_d3_d2\"\n};\n\nstatic const char * const msdc50_0_parents[] = {\n\t\"clk26m\",\n\t\"msdcpll_ck\",\n\t\"msdcpll_d2\",\n\t\"univpll_d2_d4\",\n\t\"mainpll_d3_d2\",\n\t\"univpll_d2_d2\"\n};\n\nstatic const char * const msdc30_1_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d3_d2\",\n\t\"mainpll_d3_d2\",\n\t\"mainpll_d7\",\n\t\"msdcpll_d2\"\n};\n\nstatic const char * const audio_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d5_d4\",\n\t\"mainpll_d7_d4\",\n\t\"mainpll_d2_d16\"\n};\n\nstatic const char * const aud_intbus_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2_d4\",\n\t\"mainpll_d7_d2\"\n};\n\nstatic const char * const fpwrap_ulposc_parents[] = {\n\t\"osc_d10\",\n\t\"clk26m\",\n\t\"osc_d4\",\n\t\"osc_d8\",\n\t\"osc_d16\"\n};\n\nstatic const char * const atb_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2_d2\",\n\t\"mainpll_d5\"\n};\n\nstatic const char * const sspm_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d2_d4\",\n\t\"mainpll_d2_d2\",\n\t\"univpll_d2_d2\",\n\t\"mainpll_d3\"\n};\n\nstatic const char * const dpi0_parents[] = {\n\t\"clk26m\",\n\t\"tvdpll_d2\",\n\t\"tvdpll_d4\",\n\t\"tvdpll_d8\",\n\t\"tvdpll_d16\"\n};\n\nstatic const char * const scam_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d5_d2\"\n};\n\nstatic const char * const disppwm_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d3_d4\",\n\t\"osc_d2\",\n\t\"osc_d4\",\n\t\"osc_d16\"\n};\n\nstatic const char * const usb_top_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d5_d4\",\n\t\"univpll_d3_d4\",\n\t\"univpll_d5_d2\"\n};\n\nstatic const char * const ssusb_top_xhci_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d5_d4\",\n\t\"univpll_d3_d4\",\n\t\"univpll_d5_d2\"\n};\n\nstatic const char * const spm_parents[] = {\n\t\"clk26m\",\n\t\"osc_d8\",\n\t\"mainpll_d2_d8\"\n};\n\nstatic const char * const i2c_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2_d8\",\n\t\"univpll_d5_d2\"\n};\n\nstatic const char * const seninf_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d7\",\n\t\"univpll_d3_d2\",\n\t\"univpll_d2_d2\",\n\t\"mainpll_d3\",\n\t\"mmpll_d4_d2\",\n\t\"mmpll_d7\",\n\t\"mmpll_d6\"\n};\n\nstatic const char * const seninf1_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d7\",\n\t\"univpll_d3_d2\",\n\t\"univpll_d2_d2\",\n\t\"mainpll_d3\",\n\t\"mmpll_d4_d2\",\n\t\"mmpll_d7\",\n\t\"mmpll_d6\"\n};\n\nstatic const char * const seninf2_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d7\",\n\t\"univpll_d3_d2\",\n\t\"univpll_d2_d2\",\n\t\"mainpll_d3\",\n\t\"mmpll_d4_d2\",\n\t\"mmpll_d7\",\n\t\"mmpll_d6\"\n};\n\nstatic const char * const dxcc_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2_d2\",\n\t\"mainpll_d2_d4\",\n\t\"mainpll_d2_d8\"\n};\n\nstatic const char * const aud_engen1_parents[] = {\n\t\"clk26m\",\n\t\"apll1_d2\",\n\t\"apll1_d4\",\n\t\"apll1_d8\"\n};\n\nstatic const char * const aud_engen2_parents[] = {\n\t\"clk26m\",\n\t\"apll2_d2\",\n\t\"apll2_d4\",\n\t\"apll2_d8\"\n};\n\nstatic const char * const faes_ufsfde_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2\",\n\t\"mainpll_d2_d2\",\n\t\"mainpll_d3\",\n\t\"mainpll_d2_d4\",\n\t\"univpll_d3\"\n};\n\nstatic const char * const fufs_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d2_d4\",\n\t\"mainpll_d2_d8\",\n\t\"mainpll_d2_d16\"\n};\n\nstatic const char * const aud_1_parents[] = {\n\t\"clk26m\",\n\t\"apll1_ck\"\n};\n\nstatic const char * const aud_2_parents[] = {\n\t\"clk26m\",\n\t\"apll2_ck\"\n};\n\nstatic const char * const adsp_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d3\",\n\t\"univpll_d2_d4\",\n\t\"univpll_d2\",\n\t\"mmpll_d4\",\n\t\"adsppll_d4\",\n\t\"adsppll_d6\"\n};\n\nstatic const char * const dpmaif_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d2_d4\",\n\t\"mainpll_d3\",\n\t\"mainpll_d2_d2\",\n\t\"univpll_d2_d2\",\n\t\"univpll_d3\"\n};\n\nstatic const char * const venc_parents[] = {\n\t\"clk26m\",\n\t\"mmpll_d7\",\n\t\"mainpll_d3\",\n\t\"univpll_d2_d2\",\n\t\"mainpll_d2_d2\",\n\t\"univpll_d3\",\n\t\"mmpll_d6\",\n\t\"mainpll_d5\",\n\t\"mainpll_d3_d2\",\n\t\"mmpll_d4_d2\",\n\t\"univpll_d2_d4\",\n\t\"mmpll_d5\",\n\t\"univpll_192m_d2\"\n\n};\n\nstatic const char * const vdec_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d2_d4\",\n\t\"mainpll_d3\",\n\t\"univpll_d2_d2\",\n\t\"mainpll_d2_d2\",\n\t\"univpll_d3\",\n\t\"univpll_d5\",\n\t\"univpll_d5_d2\",\n\t\"mainpll_d2\",\n\t\"univpll_d2\",\n\t\"univpll_192m_d2\"\n};\n\nstatic const char * const camtm_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d7\",\n\t\"univpll_d3_d2\",\n\t\"univpll_d2_d2\"\n};\n\nstatic const char * const pwm_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d2_d8\"\n};\n\nstatic const char * const audio_h_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d7\",\n\t\"apll1_ck\",\n\t\"apll2_ck\"\n};\n\nstatic const char * const camtg5_parents[] = {\n\t\"clk26m\",\n\t\"univpll_192m_d8\",\n\t\"univpll_d3_d8\",\n\t\"univpll_192m_d4\",\n\t\"univpll_d3_d16\",\n\t\"csw_f26m_ck_d2\",\n\t\"univpll_192m_d16\",\n\t\"univpll_192m_d32\"\n};\n\n \nstatic const struct mtk_mux top_muxes[] = {\n\t \n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_AXI, \"axi_sel\", axi_parents,\n\t\t\t\t   0x20, 0x24, 0x28, 0, 2, 7,\n\t\t\t\t   0x004, 0, CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_MM, \"mm_sel\", mm_parents,\n\t\t\t     0x20, 0x24, 0x28, 8, 3, 15, 0x004, 1),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SCP, \"scp_sel\", scp_parents,\n\t\t\t     0x20, 0x24, 0x28, 16, 3, 23, 0x004, 2),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_IMG, \"img_sel\", img_parents,\n\t\t\t     0x30, 0x34, 0x38, 0, 3, 7, 0x004, 4),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_IPE, \"ipe_sel\", ipe_parents,\n\t\t\t     0x30, 0x34, 0x38, 8, 3, 15, 0x004, 5),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DPE, \"dpe_sel\", dpe_parents,\n\t\t\t     0x30, 0x34, 0x38, 16, 3, 23, 0x004, 6),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAM, \"cam_sel\", cam_parents,\n\t\t\t     0x30, 0x34, 0x38, 24, 4, 31, 0x004, 7),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CCU, \"ccu_sel\", ccu_parents,\n\t\t\t     0x40, 0x44, 0x48, 0, 4, 7, 0x004, 8),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP, \"dsp_sel\", dsp_parents,\n\t\t\t     0x40, 0x44, 0x48, 8, 4, 15, 0x004, 9),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP1, \"dsp1_sel\", dsp1_parents,\n\t\t\t     0x40, 0x44, 0x48, 16, 4, 23, 0x004, 10),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP2, \"dsp2_sel\", dsp2_parents,\n\t\t\t     0x40, 0x44, 0x48, 24, 4, 31, 0x004, 11),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP3, \"dsp3_sel\", dsp3_parents,\n\t\t\t     0x50, 0x54, 0x58, 0, 4, 7, 0x004, 12),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_IPU_IF, \"ipu_if_sel\", ipu_if_parents,\n\t\t\t     0x50, 0x54, 0x58, 8, 4, 15, 0x004, 13),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_MFG, \"mfg_sel\", mfg_parents,\n\t\t\t     0x50, 0x54, 0x58, 16, 2, 23, 0x004, 14),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_F52M_MFG, \"f52m_mfg_sel\",\n\t\t\t     f52m_mfg_parents, 0x50, 0x54, 0x58,\n\t\t\t     24, 2, 31, 0x004, 15),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG, \"camtg_sel\", camtg_parents,\n\t\t\t     0x60, 0x64, 0x68, 0, 3, 7, 0x004, 16),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG2, \"camtg2_sel\", camtg2_parents,\n\t\t\t     0x60, 0x64, 0x68, 8, 3, 15, 0x004, 17),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG3, \"camtg3_sel\", camtg3_parents,\n\t\t\t     0x60, 0x64, 0x68, 16, 3, 23, 0x004, 18),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG4, \"camtg4_sel\", camtg4_parents,\n\t\t\t     0x60, 0x64, 0x68, 24, 3, 31, 0x004, 19),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_UART, \"uart_sel\", uart_parents,\n\t\t\t     0x70, 0x74, 0x78, 0, 1, 7, 0x004, 20),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SPI, \"spi_sel\", spi_parents,\n\t\t\t     0x70, 0x74, 0x78, 8, 2, 15, 0x004, 21),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_HCLK, \"msdc50_hclk_sel\",\n\t\t\t\t   msdc50_hclk_parents, 0x70, 0x74, 0x78,\n\t\t\t\t   16, 2, 23, 0x004, 22, 0),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0, \"msdc50_0_sel\",\n\t\t\t\t   msdc50_0_parents, 0x70, 0x74, 0x78,\n\t\t\t\t   24, 3, 31, 0x004, 23, 0),\n\t \n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1, \"msdc30_1_sel\",\n\t\t\t\t   msdc30_1_parents, 0x80, 0x84, 0x88,\n\t\t\t\t   0, 3, 7, 0x004, 24, 0),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUD, \"audio_sel\", audio_parents,\n\t\t\t     0x80, 0x84, 0x88, 8, 2, 15, 0x004, 25),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_INTBUS, \"aud_intbus_sel\",\n\t\t\t     aud_intbus_parents, 0x80, 0x84, 0x88,\n\t\t\t     16, 2, 23, 0x004, 26),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_FPWRAP_ULPOSC, \"fpwrap_ulposc_sel\",\n\t\t\t     fpwrap_ulposc_parents, 0x80, 0x84, 0x88,\n\t\t\t     24, 3, 31, 0x004, 27),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_ATB, \"atb_sel\", atb_parents,\n\t\t\t     0x90, 0x94, 0x98, 0, 2, 7, 0x004, 28),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_SSPM, \"sspm_sel\", sspm_parents,\n\t\t\t\t   0x90, 0x94, 0x98, 8, 3, 15,\n\t\t\t\t   0x004, 29, CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DPI0, \"dpi0_sel\", dpi0_parents,\n\t\t\t     0x90, 0x94, 0x98, 16, 3, 23, 0x004, 30),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SCAM, \"scam_sel\", scam_parents,\n\t\t\t     0x90, 0x94, 0x98, 24, 1, 31, 0x004, 0),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DISP_PWM, \"disppwm_sel\",\n\t\t\t     disppwm_parents, 0xa0, 0xa4, 0xa8,\n\t\t\t     0, 3, 7, 0x008, 1),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_USB_TOP, \"usb_top_sel\",\n\t\t\t     usb_top_parents, 0xa0, 0xa4, 0xa8,\n\t\t\t     8, 2, 15, 0x008, 2),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SSUSB_TOP_XHCI, \"ssusb_top_xhci_sel\",\n\t\t\t     ssusb_top_xhci_parents, 0xa0, 0xa4, 0xa8,\n\t\t\t     16, 2, 23, 0x008, 3),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_SPM, \"spm_sel\", spm_parents,\n\t\t\t\t   0xa0, 0xa4, 0xa8, 24, 2, 31,\n\t\t\t\t   0x008, 4, CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_I2C, \"i2c_sel\", i2c_parents,\n\t\t\t     0xb0, 0xb4, 0xb8, 0, 2, 7, 0x008, 5),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF, \"seninf_sel\", seninf_parents,\n\t\t\t     0xb0, 0xb4, 0xb8, 8, 2, 15, 0x008, 6),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF1, \"seninf1_sel\",\n\t\t\t     seninf1_parents, 0xb0, 0xb4, 0xb8,\n\t\t\t     16, 2, 23, 0x008, 7),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF2, \"seninf2_sel\",\n\t\t\t     seninf2_parents, 0xb0, 0xb4, 0xb8,\n\t\t\t     24, 2, 31, 0x008, 8),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DXCC, \"dxcc_sel\", dxcc_parents,\n\t\t\t     0xc0, 0xc4, 0xc8, 0, 2, 7, 0x008, 9),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_ENG1, \"aud_eng1_sel\",\n\t\t\t     aud_engen1_parents, 0xc0, 0xc4, 0xc8,\n\t\t\t     8, 2, 15, 0x008, 10),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_ENG2, \"aud_eng2_sel\",\n\t\t\t     aud_engen2_parents, 0xc0, 0xc4, 0xc8,\n\t\t\t     16, 2, 23, 0x008, 11),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_FAES_UFSFDE, \"faes_ufsfde_sel\",\n\t\t\t     faes_ufsfde_parents, 0xc0, 0xc4, 0xc8,\n\t\t\t     24, 3, 31,\n\t\t\t     0x008, 12),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_FUFS, \"fufs_sel\", fufs_parents,\n\t\t\t     0xd0, 0xd4, 0xd8, 0, 2, 7, 0x008, 13),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_1, \"aud_1_sel\", aud_1_parents,\n\t\t\t     0xd0, 0xd4, 0xd8, 8, 1, 15, 0x008, 14),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_2, \"aud_2_sel\", aud_2_parents,\n\t\t\t     0xd0, 0xd4, 0xd8, 16, 1, 23, 0x008, 15),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_ADSP, \"adsp_sel\", adsp_parents,\n\t\t\t     0xd0, 0xd4, 0xd8, 24, 3, 31, 0x008, 16),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DPMAIF, \"dpmaif_sel\", dpmaif_parents,\n\t\t\t     0xe0, 0xe4, 0xe8, 0, 3, 7, 0x008, 17),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_VENC, \"venc_sel\", venc_parents,\n\t\t\t     0xe0, 0xe4, 0xe8, 8, 4, 15, 0x008, 18),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_VDEC, \"vdec_sel\", vdec_parents,\n\t\t\t     0xe0, 0xe4, 0xe8, 16, 4, 23, 0x008, 19),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTM, \"camtm_sel\", camtm_parents,\n\t\t\t     0xe0, 0xe4, 0xe8, 24, 2, 31, 0x004, 20),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_PWM, \"pwm_sel\", pwm_parents,\n\t\t\t     0xf0, 0xf4, 0xf8, 0, 1, 7, 0x008, 21),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_H, \"audio_h_sel\",\n\t\t\t     audio_h_parents, 0xf0, 0xf4, 0xf8,\n\t\t\t     8, 2, 15, 0x008, 22),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG5, \"camtg5_sel\", camtg5_parents,\n\t\t\t     0xf0, 0xf4, 0xf8, 24, 3, 31, 0x008, 24),\n};\n\nstatic const char * const i2s0_m_ck_parents[] = {\n\t\"aud_1_sel\",\n\t\"aud_2_sel\"\n};\n\nstatic const char * const i2s1_m_ck_parents[] = {\n\t\"aud_1_sel\",\n\t\"aud_2_sel\"\n};\n\nstatic const char * const i2s2_m_ck_parents[] = {\n\t\"aud_1_sel\",\n\t\"aud_2_sel\"\n};\n\nstatic const char * const i2s3_m_ck_parents[] = {\n\t\"aud_1_sel\",\n\t\"aud_2_sel\"\n};\n\nstatic const char * const i2s4_m_ck_parents[] = {\n\t\"aud_1_sel\",\n\t\"aud_2_sel\"\n};\n\nstatic const char * const i2s5_m_ck_parents[] = {\n\t\"aud_1_sel\",\n\t\"aud_2_sel\"\n};\n\nstatic const struct mtk_composite top_aud_muxes[] = {\n\tMUX(CLK_TOP_I2S0_M_SEL, \"i2s0_m_ck_sel\", i2s0_m_ck_parents,\n\t    0x320, 8, 1),\n\tMUX(CLK_TOP_I2S1_M_SEL, \"i2s1_m_ck_sel\", i2s1_m_ck_parents,\n\t    0x320, 9, 1),\n\tMUX(CLK_TOP_I2S2_M_SEL, \"i2s2_m_ck_sel\", i2s2_m_ck_parents,\n\t    0x320, 10, 1),\n\tMUX(CLK_TOP_I2S3_M_SEL, \"i2s3_m_ck_sel\", i2s3_m_ck_parents,\n\t    0x320, 11, 1),\n\tMUX(CLK_TOP_I2S4_M_SEL, \"i2s4_m_ck_sel\", i2s4_m_ck_parents,\n\t    0x320, 12, 1),\n\tMUX(CLK_TOP_I2S5_M_SEL, \"i2s5_m_ck_sel\", i2s5_m_ck_parents,\n\t    0x328, 20, 1),\n};\n\nstatic struct mtk_composite top_aud_divs[] = {\n\tDIV_GATE(CLK_TOP_APLL12_DIV0, \"apll12_div0\", \"i2s0_m_ck_sel\",\n\t\t 0x320, 2, 0x324, 8, 0),\n\tDIV_GATE(CLK_TOP_APLL12_DIV1, \"apll12_div1\", \"i2s1_m_ck_sel\",\n\t\t 0x320, 3, 0x324, 8, 8),\n\tDIV_GATE(CLK_TOP_APLL12_DIV2, \"apll12_div2\", \"i2s2_m_ck_sel\",\n\t\t 0x320, 4, 0x324, 8, 16),\n\tDIV_GATE(CLK_TOP_APLL12_DIV3, \"apll12_div3\", \"i2s3_m_ck_sel\",\n\t\t 0x320, 5, 0x324, 8, 24),\n\tDIV_GATE(CLK_TOP_APLL12_DIV4, \"apll12_div4\", \"i2s4_m_ck_sel\",\n\t\t 0x320, 6, 0x328, 8, 0),\n\tDIV_GATE(CLK_TOP_APLL12_DIVB, \"apll12_divb\", \"apll12_div4\",\n\t\t 0x320, 7, 0x328, 8, 8),\n\tDIV_GATE(CLK_TOP_APLL12_DIV5, \"apll12_div5\", \"i2s5_m_ck_sel\",\n\t\t 0x328, 16, 0x328, 4, 28),\n};\n\nstatic const struct mtk_gate_regs infra0_cg_regs = {\n\t.set_ofs = 0x80,\n\t.clr_ofs = 0x84,\n\t.sta_ofs = 0x90,\n};\n\nstatic const struct mtk_gate_regs infra1_cg_regs = {\n\t.set_ofs = 0x88,\n\t.clr_ofs = 0x8c,\n\t.sta_ofs = 0x94,\n};\n\nstatic const struct mtk_gate_regs infra2_cg_regs = {\n\t.set_ofs = 0xa4,\n\t.clr_ofs = 0xa8,\n\t.sta_ofs = 0xac,\n};\n\nstatic const struct mtk_gate_regs infra3_cg_regs = {\n\t.set_ofs = 0xc0,\n\t.clr_ofs = 0xc4,\n\t.sta_ofs = 0xc8,\n};\n\n#define GATE_INFRA0(_id, _name, _parent, _shift)\t\t\\\n\tGATE_MTK(_id, _name, _parent, &infra0_cg_regs, _shift,\t\\\n\t\t&mtk_clk_gate_ops_setclr)\n#define GATE_INFRA1(_id, _name, _parent, _shift)\t\t\\\n\tGATE_MTK(_id, _name, _parent, &infra1_cg_regs, _shift,\t\\\n\t\t&mtk_clk_gate_ops_setclr)\n#define GATE_INFRA2(_id, _name, _parent, _shift)\t\t\\\n\tGATE_MTK(_id, _name, _parent, &infra2_cg_regs, _shift,\t\\\n\t\t&mtk_clk_gate_ops_setclr)\n#define GATE_INFRA3(_id, _name, _parent, _shift)\t\t\\\n\tGATE_MTK(_id, _name, _parent, &infra3_cg_regs, _shift,\t\\\n\t\t&mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate infra_clks[] = {\n\tGATE_DUMMY(CLK_DUMMY, \"ifa_dummy\"),\n\t \n\tGATE_INFRA0(CLK_INFRA_PMIC_TMR, \"infra_pmic_tmr\",\n\t\t    \"axi_sel\", 0),\n\tGATE_INFRA0(CLK_INFRA_PMIC_AP, \"infra_pmic_ap\",\n\t\t    \"axi_sel\", 1),\n\tGATE_INFRA0(CLK_INFRA_PMIC_MD, \"infra_pmic_md\",\n\t\t    \"axi_sel\", 2),\n\tGATE_INFRA0(CLK_INFRA_PMIC_CONN, \"infra_pmic_conn\",\n\t\t    \"axi_sel\", 3),\n\tGATE_INFRA0(CLK_INFRA_SCPSYS, \"infra_scp\",\n\t\t    \"axi_sel\", 4),\n\tGATE_INFRA0(CLK_INFRA_SEJ, \"infra_sej\",\n\t\t    \"f_f26m_ck\", 5),\n\tGATE_INFRA0(CLK_INFRA_APXGPT, \"infra_apxgpt\",\n\t\t    \"axi_sel\", 6),\n\tGATE_INFRA0(CLK_INFRA_ICUSB, \"infra_icusb\",\n\t\t    \"axi_sel\", 8),\n\tGATE_INFRA0(CLK_INFRA_GCE, \"infra_gce\",\n\t\t    \"axi_sel\", 9),\n\tGATE_INFRA0(CLK_INFRA_THERM, \"infra_therm\",\n\t\t    \"axi_sel\", 10),\n\tGATE_INFRA0(CLK_INFRA_I2C0, \"infra_i2c0\",\n\t\t    \"i2c_sel\", 11),\n\tGATE_INFRA0(CLK_INFRA_I2C1, \"infra_i2c1\",\n\t\t    \"i2c_sel\", 12),\n\tGATE_INFRA0(CLK_INFRA_I2C2, \"infra_i2c2\",\n\t\t    \"i2c_sel\", 13),\n\tGATE_INFRA0(CLK_INFRA_I2C3, \"infra_i2c3\",\n\t\t    \"i2c_sel\", 14),\n\tGATE_INFRA0(CLK_INFRA_PWM_HCLK, \"infra_pwm_hclk\",\n\t\t    \"pwm_sel\", 15),\n\tGATE_INFRA0(CLK_INFRA_PWM1, \"infra_pwm1\",\n\t\t    \"pwm_sel\", 16),\n\tGATE_INFRA0(CLK_INFRA_PWM2, \"infra_pwm2\",\n\t\t    \"pwm_sel\", 17),\n\tGATE_INFRA0(CLK_INFRA_PWM3, \"infra_pwm3\",\n\t\t    \"pwm_sel\", 18),\n\tGATE_INFRA0(CLK_INFRA_PWM4, \"infra_pwm4\",\n\t\t    \"pwm_sel\", 19),\n\tGATE_INFRA0(CLK_INFRA_PWM, \"infra_pwm\",\n\t\t    \"pwm_sel\", 21),\n\tGATE_INFRA0(CLK_INFRA_UART0, \"infra_uart0\",\n\t\t    \"uart_sel\", 22),\n\tGATE_INFRA0(CLK_INFRA_UART1, \"infra_uart1\",\n\t\t    \"uart_sel\", 23),\n\tGATE_INFRA0(CLK_INFRA_UART2, \"infra_uart2\",\n\t\t    \"uart_sel\", 24),\n\tGATE_INFRA0(CLK_INFRA_UART3, \"infra_uart3\",\n\t\t    \"uart_sel\", 25),\n\tGATE_INFRA0(CLK_INFRA_GCE_26M, \"infra_gce_26m\",\n\t\t    \"axi_sel\", 27),\n\tGATE_INFRA0(CLK_INFRA_CQ_DMA_FPC, \"infra_cqdma_fpc\",\n\t\t    \"axi_sel\", 28),\n\tGATE_INFRA0(CLK_INFRA_BTIF, \"infra_btif\",\n\t\t    \"axi_sel\", 31),\n\t \n\tGATE_INFRA1(CLK_INFRA_SPI0, \"infra_spi0\",\n\t\t    \"spi_sel\", 1),\n\tGATE_INFRA1(CLK_INFRA_MSDC0, \"infra_msdc0\",\n\t\t    \"msdc50_hclk_sel\", 2),\n\tGATE_INFRA1(CLK_INFRA_MSDC1, \"infra_msdc1\",\n\t\t    \"axi_sel\", 4),\n\tGATE_INFRA1(CLK_INFRA_MSDC2, \"infra_msdc2\",\n\t\t    \"axi_sel\", 5),\n\tGATE_INFRA1(CLK_INFRA_MSDC0_SCK, \"infra_msdc0_sck\",\n\t\t    \"msdc50_0_sel\", 6),\n\tGATE_INFRA1(CLK_INFRA_DVFSRC, \"infra_dvfsrc\",\n\t\t    \"f_f26m_ck\", 7),\n\tGATE_INFRA1(CLK_INFRA_GCPU, \"infra_gcpu\",\n\t\t    \"axi_sel\", 8),\n\tGATE_INFRA1(CLK_INFRA_TRNG, \"infra_trng\",\n\t\t    \"axi_sel\", 9),\n\tGATE_INFRA1(CLK_INFRA_AUXADC, \"infra_auxadc\",\n\t\t    \"f_f26m_ck\", 10),\n\tGATE_INFRA1(CLK_INFRA_CPUM, \"infra_cpum\",\n\t\t    \"axi_sel\", 11),\n\tGATE_INFRA1(CLK_INFRA_CCIF1_AP, \"infra_ccif1_ap\",\n\t\t    \"axi_sel\", 12),\n\tGATE_INFRA1(CLK_INFRA_CCIF1_MD, \"infra_ccif1_md\",\n\t\t    \"axi_sel\", 13),\n\tGATE_INFRA1(CLK_INFRA_AUXADC_MD, \"infra_auxadc_md\",\n\t\t    \"f_f26m_ck\", 14),\n\tGATE_INFRA1(CLK_INFRA_MSDC1_SCK, \"infra_msdc1_sck\",\n\t\t    \"msdc30_1_sel\", 16),\n\tGATE_INFRA1(CLK_INFRA_MSDC2_SCK, \"infra_msdc2_sck\",\n\t\t    \"msdc30_2_sel\", 17),\n\tGATE_INFRA1(CLK_INFRA_AP_DMA, \"infra_apdma\",\n\t\t    \"axi_sel\", 18),\n\tGATE_INFRA1(CLK_INFRA_XIU, \"infra_xiu\",\n\t\t    \"axi_sel\", 19),\n\tGATE_INFRA1(CLK_INFRA_DEVICE_APC, \"infra_device_apc\",\n\t\t    \"axi_sel\", 20),\n\tGATE_INFRA1(CLK_INFRA_CCIF_AP, \"infra_ccif_ap\",\n\t\t    \"axi_sel\", 23),\n\tGATE_INFRA1(CLK_INFRA_DEBUGSYS, \"infra_debugsys\",\n\t\t    \"axi_sel\", 24),\n\tGATE_INFRA1(CLK_INFRA_AUD, \"infra_audio\",\n\t\t    \"axi_sel\", 25),\n\tGATE_INFRA1(CLK_INFRA_CCIF_MD, \"infra_ccif_md\",\n\t\t    \"axi_sel\", 26),\n\tGATE_INFRA1(CLK_INFRA_DXCC_SEC_CORE, \"infra_dxcc_sec_core\",\n\t\t    \"dxcc_sel\", 27),\n\tGATE_INFRA1(CLK_INFRA_DXCC_AO, \"infra_dxcc_ao\",\n\t\t    \"dxcc_sel\", 28),\n\tGATE_INFRA1(CLK_INFRA_DEVMPU_BCLK, \"infra_devmpu_bclk\",\n\t\t    \"axi_sel\", 30),\n\tGATE_INFRA1(CLK_INFRA_DRAMC_F26M, \"infra_dramc_f26m\",\n\t\t    \"f_f26m_ck\", 31),\n\t \n\tGATE_INFRA2(CLK_INFRA_IRTX, \"infra_irtx\",\n\t\t    \"f_f26m_ck\", 0),\n\tGATE_INFRA2(CLK_INFRA_USB, \"infra_usb\",\n\t\t    \"usb_top_sel\", 1),\n\tGATE_INFRA2(CLK_INFRA_DISP_PWM, \"infra_disppwm\",\n\t\t    \"axi_sel\", 2),\n\tGATE_INFRA2(CLK_INFRA_AUD_26M_BCLK,\n\t\t    \"infracfg_ao_audio_26m_bclk\", \"f_f26m_ck\", 4),\n\tGATE_INFRA2(CLK_INFRA_SPI1, \"infra_spi1\",\n\t\t    \"spi_sel\", 6),\n\tGATE_INFRA2(CLK_INFRA_I2C4, \"infra_i2c4\",\n\t\t    \"i2c_sel\", 7),\n\tGATE_INFRA2(CLK_INFRA_MODEM_TEMP_SHARE, \"infra_md_tmp_share\",\n\t\t    \"f_f26m_ck\", 8),\n\tGATE_INFRA2(CLK_INFRA_SPI2, \"infra_spi2\",\n\t\t    \"spi_sel\", 9),\n\tGATE_INFRA2(CLK_INFRA_SPI3, \"infra_spi3\",\n\t\t    \"spi_sel\", 10),\n\tGATE_INFRA2(CLK_INFRA_UNIPRO_SCK, \"infra_unipro_sck\",\n\t\t    \"fufs_sel\", 11),\n\tGATE_INFRA2(CLK_INFRA_UNIPRO_TICK, \"infra_unipro_tick\",\n\t\t    \"fufs_sel\", 12),\n\tGATE_INFRA2(CLK_INFRA_UFS_MP_SAP_BCLK, \"infra_ufs_mp_sap_bck\",\n\t\t    \"fufs_sel\", 13),\n\tGATE_INFRA2(CLK_INFRA_MD32_BCLK, \"infra_md32_bclk\",\n\t\t    \"axi_sel\", 14),\n\tGATE_INFRA2(CLK_INFRA_UNIPRO_MBIST, \"infra_unipro_mbist\",\n\t\t    \"axi_sel\", 16),\n\tGATE_INFRA2(CLK_INFRA_SSPM_BUS_HCLK, \"infra_sspm_bus_hclk\",\n\t\t    \"axi_sel\", 17),\n\tGATE_INFRA2(CLK_INFRA_I2C5, \"infra_i2c5\",\n\t\t    \"i2c_sel\", 18),\n\tGATE_INFRA2(CLK_INFRA_I2C5_ARBITER, \"infra_i2c5_arbiter\",\n\t\t    \"i2c_sel\", 19),\n\tGATE_INFRA2(CLK_INFRA_I2C5_IMM, \"infra_i2c5_imm\",\n\t\t    \"i2c_sel\", 20),\n\tGATE_INFRA2(CLK_INFRA_I2C1_ARBITER, \"infra_i2c1_arbiter\",\n\t\t    \"i2c_sel\", 21),\n\tGATE_INFRA2(CLK_INFRA_I2C1_IMM, \"infra_i2c1_imm\",\n\t\t    \"i2c_sel\", 22),\n\tGATE_INFRA2(CLK_INFRA_I2C2_ARBITER, \"infra_i2c2_arbiter\",\n\t\t    \"i2c_sel\", 23),\n\tGATE_INFRA2(CLK_INFRA_I2C2_IMM, \"infra_i2c2_imm\",\n\t\t    \"i2c_sel\", 24),\n\tGATE_INFRA2(CLK_INFRA_SPI4, \"infra_spi4\",\n\t\t    \"spi_sel\", 25),\n\tGATE_INFRA2(CLK_INFRA_SPI5, \"infra_spi5\",\n\t\t    \"spi_sel\", 26),\n\tGATE_INFRA2(CLK_INFRA_CQ_DMA, \"infra_cqdma\",\n\t\t    \"axi_sel\", 27),\n\tGATE_INFRA2(CLK_INFRA_UFS, \"infra_ufs\",\n\t\t    \"fufs_sel\", 28),\n\tGATE_INFRA2(CLK_INFRA_AES_UFSFDE, \"infra_aes_ufsfde\",\n\t\t    \"faes_ufsfde_sel\", 29),\n\tGATE_INFRA2(CLK_INFRA_UFS_TICK, \"infra_ufs_tick\",\n\t\t    \"fufs_sel\", 30),\n\tGATE_INFRA2(CLK_INFRA_SSUSB_XHCI, \"infra_ssusb_xhci\",\n\t\t    \"ssusb_top_xhci_sel\", 31),\n\t \n\tGATE_INFRA3(CLK_INFRA_MSDC0_SELF, \"infra_msdc0_self\",\n\t\t    \"msdc50_0_sel\", 0),\n\tGATE_INFRA3(CLK_INFRA_MSDC1_SELF, \"infra_msdc1_self\",\n\t\t    \"msdc50_0_sel\", 1),\n\tGATE_INFRA3(CLK_INFRA_MSDC2_SELF, \"infra_msdc2_self\",\n\t\t    \"msdc50_0_sel\", 2),\n\tGATE_INFRA3(CLK_INFRA_SSPM_26M_SELF, \"infra_sspm_26m_self\",\n\t\t    \"f_f26m_ck\", 3),\n\tGATE_INFRA3(CLK_INFRA_SSPM_32K_SELF, \"infra_sspm_32k_self\",\n\t\t    \"f_f26m_ck\", 4),\n\tGATE_INFRA3(CLK_INFRA_UFS_AXI, \"infra_ufs_axi\",\n\t\t    \"axi_sel\", 5),\n\tGATE_INFRA3(CLK_INFRA_I2C6, \"infra_i2c6\",\n\t\t    \"i2c_sel\", 6),\n\tGATE_INFRA3(CLK_INFRA_AP_MSDC0, \"infra_ap_msdc0\",\n\t\t    \"msdc50_hclk_sel\", 7),\n\tGATE_INFRA3(CLK_INFRA_MD_MSDC0, \"infra_md_msdc0\",\n\t\t    \"msdc50_hclk_sel\", 8),\n\tGATE_INFRA3(CLK_INFRA_CCIF2_AP, \"infra_ccif2_ap\",\n\t\t    \"axi_sel\", 16),\n\tGATE_INFRA3(CLK_INFRA_CCIF2_MD, \"infra_ccif2_md\",\n\t\t    \"axi_sel\", 17),\n\tGATE_INFRA3(CLK_INFRA_CCIF3_AP, \"infra_ccif3_ap\",\n\t\t    \"axi_sel\", 18),\n\tGATE_INFRA3(CLK_INFRA_CCIF3_MD, \"infra_ccif3_md\",\n\t\t    \"axi_sel\", 19),\n\tGATE_INFRA3(CLK_INFRA_SEJ_F13M, \"infra_sej_f13m\",\n\t\t    \"f_f26m_ck\", 20),\n\tGATE_INFRA3(CLK_INFRA_AES_BCLK, \"infra_aes_bclk\",\n\t\t    \"axi_sel\", 21),\n\tGATE_INFRA3(CLK_INFRA_I2C7, \"infra_i2c7\",\n\t\t    \"i2c_sel\", 22),\n\tGATE_INFRA3(CLK_INFRA_I2C8, \"infra_i2c8\",\n\t\t    \"i2c_sel\", 23),\n\tGATE_INFRA3(CLK_INFRA_FBIST2FPC, \"infra_fbist2fpc\",\n\t\t    \"msdc50_0_sel\", 24),\n\tGATE_INFRA3(CLK_INFRA_DPMAIF_CK, \"infra_dpmaif\",\n\t\t    \"dpmaif_sel\", 26),\n\tGATE_INFRA3(CLK_INFRA_FADSP, \"infra_fadsp\",\n\t\t    \"adsp_sel\", 27),\n\tGATE_INFRA3(CLK_INFRA_CCIF4_AP, \"infra_ccif4_ap\",\n\t\t    \"axi_sel\", 28),\n\tGATE_INFRA3(CLK_INFRA_CCIF4_MD, \"infra_ccif4_md\",\n\t\t    \"axi_sel\", 29),\n\tGATE_INFRA3(CLK_INFRA_SPI6, \"infra_spi6\",\n\t\t    \"spi_sel\", 30),\n\tGATE_INFRA3(CLK_INFRA_SPI7, \"infra_spi7\",\n\t\t    \"spi_sel\", 31),\n};\n\nstatic const struct mtk_gate_regs apmixed_cg_regs = {\n\t.set_ofs = 0x20,\n\t.clr_ofs = 0x20,\n\t.sta_ofs = 0x20,\n};\n\n#define GATE_APMIXED_FLAGS(_id, _name, _parent, _shift, _flags)\t\\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &apmixed_cg_regs,\t\t\\\n\t\t_shift, &mtk_clk_gate_ops_no_setclr_inv, _flags)\n\n#define GATE_APMIXED(_id, _name, _parent, _shift)\t\\\n\tGATE_APMIXED_FLAGS(_id, _name, _parent, _shift,\t0)\n\n \nstatic const struct mtk_gate apmixed_clks[] = {\n\tGATE_APMIXED(CLK_APMIXED_SSUSB26M, \"apmixed_ssusb26m\",\n\t\t     \"f_f26m_ck\", 4),\n\tGATE_APMIXED_FLAGS(CLK_APMIXED_APPLL26M, \"apmixed_appll26m\",\n\t\t\t   \"f_f26m_ck\", 5, CLK_IS_CRITICAL),\n\tGATE_APMIXED(CLK_APMIXED_MIPIC0_26M, \"apmixed_mipic026m\",\n\t\t     \"f_f26m_ck\", 6),\n\tGATE_APMIXED(CLK_APMIXED_MDPLLGP26M, \"apmixed_mdpll26m\",\n\t\t     \"f_f26m_ck\", 7),\n\tGATE_APMIXED(CLK_APMIXED_MM_F26M, \"apmixed_mmsys26m\",\n\t\t     \"f_f26m_ck\", 8),\n\tGATE_APMIXED(CLK_APMIXED_UFS26M, \"apmixed_ufs26m\",\n\t\t     \"f_f26m_ck\", 9),\n\tGATE_APMIXED(CLK_APMIXED_MIPIC1_26M, \"apmixed_mipic126m\",\n\t\t     \"f_f26m_ck\", 11),\n\tGATE_APMIXED(CLK_APMIXED_MEMPLL26M, \"apmixed_mempll26m\",\n\t\t     \"f_f26m_ck\", 13),\n\tGATE_APMIXED(CLK_APMIXED_CLKSQ_LVPLL_26M, \"apmixed_lvpll26m\",\n\t\t     \"f_f26m_ck\", 14),\n\tGATE_APMIXED(CLK_APMIXED_MIPID0_26M, \"apmixed_mipid026m\",\n\t\t     \"f_f26m_ck\", 16),\n\tGATE_APMIXED(CLK_APMIXED_MIPID1_26M, \"apmixed_mipid126m\",\n\t\t     \"f_f26m_ck\", 17),\n};\n\n#define MT6779_PLL_FMAX\t\t(3800UL * MHZ)\n#define MT6779_PLL_FMIN\t\t(1500UL * MHZ)\n\n#define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags,\t\t\\\n\t\t\t_rst_bar_mask, _pcwbits, _pcwibits, _pd_reg,\t\\\n\t\t\t_pd_shift, _tuner_reg,  _tuner_en_reg,\t\t\\\n\t\t\t_tuner_en_bit, _pcw_reg, _pcw_shift,\t\t\\\n\t\t\t_pcw_chg_reg, _div_table) {\t\t\t\\\n\t\t.id = _id,\t\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\t\\\n\t\t.reg = _reg,\t\t\t\t\t\t\\\n\t\t.pwr_reg = _pwr_reg,\t\t\t\t\t\\\n\t\t.en_mask = _en_mask,\t\t\t\t\t\\\n\t\t.flags = _flags,\t\t\t\t\t\\\n\t\t.rst_bar_mask = _rst_bar_mask,\t\t\t\t\\\n\t\t.fmax = MT6779_PLL_FMAX,\t\t\t\t\\\n\t\t.fmin = MT6779_PLL_FMIN,\t\t\t\t\\\n\t\t.pcwbits = _pcwbits,\t\t\t\t\t\\\n\t\t.pcwibits = _pcwibits,\t\t\t\t\t\\\n\t\t.pd_reg = _pd_reg,\t\t\t\t\t\\\n\t\t.pd_shift = _pd_shift,\t\t\t\t\t\\\n\t\t.tuner_reg = _tuner_reg,\t\t\t\t\\\n\t\t.tuner_en_reg = _tuner_en_reg,\t\t\t\t\\\n\t\t.tuner_en_bit = _tuner_en_bit,\t\t\t\t\\\n\t\t.pcw_reg = _pcw_reg,\t\t\t\t\t\\\n\t\t.pcw_shift = _pcw_shift,\t\t\t\t\\\n\t\t.pcw_chg_reg = _pcw_chg_reg,\t\t\t\t\\\n\t\t.div_table = _div_table,\t\t\t\t\\\n\t}\n\n#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags,\t\t\\\n\t\t\t_rst_bar_mask, _pcwbits, _pcwibits, _pd_reg,\t\\\n\t\t\t_pd_shift, _tuner_reg, _tuner_en_reg,\t\t\\\n\t\t\t_tuner_en_bit, _pcw_reg, _pcw_shift,\t\t\\\n\t\t\t_pcw_chg_reg)\t\t\t\t\t\\\n\t\tPLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags,\t\\\n\t\t\t_rst_bar_mask, _pcwbits, _pcwibits, _pd_reg,\t\\\n\t\t\t_pd_shift, _tuner_reg, _tuner_en_reg,\t\t\\\n\t\t\t_tuner_en_bit, _pcw_reg, _pcw_shift,\t\t\\\n\t\t\t_pcw_chg_reg, NULL)\n\nstatic const struct mtk_pll_data plls[] = {\n\tPLL(CLK_APMIXED_ARMPLL_LL, \"armpll_ll\", 0x0200, 0x020C, 0,\n\t    PLL_AO, 0, 22, 8, 0x0204, 24, 0, 0, 0, 0x0204, 0, 0),\n\tPLL(CLK_APMIXED_ARMPLL_BL, \"armpll_bl\", 0x0210, 0x021C, 0,\n\t    PLL_AO, 0, 22, 8, 0x0214, 24, 0, 0, 0, 0x0214, 0, 0),\n\tPLL(CLK_APMIXED_CCIPLL, \"ccipll\", 0x02A0, 0x02AC, 0,\n\t    PLL_AO, 0, 22, 8, 0x02A4, 24, 0, 0, 0, 0x02A4, 0, 0),\n\tPLL(CLK_APMIXED_MAINPLL, \"mainpll\", 0x0230, 0x023C, 0,\n\t    (HAVE_RST_BAR), BIT(24), 22, 8, 0x0234, 24, 0, 0, 0,\n\t    0x0234, 0, 0),\n\tPLL(CLK_APMIXED_UNIV2PLL, \"univ2pll\", 0x0240, 0x024C, 0,\n\t    (HAVE_RST_BAR), BIT(24), 22, 8, 0x0244, 24,\n\t    0, 0, 0, 0x0244, 0, 0),\n\tPLL(CLK_APMIXED_MFGPLL, \"mfgpll\", 0x0250, 0x025C, 0,\n\t    0, 0, 22, 8, 0x0254, 24, 0, 0, 0, 0x0254, 0, 0),\n\tPLL(CLK_APMIXED_MSDCPLL, \"msdcpll\", 0x0260, 0x026C, 0,\n\t    0, 0, 22, 8, 0x0264, 24, 0, 0, 0, 0x0264, 0, 0),\n\tPLL(CLK_APMIXED_TVDPLL, \"tvdpll\", 0x0270, 0x027C, 0,\n\t    0, 0, 22, 8, 0x0274, 24, 0, 0, 0, 0x0274, 0, 0),\n\tPLL(CLK_APMIXED_ADSPPLL, \"adsppll\", 0x02b0, 0x02bC, 0,\n\t    (HAVE_RST_BAR), BIT(23), 22, 8, 0x02b4, 24,\n\t    0, 0, 0, 0x02b4, 0, 0),\n\tPLL(CLK_APMIXED_MMPLL, \"mmpll\", 0x0280, 0x028C, 0,\n\t    (HAVE_RST_BAR), BIT(23), 22, 8, 0x0284, 24,\n\t    0, 0, 0, 0x0284, 0, 0),\n\tPLL(CLK_APMIXED_APLL1, \"apll1\", 0x02C0, 0x02D0, 0,\n\t    0, 0, 32, 8, 0x02C0, 1, 0, 0x14, 0, 0x02C4, 0, 0x2C0),\n\tPLL(CLK_APMIXED_APLL2, \"apll2\", 0x02D4, 0x02E4, 0,\n\t    0, 0, 32, 8, 0x02D4, 1, 0, 0x14, 1, 0x02D8, 0, 0x02D4),\n};\n\nstatic int clk_mt6779_apmixed_probe(struct platform_device *pdev)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct device_node *node = pdev->dev.of_node;\n\n\tclk_data = mtk_alloc_clk_data(CLK_APMIXED_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tmtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);\n\n\tmtk_clk_register_gates(&pdev->dev, node, apmixed_clks,\n\t\t\t       ARRAY_SIZE(apmixed_clks), clk_data);\n\n\treturn of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n}\n\nstatic int clk_mt6779_top_probe(struct platform_device *pdev)\n{\n\tvoid __iomem *base;\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct device_node *node = pdev->dev.of_node;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tclk_data = mtk_alloc_clk_data(CLK_TOP_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tmtk_clk_register_fixed_clks(top_fixed_clks, ARRAY_SIZE(top_fixed_clks),\n\t\t\t\t    clk_data);\n\n\tmtk_clk_register_factors(top_divs, ARRAY_SIZE(top_divs), clk_data);\n\n\tmtk_clk_register_muxes(&pdev->dev, top_muxes,\n\t\t\t       ARRAY_SIZE(top_muxes), node,\n\t\t\t       &mt6779_clk_lock, clk_data);\n\n\tmtk_clk_register_composites(&pdev->dev, top_aud_muxes,\n\t\t\t\t    ARRAY_SIZE(top_aud_muxes), base,\n\t\t\t\t    &mt6779_clk_lock, clk_data);\n\n\tmtk_clk_register_composites(&pdev->dev, top_aud_divs,\n\t\t\t\t    ARRAY_SIZE(top_aud_divs), base,\n\t\t\t\t    &mt6779_clk_lock, clk_data);\n\n\treturn of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n}\n\nstatic const struct of_device_id of_match_clk_mt6779[] = {\n\t{\n\t\t.compatible = \"mediatek,mt6779-apmixed\",\n\t\t.data = clk_mt6779_apmixed_probe,\n\t}, {\n\t\t.compatible = \"mediatek,mt6779-topckgen\",\n\t\t.data = clk_mt6779_top_probe,\n\t}, {\n\t\t \n\t}\n};\n\nstatic int clk_mt6779_probe(struct platform_device *pdev)\n{\n\tint (*clk_probe)(struct platform_device *pdev);\n\tint r;\n\n\tclk_probe = of_device_get_match_data(&pdev->dev);\n\tif (!clk_probe)\n\t\treturn -EINVAL;\n\n\tr = clk_probe(pdev);\n\tif (r)\n\t\tdev_err(&pdev->dev,\n\t\t\t\"could not register clock provider: %s: %d\\n\",\n\t\t\tpdev->name, r);\n\n\treturn r;\n}\n\nstatic const struct mtk_clk_desc infra_desc = {\n\t.clks = infra_clks,\n\t.num_clks = ARRAY_SIZE(infra_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt6779_infra[] = {\n\t{ .compatible = \"mediatek,mt6779-infracfg_ao\", .data = &infra_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt6779);\n\nstatic struct platform_driver clk_mt6779_infra_drv  = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt6779-infra\",\n\t\t.of_match_table = of_match_clk_mt6779_infra,\n\t},\n};\n\nstatic struct platform_driver clk_mt6779_drv = {\n\t.probe = clk_mt6779_probe,\n\t.driver = {\n\t\t.name = \"clk-mt6779\",\n\t\t.of_match_table = of_match_clk_mt6779,\n\t},\n};\n\nstatic int __init clk_mt6779_init(void)\n{\n\tint ret = platform_driver_register(&clk_mt6779_drv);\n\n\tif (ret)\n\t\treturn ret;\n\treturn platform_driver_register(&clk_mt6779_infra_drv);\n}\n\narch_initcall(clk_mt6779_init);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}