-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             dirren@lapsrv6.epfl.ch                              
-- Generated date:           Wed Mar 08 15:22:29 CET 2023                        

Solution Settings: main.v2
  Current state: extract
  Project: Catapult_example
  
  Design Input Files Specified
    $PROJECT_HOME/Catapult_example/example.cpp
      $MGC_HOME/shared/include/ac_std_float.h
        $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_fixed.h
            $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/ac_channel.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /main/core                          2       1          2            1  0          
    Design Total:                       2       1          2            1  0          
    
  Bill Of Materials (Datapath)
    Component Name                 Area Score Delay Post Alloc Post Assign 
    ------------------------------ ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                      
    ccs_out(4,32)                       0.000 0.000          1           1 
    [Lib: mgc_ioport]                                                      
    mgc_io_sync(0)                      0.000 0.000          1           1 
    [Lib: nangate-45nm_beh]                                                
    mgc_not(1,1)                        0.529 0.006          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0,4)        6.375 0.087          0           1 
                                                                           
    TOTAL AREA (After Assignment):      6.904                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:      0.0          23.9            23.9        
    Total Reg:             0.0          22.4  (94%)     22.4  (94%) 
                                                                    
    DataPath:              0.0           6.9  (29%)      6.9  (29%) 
      MUX:                 0.0           0.0             0.0        
      FUNC:                0.0           0.0             0.0        
      LOGIC:               0.0           0.5   (8%)      0.5   (8%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           6.4  (92%)      6.4  (92%) 
                                                                    
    
    FSM:                   0.0          17.0  (71%)     17.0  (71%) 
      FSM-REG:             0.0          16.0  (94%)     16.0  (94%) 
      FSM-COMB:            0.0           1.0   (6%)      1.0   (6%) 
                                                                    
    
  Register-to-Variable Mappings
    Register                 Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------ ---------- -------------- ----------- -----------------------------------------------------
    return:rsc.triosy:obj.ld          1                            return:rsc.triosy:obj.ld                              
                                                                                                                         
    Total:                            1              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  0.087
      Slack:      4.913
      
      Path                                      Startpoint                        Endpoint                                Delay  Slack  
      ----------------------------------------- --------------------------------- --------------------------------------- ------ ------
      1                                         main:core/return:rsc.triosy:obj   main/return:rsc.triosy.lz               0.0870 4.9130 
                                                                                                                                        
        Instance                                Component                                                                 Delta  Delay  
        --------                                ---------                                                                 -----  -----  
        main:core/return:rsc.triosy:obj         mgc_io_sync_v2_0                                                          0.0870 0.0870 
        main:core/return:rsc.triosy.lz                                                                                    0.0000 0.0870 
        main/return:rsc.triosy.lz                                                                                         0.0000 0.0870 
                                                                                                                                        
      2                                         main:core/return:rsc.triosy:obj   main:core/return:rsc.triosy.lz          0.0870 4.9130 
                                                                                                                                        
        Instance                                Component                                                                 Delta  Delay  
        --------                                ---------                                                                 -----  -----  
        main:core/return:rsc.triosy:obj         mgc_io_sync_v2_0                                                          0.0870 0.0870 
        main:core/return:rsc.triosy.lz                                                                                    0.0000 0.0870 
                                                                                                                                        
      3                                         main:core/main:core_core:fsm:inst main:core/reg(return:rsc.triosy:obj.ld) 0.0060 4.9940 
                                                                                                                                        
        Instance                                Component                                                                 Delta  Delay  
        --------                                ---------                                                                 -----  -----  
        main:core/main:core_core:fsm:inst       main:core_core:fsm                                                        0.0000 0.0000 
        main:core/fsm_output                                                                                              0.0000 0.0000 
        main:core/slc(fsm_output)(1)                                                                                      0.0000 0.0000 
        main:core/slc(fsm_output)(1).itm                                                                                  0.0000 0.0000 
        main:core/return:not                    mgc_not_1_1                                                               0.0060 0.0060 
        main:core/return:not.itm                                                                                          0.0000 0.0060 
        main:core/reg(return:rsc.triosy:obj.ld) mgc_reg_pos_1_0_0_1_1_0_0_4                                               0.0000 0.0060 
                                                                                                                                        
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                Port                  Slack (Delay) Messages 
      --------------------------------------- -------------------- ------ ------- --------
      main:core/reg(return:rsc.triosy:obj.ld) return:not.itm       4.9940  0.0060          
      main                                    return:rsc.dat       5.0000  0.0000          
      main                                    return:rsc.triosy.lz 4.9130  0.0870          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    not                          
    -                    1     1 
    read_sync                    
    -                    0     1 
    reg                          
    -                    1     1 
    write_port                   
    -                    0     1 
    
  End of Report
