library IEEE;
use IEEE.Std_Logic_1164.all;

entity decod7seg is
port (E: in std_logic_vector(3 downto 0);
S: out std_logic_vector(6 downto 0)
);
end decod7seg;
architecture circuitoDecod7seg of decod7seg is
begin
S <= "1000000" when E = "0000" else
			"1111001" when E = "0001" else
			"0100100" when E = "0010" else
			"0110000" when E = "0011" else
			"0011001" when E = "0100" else
			"0010010" when E = "0101" else
			"0000010" when E = "0110" else
			"1111000" when E = "0111" else
			"0000000" when E = "1000" else
			"0011000" when E = "1001" else
			"0001000" when E = "1010" else
			"0000011" when E = "1011" else
			"1000110" when E = "1100" else
			"0100001" when E = "1101" else
			"0000110" when E = "1110" else
			"0001110";
end circuitoDecod7seg;