// Seed: 3852576088
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  wire id_4;
  initial $display(1'b0 == (1), id_2);
endmodule
module module_0 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    inout tri1 id_9
);
  wire id_11;
  module_1 id_12 = ~id_8;
  assign id_9  = 1'b0;
  assign id_12 = id_6;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  assign id_9 = 1 == !id_7;
endmodule
