#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 24 15:59:46 2019
# Process ID: 3864
# Current directory: C:/Docs/gyro_tester_zedboard_code
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2204 C:\Docs\gyro_tester_zedboard_code\gyro_tester.xpr
# Log file: C:/Docs/gyro_tester_zedboard_code/vivado.log
# Journal file: C:/Docs/gyro_tester_zedboard_code\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Docs/gyro_tester_zedboard_code/gyro_tester.xpr
INFO: [Project 1-313] Project file moved from 'C:/Docs/gyro_tester' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Docs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 844.336 ; gain = 185.531
update_compile_order -fileset sources_1
open_bd_design {C:/Docs/gyro_tester_zedboard_code/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:axi4_pl_interrupt_generator:1.0 - axi4_pl_interrupt_ge_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:axi4_pl_SPI_ip:1.0 - SPI_ip_0
Adding cell -- xilinx.com:user:BiDirChannels:1.0 - BiDirChannels_0
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - RxFIFO
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - TxFIFO
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_2> from BD file <C:/Docs/gyro_tester_zedboard_code/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 965.805 ; gain = 117.953
create_peripheral xilinx.com user Handler 1.0 -dir C:/Docs/gyro_tester_zedboard_code/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Handler:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Handler:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Handler:1.0]
set_property  ip_repo_paths  {C:/Docs/gyro_tester_zedboard_code/../ip_repo/Handler_1.0 C:/Docs/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Docs/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Docs/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name edit_Handler_v1_0 -directory C:/Docs/gyro_tester_zedboard_code/../ip_repo c:/Docs/ip_repo/Handler_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1008.891 ; gain = 20.586
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Docs/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Docs/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1016.234 ; gain = 27.930
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Docs/ip_repo/Handler_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Docs/ip_repo/Handler_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Docs/ip_repo/Handler_1.0'. ''c:/Docs/ip_repo/Handler_1.0' is not valid: Path is contained within another repository.'
0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Handler:1.0 Handler_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Handler_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Handler_0/S00_AXI]
ERROR: [BD 41-541] Parameter cannot be set on a locked block. The block 'ps7_0_axi_periph' is locked, because : * IP definition 'AXI Interconnect (2.1)' for IP 'design_2_ps7_0_axi_periph_0' (customized with software release 2018.2) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information. 
ERROR: [BD 41-245] set_property error - Parameter cannot be set on a locked block. The block 'ps7_0_axi_periph' is locked, because: * IP definition 'AXI Interconnect (2.1)' for IP 'design_2_ps7_0_axi_periph_0' (customized with software release 2018.2) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information..

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [#UNDEF] Error found in procedure apply_rule.
 ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S00_AXI
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Handler_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Handler_0/S00_AXI]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Handler_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Handler_0/S00_AXI]
ERROR: [BD 41-541] Parameter cannot be set on a locked block. The block 'ps7_0_axi_periph' is locked, because : * IP definition 'AXI Interconnect (2.1)' for IP 'design_2_ps7_0_axi_periph_0' (customized with software release 2018.2) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information. 
ERROR: [BD 41-245] set_property error - Parameter cannot be set on a locked block. The block 'ps7_0_axi_periph' is locked, because: * IP definition 'AXI Interconnect (2.1)' for IP 'design_2_ps7_0_axi_periph_0' (customized with software release 2018.2) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information..

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [#UNDEF] Error found in procedure apply_rule.
 ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S00_AXI
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Handler_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Handler_0/S00_AXI]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
delete_bd_objs [get_bd_cells Handler_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Handler:1.0 Handler_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Handler_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Handler_0/S00_AXI]
ERROR: [BD 41-541] Parameter cannot be set on a locked block. The block 'ps7_0_axi_periph' is locked, because : * IP definition 'AXI Interconnect (2.1)' for IP 'design_2_ps7_0_axi_periph_0' (customized with software release 2018.2) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information. 
ERROR: [BD 41-245] set_property error - Parameter cannot be set on a locked block. The block 'ps7_0_axi_periph' is locked, because: * IP definition 'AXI Interconnect (2.1)' for IP 'design_2_ps7_0_axi_periph_0' (customized with software release 2018.2) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information..

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [#UNDEF] Error found in procedure apply_rule.
 ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S00_AXI
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Handler_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Handler_0/S00_AXI]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /axi_dma_0]
WARNING: [BD 41-2028] Locking axi_dma to version 7.1. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
set_property LOCK_UPGRADE 1 [get_bd_cells /rst_ps7_0_100M]
set_property LOCK_UPGRADE 1 [get_bd_cells /xlconcat_0]
report_ip_status -name ip_status 
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Docs/gyro_tester_zedboard_code/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : <C:/Docs/gyro_tester_zedboard_code/gyro_tester.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 24 17:03:11 2019...
