--alt_mac_mult CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DATAA_CLEAR="NONE" DATAA_CLOCK="NONE" DATAA_WIDTH=4 DATAB_CLEAR="NONE" DATAB_CLOCK="NONE" DATAB_WIDTH=4 MULT_REPRESENTATION_A="UNSIGNED" MULT_REPRESENTATION_B="UNSIGNED" OUTPUT_CLEAR="NONE" OUTPUT_CLOCK="NONE" OUTPUT_WIDTH=8 SIGNA_CLEAR="NONE" SIGNA_CLOCK="NONE" SIGNB_CLEAR="NONE" SIGNB_CLOCK="NONE" aclr clk dataa datab dataout signa signb
--VERSION_BEGIN 18.1 cbx_alt_mac_mult 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ  VERSION_END


-- Copyright (C) 2018  Intel Corporation. All rights reserved.
--  Your use of Intel Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Intel Program License 
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
--  the Intel FPGA IP License Agreement, or other applicable license
--  agreement, including, without limitation, that your use is for
--  the sole purpose of programming logic devices manufactured by
--  Intel and sold by Intel or its authorized distributors.  Please
--  refer to the applicable agreement for further details.


FUNCTION mult_s4m (dataa[3..0], datab[3..0])
RETURNS ( result[7..0]);

--synthesis_resources = lut 45 
SUBDESIGN mac_mult_v441
( 
	aclr[3..0]	:	input;
	clk[3..0]	:	input;
	dataa[3..0]	:	input;
	datab[3..0]	:	input;
	dataout[7..0]	:	output;
	signa	:	input;
	signb	:	input;
) 
VARIABLE 
	mult5 : mult_s4m;
	tmp_dataout[7..0]	: WIRE;
	x_dataa[3..0]	: WIRE;
	x_datab[3..0]	: WIRE;
	x_output[7..0]	: WIRE;

BEGIN 
	mult5.dataa[] = x_dataa[];
	mult5.datab[] = x_datab[];
	dataout[] = tmp_dataout[];
	tmp_dataout[] = (x_output[] & (((signa # (! signa)) # signb) # (! signb)));
	x_dataa[] = ( dataa[]);
	x_datab[] = ( datab[]);
	x_output[7..0] = mult5.result[7..0];
END;
--VALID FILE
