vhdl xil_defaultlib  \
"../../../../zynq_system.srcs/sources_1/bd/zynq_system/ip/zynq_system_proc_sys_reset_0_0/sim/zynq_system_proc_sys_reset_0_0.vhd" \
"../../../../zynq_system.srcs/sources_1/bd/zynq_system/ip/zynq_system_mips_core_0_0/ip/fp_add/sim/fp_add.vhd" \
"../../../../zynq_system.srcs/sources_1/bd/zynq_system/ip/zynq_system_mips_core_0_0/ip/fp_mul/sim/fp_mul.vhd" \
"../../../../zynq_system.srcs/sources_1/bd/zynq_system/ip/zynq_system_axi_ahblite_bridge_0_0/sim/zynq_system_axi_ahblite_bridge_0_0.vhd" \

nosort
