# riscv_3_stage_pipelined_processor