<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ah_desc.h source code [netbsd/sys/external/isc/atheros_hal/dist/ah_desc.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ath_desc,ath_rx_status,ath_tx_status "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ah_desc.h'; var root_path = '../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>netbsd</a>/<a href='../../../..'>sys</a>/<a href='../../..'>external</a>/<a href='../..'>isc</a>/<a href='..'>atheros_hal</a>/<a href='./'>dist</a>/<a href='ah_desc.h.html'>ah_desc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2008 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ah_desc.h,v 1.2 2008/12/11 05:30:29 alc Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="20">ifndef</span> <span class="macro" data-ref="_M/_DEV_ATH_DESC_H">_DEV_ATH_DESC_H</span></u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/_DEV_ATH_DESC_H" data-ref="_M/_DEV_ATH_DESC_H">_DEV_ATH_DESC_H</dfn></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../ic/opt_ah.h.html">"opt_ah.h"</a>		/* NB: required for AH_SUPPORT_AR5416 */</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i>/*</i></td></tr>
<tr><th id="26">26</th><td><i> * Transmit descriptor status.  This structure is filled</i></td></tr>
<tr><th id="27">27</th><td><i> * in only after the tx descriptor process method finds a</i></td></tr>
<tr><th id="28">28</th><td><i> * ``done'' descriptor; at which point it returns something</i></td></tr>
<tr><th id="29">29</th><td><i> * other than HAL_EINPROGRESS.</i></td></tr>
<tr><th id="30">30</th><td><i> *</i></td></tr>
<tr><th id="31">31</th><td><i> * Note that ts_antenna may not be valid for all h/w.  It</i></td></tr>
<tr><th id="32">32</th><td><i> * should be used only if non-zero.</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td><b>struct</b> <dfn class="type def" id="ath_tx_status" title='ath_tx_status' data-ref="ath_tx_status" data-ref-filename="ath_tx_status">ath_tx_status</dfn> {</td></tr>
<tr><th id="35">35</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ath_tx_status::ts_seqnum" title='ath_tx_status::ts_seqnum' data-ref="ath_tx_status::ts_seqnum" data-ref-filename="ath_tx_status..ts_seqnum">ts_seqnum</dfn>;	<i>/* h/w assigned sequence number */</i></td></tr>
<tr><th id="36">36</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ath_tx_status::ts_tstamp" title='ath_tx_status::ts_tstamp' data-ref="ath_tx_status::ts_tstamp" data-ref-filename="ath_tx_status..ts_tstamp">ts_tstamp</dfn>;	<i>/* h/w assigned timestamp */</i></td></tr>
<tr><th id="37">37</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_tx_status::ts_status" title='ath_tx_status::ts_status' data-ref="ath_tx_status::ts_status" data-ref-filename="ath_tx_status..ts_status">ts_status</dfn>;	<i>/* frame status, 0 =&gt; xmit ok */</i></td></tr>
<tr><th id="38">38</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_tx_status::ts_rate" title='ath_tx_status::ts_rate' data-ref="ath_tx_status::ts_rate" data-ref-filename="ath_tx_status..ts_rate">ts_rate</dfn>;	<i>/* h/w transmit rate index */</i></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXSTAT_ALTRATE" data-ref="_M/HAL_TXSTAT_ALTRATE">HAL_TXSTAT_ALTRATE</dfn>	0x80	/* alternate xmit rate used */</u></td></tr>
<tr><th id="40">40</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>		<dfn class="decl field" id="ath_tx_status::ts_rssi" title='ath_tx_status::ts_rssi' data-ref="ath_tx_status::ts_rssi" data-ref-filename="ath_tx_status..ts_rssi">ts_rssi</dfn>;	<i>/* tx ack RSSI */</i></td></tr>
<tr><th id="41">41</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_tx_status::ts_shortretry" title='ath_tx_status::ts_shortretry' data-ref="ath_tx_status::ts_shortretry" data-ref-filename="ath_tx_status..ts_shortretry">ts_shortretry</dfn>;	<i>/* # short retries */</i></td></tr>
<tr><th id="42">42</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_tx_status::ts_longretry" title='ath_tx_status::ts_longretry' data-ref="ath_tx_status::ts_longretry" data-ref-filename="ath_tx_status..ts_longretry">ts_longretry</dfn>;	<i>/* # long retries */</i></td></tr>
<tr><th id="43">43</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_tx_status::ts_virtcol" title='ath_tx_status::ts_virtcol' data-ref="ath_tx_status::ts_virtcol" data-ref-filename="ath_tx_status..ts_virtcol">ts_virtcol</dfn>;	<i>/* virtual collision count */</i></td></tr>
<tr><th id="44">44</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_tx_status::ts_antenna" title='ath_tx_status::ts_antenna' data-ref="ath_tx_status::ts_antenna" data-ref-filename="ath_tx_status..ts_antenna">ts_antenna</dfn>;	<i>/* antenna information */</i></td></tr>
<tr><th id="45">45</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_tx_status::ts_finaltsi" title='ath_tx_status::ts_finaltsi' data-ref="ath_tx_status::ts_finaltsi" data-ref-filename="ath_tx_status..ts_finaltsi">ts_finaltsi</dfn>;	<i>/* final transmit series index */</i></td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="46">ifdef</span> <a class="macro" href="../ic/opt_ah.h.html#76" data-ref="_M/AH_SUPPORT_AR5416">AH_SUPPORT_AR5416</a></u></td></tr>
<tr><th id="47">47</th><td>					<i>/* 802.11n status */</i></td></tr>
<tr><th id="48">48</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>    	<dfn class="decl field" id="ath_tx_status::ts_flags" title='ath_tx_status::ts_flags' data-ref="ath_tx_status::ts_flags" data-ref-filename="ath_tx_status..ts_flags">ts_flags</dfn>;   	<i>/* misc flags */</i></td></tr>
<tr><th id="49">49</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>      	<dfn class="decl field" id="ath_tx_status::ts_rssi_ctl" title='ath_tx_status::ts_rssi_ctl' data-ref="ath_tx_status::ts_rssi_ctl" data-ref-filename="ath_tx_status..ts_rssi_ctl">ts_rssi_ctl</dfn>[<var>3</var>];	<i>/* tx ack RSSI [ctl, chain 0-2] */</i></td></tr>
<tr><th id="50">50</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>      	<dfn class="decl field" id="ath_tx_status::ts_rssi_ext" title='ath_tx_status::ts_rssi_ext' data-ref="ath_tx_status::ts_rssi_ext" data-ref-filename="ath_tx_status..ts_rssi_ext">ts_rssi_ext</dfn>[<var>3</var>];	<i>/* tx ack RSSI [ext, chain 0-2] */</i></td></tr>
<tr><th id="51">51</th><td><i>/* #define ts_rssi ts_rssi_combined */</i></td></tr>
<tr><th id="52">52</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>   	<dfn class="decl field" id="ath_tx_status::ts_ba_low" title='ath_tx_status::ts_ba_low' data-ref="ath_tx_status::ts_ba_low" data-ref-filename="ath_tx_status..ts_ba_low">ts_ba_low</dfn>;	<i>/* blockack bitmap low */</i></td></tr>
<tr><th id="53">53</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>   	<dfn class="decl field" id="ath_tx_status::ts_ba_high" title='ath_tx_status::ts_ba_high' data-ref="ath_tx_status::ts_ba_high" data-ref-filename="ath_tx_status..ts_ba_high">ts_ba_high</dfn>;	<i>/* blockack bitmap high */</i></td></tr>
<tr><th id="54">54</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>  	<dfn class="decl field" id="ath_tx_status::ts_evm0" title='ath_tx_status::ts_evm0' data-ref="ath_tx_status::ts_evm0" data-ref-filename="ath_tx_status..ts_evm0">ts_evm0</dfn>;	<i>/* evm bytes */</i></td></tr>
<tr><th id="55">55</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>   	<dfn class="decl field" id="ath_tx_status::ts_evm1" title='ath_tx_status::ts_evm1' data-ref="ath_tx_status::ts_evm1" data-ref-filename="ath_tx_status..ts_evm1">ts_evm1</dfn>;</td></tr>
<tr><th id="56">56</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>   	<dfn class="decl field" id="ath_tx_status::ts_evm2" title='ath_tx_status::ts_evm2' data-ref="ath_tx_status::ts_evm2" data-ref-filename="ath_tx_status..ts_evm2">ts_evm2</dfn>;</td></tr>
<tr><th id="57">57</th><td><u>#<span data-ppcond="46">endif</span> /* AH_SUPPORT_AR5416 */</u></td></tr>
<tr><th id="58">58</th><td>};</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/* bits found in ts_status */</i></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXERR_XRETRY" data-ref="_M/HAL_TXERR_XRETRY">HAL_TXERR_XRETRY</dfn>	0x01	/* excessive retries */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXERR_FILT" data-ref="_M/HAL_TXERR_FILT">HAL_TXERR_FILT</dfn>		0x02	/* blocked by tx filtering */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXERR_FIFO" data-ref="_M/HAL_TXERR_FIFO">HAL_TXERR_FIFO</dfn>		0x04	/* fifo underrun */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXERR_XTXOP" data-ref="_M/HAL_TXERR_XTXOP">HAL_TXERR_XTXOP</dfn>		0x08	/* txop exceeded */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXERR_TIMER_EXPIRED" data-ref="_M/HAL_TXERR_TIMER_EXPIRED">HAL_TXERR_TIMER_EXPIRED</dfn>	0x10	/* Tx timer expired */</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* bits found in ts_flags */</i></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/HAL_TX_BA" data-ref="_M/HAL_TX_BA">HAL_TX_BA</dfn>		0x01	/* Block Ack seen */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/HAL_TX_AGGR" data-ref="_M/HAL_TX_AGGR">HAL_TX_AGGR</dfn>		0x02	/* Aggregate */</u> </td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/HAL_TX_DESC_CFG_ERR" data-ref="_M/HAL_TX_DESC_CFG_ERR">HAL_TX_DESC_CFG_ERR</dfn>	0x10	/* Error in 20/40 desc config */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/HAL_TX_DATA_UNDERRUN" data-ref="_M/HAL_TX_DATA_UNDERRUN">HAL_TX_DATA_UNDERRUN</dfn>	0x20	/* Tx buffer underrun */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/HAL_TX_DELIM_UNDERRUN" data-ref="_M/HAL_TX_DELIM_UNDERRUN">HAL_TX_DELIM_UNDERRUN</dfn>	0x40	/* Tx delimiter underrun */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/*</i></td></tr>
<tr><th id="75">75</th><td><i> * Receive descriptor status.  This structure is filled</i></td></tr>
<tr><th id="76">76</th><td><i> * in only after the rx descriptor process method finds a</i></td></tr>
<tr><th id="77">77</th><td><i> * ``done'' descriptor; at which point it returns something</i></td></tr>
<tr><th id="78">78</th><td><i> * other than HAL_EINPROGRESS.</i></td></tr>
<tr><th id="79">79</th><td><i> *</i></td></tr>
<tr><th id="80">80</th><td><i> * If rx_status is zero, then the frame was received ok;</i></td></tr>
<tr><th id="81">81</th><td><i> * otherwise the error information is indicated and rs_phyerr</i></td></tr>
<tr><th id="82">82</th><td><i> * contains a phy error code if HAL_RXERR_PHY is set.  In general</i></td></tr>
<tr><th id="83">83</th><td><i> * the frame contents is undefined when an error occurred thought</i></td></tr>
<tr><th id="84">84</th><td><i> * for some errors (e.g. a decryption error), it may be meaningful.</i></td></tr>
<tr><th id="85">85</th><td><i> *</i></td></tr>
<tr><th id="86">86</th><td><i> * Note that the receive timestamp is expanded using the TSF to</i></td></tr>
<tr><th id="87">87</th><td><i> * at least 15 bits (regardless of what the h/w provides directly).</i></td></tr>
<tr><th id="88">88</th><td><i> * Newer hardware supports a full 32-bits; use HAL_CAP_32TSTAMP to</i></td></tr>
<tr><th id="89">89</th><td><i> * find out if the hardware is capable.</i></td></tr>
<tr><th id="90">90</th><td><i> *</i></td></tr>
<tr><th id="91">91</th><td><i> * rx_rssi is in units of dbm above the noise floor.  This value</i></td></tr>
<tr><th id="92">92</th><td><i> * is measured during the preamble and PLCP; i.e. with the initial</i></td></tr>
<tr><th id="93">93</th><td><i> * 4us of detection.  The noise floor is typically a consistent</i></td></tr>
<tr><th id="94">94</th><td><i> * -96dBm absolute power in a 20MHz channel.</i></td></tr>
<tr><th id="95">95</th><td><i> */</i></td></tr>
<tr><th id="96">96</th><td><b>struct</b> <dfn class="type def" id="ath_rx_status" title='ath_rx_status' data-ref="ath_rx_status" data-ref-filename="ath_rx_status">ath_rx_status</dfn> {</td></tr>
<tr><th id="97">97</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ath_rx_status::rs_datalen" title='ath_rx_status::rs_datalen' data-ref="ath_rx_status::rs_datalen" data-ref-filename="ath_rx_status..rs_datalen">rs_datalen</dfn>;	<i>/* rx frame length */</i></td></tr>
<tr><th id="98">98</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_status" title='ath_rx_status::rs_status' data-ref="ath_rx_status::rs_status" data-ref-filename="ath_rx_status..rs_status">rs_status</dfn>;	<i>/* rx status, 0 =&gt; recv ok */</i></td></tr>
<tr><th id="99">99</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_phyerr" title='ath_rx_status::rs_phyerr' data-ref="ath_rx_status::rs_phyerr" data-ref-filename="ath_rx_status..rs_phyerr">rs_phyerr</dfn>;	<i>/* phy error code */</i></td></tr>
<tr><th id="100">100</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_rssi" title='ath_rx_status::rs_rssi' data-ref="ath_rx_status::rs_rssi" data-ref-filename="ath_rx_status..rs_rssi">rs_rssi</dfn>;	<i>/* rx frame RSSI (combined for 11n) */</i></td></tr>
<tr><th id="101">101</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_keyix" title='ath_rx_status::rs_keyix' data-ref="ath_rx_status::rs_keyix" data-ref-filename="ath_rx_status..rs_keyix">rs_keyix</dfn>;	<i>/* key cache index */</i></td></tr>
<tr><th id="102">102</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_rate" title='ath_rx_status::rs_rate' data-ref="ath_rx_status::rs_rate" data-ref-filename="ath_rx_status..rs_rate">rs_rate</dfn>;	<i>/* h/w receive rate index */</i></td></tr>
<tr><th id="103">103</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_more" title='ath_rx_status::rs_more' data-ref="ath_rx_status::rs_more" data-ref-filename="ath_rx_status..rs_more">rs_more</dfn>;	<i>/* more descriptors follow */</i></td></tr>
<tr><th id="104">104</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ath_rx_status::rs_tstamp" title='ath_rx_status::rs_tstamp' data-ref="ath_rx_status::rs_tstamp" data-ref-filename="ath_rx_status..rs_tstamp">rs_tstamp</dfn>;	<i>/* h/w assigned timestamp */</i></td></tr>
<tr><th id="105">105</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ath_rx_status::rs_antenna" title='ath_rx_status::rs_antenna' data-ref="ath_rx_status::rs_antenna" data-ref-filename="ath_rx_status..rs_antenna">rs_antenna</dfn>;	<i>/* antenna information */</i></td></tr>
<tr><th id="106">106</th><td><u>#<span data-ppcond="106">ifdef</span> <a class="macro" href="../ic/opt_ah.h.html#76" data-ref="_M/AH_SUPPORT_AR5416">AH_SUPPORT_AR5416</a></u></td></tr>
<tr><th id="107">107</th><td>					<i>/* 802.11n status */</i></td></tr>
<tr><th id="108">108</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_rssi_ctl" title='ath_rx_status::rs_rssi_ctl' data-ref="ath_rx_status::rs_rssi_ctl" data-ref-filename="ath_rx_status..rs_rssi_ctl">rs_rssi_ctl</dfn>[<var>3</var>];	<i>/* rx frame RSSI [ctl, chain 0-2] */</i></td></tr>
<tr><th id="109">109</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_rssi_ext" title='ath_rx_status::rs_rssi_ext' data-ref="ath_rx_status::rs_rssi_ext" data-ref-filename="ath_rx_status..rs_rssi_ext">rs_rssi_ext</dfn>[<var>3</var>];	<i>/* rx frame RSSI [ext, chain 0-2] */</i></td></tr>
<tr><th id="110">110</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_isaggr" title='ath_rx_status::rs_isaggr' data-ref="ath_rx_status::rs_isaggr" data-ref-filename="ath_rx_status..rs_isaggr">rs_isaggr</dfn>;	<i>/* is part of the aggregate */</i></td></tr>
<tr><th id="111">111</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_moreaggr" title='ath_rx_status::rs_moreaggr' data-ref="ath_rx_status::rs_moreaggr" data-ref-filename="ath_rx_status..rs_moreaggr">rs_moreaggr</dfn>;	<i>/* more frames in aggr to follow */</i></td></tr>
<tr><th id="112">112</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_num_delims" title='ath_rx_status::rs_num_delims' data-ref="ath_rx_status::rs_num_delims" data-ref-filename="ath_rx_status..rs_num_delims">rs_num_delims</dfn>;	<i>/* number of delims in aggr */</i></td></tr>
<tr><th id="113">113</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ath_rx_status::rs_flags" title='ath_rx_status::rs_flags' data-ref="ath_rx_status::rs_flags" data-ref-filename="ath_rx_status..rs_flags">rs_flags</dfn>;	<i>/* misc flags */</i></td></tr>
<tr><th id="114">114</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ath_rx_status::rs_evm0" title='ath_rx_status::rs_evm0' data-ref="ath_rx_status::rs_evm0" data-ref-filename="ath_rx_status..rs_evm0">rs_evm0</dfn>;	<i>/* evm bytes */</i></td></tr>
<tr><th id="115">115</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ath_rx_status::rs_evm1" title='ath_rx_status::rs_evm1' data-ref="ath_rx_status::rs_evm1" data-ref-filename="ath_rx_status..rs_evm1">rs_evm1</dfn>;</td></tr>
<tr><th id="116">116</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ath_rx_status::rs_evm2" title='ath_rx_status::rs_evm2' data-ref="ath_rx_status::rs_evm2" data-ref-filename="ath_rx_status..rs_evm2">rs_evm2</dfn>;	</td></tr>
<tr><th id="117">117</th><td><u>#<span data-ppcond="106">endif</span> /* AH_SUPPORT_AR5416 */</u></td></tr>
<tr><th id="118">118</th><td>};</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* bits found in rs_status */</i></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/HAL_RXERR_CRC" data-ref="_M/HAL_RXERR_CRC">HAL_RXERR_CRC</dfn>		0x01	/* CRC error on frame */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/HAL_RXERR_PHY" data-ref="_M/HAL_RXERR_PHY">HAL_RXERR_PHY</dfn>		0x02	/* PHY error, rs_phyerr is valid */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/HAL_RXERR_FIFO" data-ref="_M/HAL_RXERR_FIFO">HAL_RXERR_FIFO</dfn>		0x04	/* fifo overrun */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/HAL_RXERR_DECRYPT" data-ref="_M/HAL_RXERR_DECRYPT">HAL_RXERR_DECRYPT</dfn>	0x08	/* non-Michael decrypt error */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/HAL_RXERR_MIC" data-ref="_M/HAL_RXERR_MIC">HAL_RXERR_MIC</dfn>		0x10	/* Michael MIC decrypt error */</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/* bits found in rs_flags */</i></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/HAL_RX_MORE" data-ref="_M/HAL_RX_MORE">HAL_RX_MORE</dfn>		0x01	/* more descriptors follow */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/HAL_RX_MORE_AGGR" data-ref="_M/HAL_RX_MORE_AGGR">HAL_RX_MORE_AGGR</dfn>	0x02	/* more frames in aggr */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/HAL_RX_GI" data-ref="_M/HAL_RX_GI">HAL_RX_GI</dfn>		0x04	/* full gi */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/HAL_RX_2040" data-ref="_M/HAL_RX_2040">HAL_RX_2040</dfn>		0x08	/* 40 Mhz */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/HAL_RX_DELIM_CRC_PRE" data-ref="_M/HAL_RX_DELIM_CRC_PRE">HAL_RX_DELIM_CRC_PRE</dfn>	0x10	/* crc error in delimiter pre */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/HAL_RX_DELIM_CRC_POST" data-ref="_M/HAL_RX_DELIM_CRC_POST">HAL_RX_DELIM_CRC_POST</dfn>	0x20	/* crc error in delim after */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/HAL_RX_DECRYPT_BUSY" data-ref="_M/HAL_RX_DECRYPT_BUSY">HAL_RX_DECRYPT_BUSY</dfn>	0x40	/* decrypt was too slow */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/HAL_RX_HI_RX_CHAIN" data-ref="_M/HAL_RX_HI_RX_CHAIN">HAL_RX_HI_RX_CHAIN</dfn>	0x80	/* SM power save: hi Rx chain control */</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><b>enum</b> {</td></tr>
<tr><th id="138">138</th><td>	<dfn class="enum" id="HAL_PHYERR_UNDERRUN" title='HAL_PHYERR_UNDERRUN' data-ref="HAL_PHYERR_UNDERRUN" data-ref-filename="HAL_PHYERR_UNDERRUN">HAL_PHYERR_UNDERRUN</dfn>		= <var>0</var>,	<i>/* Transmit underrun */</i></td></tr>
<tr><th id="139">139</th><td>	<dfn class="enum" id="HAL_PHYERR_TIMING" title='HAL_PHYERR_TIMING' data-ref="HAL_PHYERR_TIMING" data-ref-filename="HAL_PHYERR_TIMING">HAL_PHYERR_TIMING</dfn>		= <var>1</var>,	<i>/* Timing error */</i></td></tr>
<tr><th id="140">140</th><td>	<dfn class="enum" id="HAL_PHYERR_PARITY" title='HAL_PHYERR_PARITY' data-ref="HAL_PHYERR_PARITY" data-ref-filename="HAL_PHYERR_PARITY">HAL_PHYERR_PARITY</dfn>		= <var>2</var>,	<i>/* Illegal parity */</i></td></tr>
<tr><th id="141">141</th><td>	<dfn class="enum" id="HAL_PHYERR_RATE" title='HAL_PHYERR_RATE' data-ref="HAL_PHYERR_RATE" data-ref-filename="HAL_PHYERR_RATE">HAL_PHYERR_RATE</dfn>			= <var>3</var>,	<i>/* Illegal rate */</i></td></tr>
<tr><th id="142">142</th><td>	<dfn class="enum" id="HAL_PHYERR_LENGTH" title='HAL_PHYERR_LENGTH' data-ref="HAL_PHYERR_LENGTH" data-ref-filename="HAL_PHYERR_LENGTH">HAL_PHYERR_LENGTH</dfn>		= <var>4</var>,	<i>/* Illegal length */</i></td></tr>
<tr><th id="143">143</th><td>	<dfn class="enum" id="HAL_PHYERR_RADAR" title='HAL_PHYERR_RADAR' data-ref="HAL_PHYERR_RADAR" data-ref-filename="HAL_PHYERR_RADAR">HAL_PHYERR_RADAR</dfn>		= <var>5</var>,	<i>/* Radar detect */</i></td></tr>
<tr><th id="144">144</th><td>	<dfn class="enum" id="HAL_PHYERR_SERVICE" title='HAL_PHYERR_SERVICE' data-ref="HAL_PHYERR_SERVICE" data-ref-filename="HAL_PHYERR_SERVICE">HAL_PHYERR_SERVICE</dfn>		= <var>6</var>,	<i>/* Illegal service */</i></td></tr>
<tr><th id="145">145</th><td>	<dfn class="enum" id="HAL_PHYERR_TOR" title='HAL_PHYERR_TOR' data-ref="HAL_PHYERR_TOR" data-ref-filename="HAL_PHYERR_TOR">HAL_PHYERR_TOR</dfn>			= <var>7</var>,	<i>/* Transmit override receive */</i></td></tr>
<tr><th id="146">146</th><td>	<i>/* NB: these are specific to the 5212 */</i></td></tr>
<tr><th id="147">147</th><td>	<dfn class="enum" id="HAL_PHYERR_OFDM_TIMING" title='HAL_PHYERR_OFDM_TIMING' data-ref="HAL_PHYERR_OFDM_TIMING" data-ref-filename="HAL_PHYERR_OFDM_TIMING">HAL_PHYERR_OFDM_TIMING</dfn>		= <var>17</var>,	<i>/* */</i></td></tr>
<tr><th id="148">148</th><td>	<dfn class="enum" id="HAL_PHYERR_OFDM_SIGNAL_PARITY" title='HAL_PHYERR_OFDM_SIGNAL_PARITY' data-ref="HAL_PHYERR_OFDM_SIGNAL_PARITY" data-ref-filename="HAL_PHYERR_OFDM_SIGNAL_PARITY">HAL_PHYERR_OFDM_SIGNAL_PARITY</dfn>	= <var>18</var>,	<i>/* */</i></td></tr>
<tr><th id="149">149</th><td>	<dfn class="enum" id="HAL_PHYERR_OFDM_RATE_ILLEGAL" title='HAL_PHYERR_OFDM_RATE_ILLEGAL' data-ref="HAL_PHYERR_OFDM_RATE_ILLEGAL" data-ref-filename="HAL_PHYERR_OFDM_RATE_ILLEGAL">HAL_PHYERR_OFDM_RATE_ILLEGAL</dfn>	= <var>19</var>,	<i>/* */</i></td></tr>
<tr><th id="150">150</th><td>	<dfn class="enum" id="HAL_PHYERR_OFDM_LENGTH_ILLEGAL" title='HAL_PHYERR_OFDM_LENGTH_ILLEGAL' data-ref="HAL_PHYERR_OFDM_LENGTH_ILLEGAL" data-ref-filename="HAL_PHYERR_OFDM_LENGTH_ILLEGAL">HAL_PHYERR_OFDM_LENGTH_ILLEGAL</dfn>	= <var>20</var>,	<i>/* */</i></td></tr>
<tr><th id="151">151</th><td>	<dfn class="enum" id="HAL_PHYERR_OFDM_POWER_DROP" title='HAL_PHYERR_OFDM_POWER_DROP' data-ref="HAL_PHYERR_OFDM_POWER_DROP" data-ref-filename="HAL_PHYERR_OFDM_POWER_DROP">HAL_PHYERR_OFDM_POWER_DROP</dfn>	= <var>21</var>,	<i>/* */</i></td></tr>
<tr><th id="152">152</th><td>	<dfn class="enum" id="HAL_PHYERR_OFDM_SERVICE" title='HAL_PHYERR_OFDM_SERVICE' data-ref="HAL_PHYERR_OFDM_SERVICE" data-ref-filename="HAL_PHYERR_OFDM_SERVICE">HAL_PHYERR_OFDM_SERVICE</dfn>		= <var>22</var>,	<i>/* */</i></td></tr>
<tr><th id="153">153</th><td>	<dfn class="enum" id="HAL_PHYERR_OFDM_RESTART" title='HAL_PHYERR_OFDM_RESTART' data-ref="HAL_PHYERR_OFDM_RESTART" data-ref-filename="HAL_PHYERR_OFDM_RESTART">HAL_PHYERR_OFDM_RESTART</dfn>		= <var>23</var>,	<i>/* */</i></td></tr>
<tr><th id="154">154</th><td>	<dfn class="enum" id="HAL_PHYERR_CCK_TIMING" title='HAL_PHYERR_CCK_TIMING' data-ref="HAL_PHYERR_CCK_TIMING" data-ref-filename="HAL_PHYERR_CCK_TIMING">HAL_PHYERR_CCK_TIMING</dfn>		= <var>25</var>,	<i>/* */</i></td></tr>
<tr><th id="155">155</th><td>	<dfn class="enum" id="HAL_PHYERR_CCK_HEADER_CRC" title='HAL_PHYERR_CCK_HEADER_CRC' data-ref="HAL_PHYERR_CCK_HEADER_CRC" data-ref-filename="HAL_PHYERR_CCK_HEADER_CRC">HAL_PHYERR_CCK_HEADER_CRC</dfn>	= <var>26</var>,	<i>/* */</i></td></tr>
<tr><th id="156">156</th><td>	<dfn class="enum" id="HAL_PHYERR_CCK_RATE_ILLEGAL" title='HAL_PHYERR_CCK_RATE_ILLEGAL' data-ref="HAL_PHYERR_CCK_RATE_ILLEGAL" data-ref-filename="HAL_PHYERR_CCK_RATE_ILLEGAL">HAL_PHYERR_CCK_RATE_ILLEGAL</dfn>	= <var>27</var>,	<i>/* */</i></td></tr>
<tr><th id="157">157</th><td>	<dfn class="enum" id="HAL_PHYERR_CCK_SERVICE" title='HAL_PHYERR_CCK_SERVICE' data-ref="HAL_PHYERR_CCK_SERVICE" data-ref-filename="HAL_PHYERR_CCK_SERVICE">HAL_PHYERR_CCK_SERVICE</dfn>		= <var>30</var>,	<i>/* */</i></td></tr>
<tr><th id="158">158</th><td>	<dfn class="enum" id="HAL_PHYERR_CCK_RESTART" title='HAL_PHYERR_CCK_RESTART' data-ref="HAL_PHYERR_CCK_RESTART" data-ref-filename="HAL_PHYERR_CCK_RESTART">HAL_PHYERR_CCK_RESTART</dfn>		= <var>31</var>,	<i>/* */</i></td></tr>
<tr><th id="159">159</th><td>};</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/* value found in rs_keyix to mark invalid entries */</i></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/HAL_RXKEYIX_INVALID" data-ref="_M/HAL_RXKEYIX_INVALID">HAL_RXKEYIX_INVALID</dfn>	((uint8_t) -1)</u></td></tr>
<tr><th id="163">163</th><td><i>/* value used to specify no encryption key for xmit */</i></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXKEYIX_INVALID" data-ref="_M/HAL_TXKEYIX_INVALID">HAL_TXKEYIX_INVALID</dfn>	((u_int) -1)</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* XXX rs_antenna definitions */</i></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i>/*</i></td></tr>
<tr><th id="169">169</th><td><i> * Definitions for the software frame/packet descriptors used by</i></td></tr>
<tr><th id="170">170</th><td><i> * the Atheros HAL.  This definition obscures hardware-specific</i></td></tr>
<tr><th id="171">171</th><td><i> * details from the driver.  Drivers are expected to fillin the</i></td></tr>
<tr><th id="172">172</th><td><i> * portions of a descriptor that are not opaque then use HAL calls</i></td></tr>
<tr><th id="173">173</th><td><i> * to complete the work.  Status for completed frames is returned</i></td></tr>
<tr><th id="174">174</th><td><i> * in a device-independent format.</i></td></tr>
<tr><th id="175">175</th><td><i> */</i></td></tr>
<tr><th id="176">176</th><td><u>#<span data-ppcond="176">ifdef</span> <a class="macro" href="../ic/opt_ah.h.html#76" data-ref="_M/AH_SUPPORT_AR5416">AH_SUPPORT_AR5416</a></u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/HAL_DESC_HW_SIZE" data-ref="_M/HAL_DESC_HW_SIZE">HAL_DESC_HW_SIZE</dfn>	20</u></td></tr>
<tr><th id="178">178</th><td><u>#<span data-ppcond="176">else</span></u></td></tr>
<tr><th id="179">179</th><td><u>#define	HAL_DESC_HW_SIZE	4</u></td></tr>
<tr><th id="180">180</th><td><u>#<span data-ppcond="176">endif</span> /* AH_SUPPORT_AR5416 */</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><b>struct</b> <dfn class="type def" id="ath_desc" title='ath_desc' data-ref="ath_desc" data-ref-filename="ath_desc">ath_desc</dfn> {</td></tr>
<tr><th id="183">183</th><td>	<i>/*</i></td></tr>
<tr><th id="184">184</th><td><i>	 * The following definitions are passed directly</i></td></tr>
<tr><th id="185">185</th><td><i>	 * the hardware and managed by the HAL.  Drivers</i></td></tr>
<tr><th id="186">186</th><td><i>	 * should not touch those elements marked opaque.</i></td></tr>
<tr><th id="187">187</th><td><i>	 */</i></td></tr>
<tr><th id="188">188</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ath_desc::ds_link" title='ath_desc::ds_link' data-ref="ath_desc::ds_link" data-ref-filename="ath_desc..ds_link">ds_link</dfn>;	<i>/* phys address of next descriptor */</i></td></tr>
<tr><th id="189">189</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ath_desc::ds_data" title='ath_desc::ds_data' data-ref="ath_desc::ds_data" data-ref-filename="ath_desc..ds_data">ds_data</dfn>;	<i>/* phys address of data buffer */</i></td></tr>
<tr><th id="190">190</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ath_desc::ds_ctl0" title='ath_desc::ds_ctl0' data-ref="ath_desc::ds_ctl0" data-ref-filename="ath_desc..ds_ctl0">ds_ctl0</dfn>;	<i>/* opaque DMA control 0 */</i></td></tr>
<tr><th id="191">191</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ath_desc::ds_ctl1" title='ath_desc::ds_ctl1' data-ref="ath_desc::ds_ctl1" data-ref-filename="ath_desc..ds_ctl1">ds_ctl1</dfn>;	<i>/* opaque DMA control 1 */</i></td></tr>
<tr><th id="192">192</th><td>	<a class="typedef" href="../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ath_desc::ds_hw" title='ath_desc::ds_hw' data-ref="ath_desc::ds_hw" data-ref-filename="ath_desc..ds_hw">ds_hw</dfn>[<a class="macro" href="#177" title="20" data-ref="_M/HAL_DESC_HW_SIZE">HAL_DESC_HW_SIZE</a>];	<i>/* opaque h/w region */</i></td></tr>
<tr><th id="193">193</th><td>	<b>union</b> {</td></tr>
<tr><th id="194">194</th><td>		<b>struct</b> <a class="type" href="#ath_tx_status" title='ath_tx_status' data-ref="ath_tx_status" data-ref-filename="ath_tx_status">ath_tx_status</a> <dfn class="decl field" id="ath_desc::(anonymous)::tx" title='ath_desc::(anonymous union)::tx' data-ref="ath_desc::(anonymous)::tx" data-ref-filename="ath_desc..(anonymous)..tx">tx</dfn>;<i>/* xmit status */</i></td></tr>
<tr><th id="195">195</th><td>		<b>struct</b> <a class="type" href="#ath_rx_status" title='ath_rx_status' data-ref="ath_rx_status" data-ref-filename="ath_rx_status">ath_rx_status</a> <dfn class="decl field" id="ath_desc::(anonymous)::rx" title='ath_desc::(anonymous union)::rx' data-ref="ath_desc::(anonymous)::rx" data-ref-filename="ath_desc..(anonymous)..rx">rx</dfn>;<i>/* recv status */</i></td></tr>
<tr><th id="196">196</th><td>	} <dfn class="decl field" id="ath_desc::ds_us" title='ath_desc::ds_us' data-ref="ath_desc::ds_us" data-ref-filename="ath_desc..ds_us">ds_us</dfn>;</td></tr>
<tr><th id="197">197</th><td>};</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/ds_txstat" data-ref="_M/ds_txstat">ds_txstat</dfn>	ds_us.tx</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/ds_rxstat" data-ref="_M/ds_rxstat">ds_rxstat</dfn>	ds_us.rx</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i>/* flags passed to tx descriptor setup methods */</i></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXDESC_CLRDMASK" data-ref="_M/HAL_TXDESC_CLRDMASK">HAL_TXDESC_CLRDMASK</dfn>	0x0001	/* clear destination filter mask */</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXDESC_NOACK" data-ref="_M/HAL_TXDESC_NOACK">HAL_TXDESC_NOACK</dfn>	0x0002	/* don't wait for ACK */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXDESC_RTSENA" data-ref="_M/HAL_TXDESC_RTSENA">HAL_TXDESC_RTSENA</dfn>	0x0004	/* enable RTS */</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXDESC_CTSENA" data-ref="_M/HAL_TXDESC_CTSENA">HAL_TXDESC_CTSENA</dfn>	0x0008	/* enable CTS */</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXDESC_INTREQ" data-ref="_M/HAL_TXDESC_INTREQ">HAL_TXDESC_INTREQ</dfn>	0x0010	/* enable per-descriptor interrupt */</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXDESC_VEOL" data-ref="_M/HAL_TXDESC_VEOL">HAL_TXDESC_VEOL</dfn>		0x0020	/* mark virtual EOL */</u></td></tr>
<tr><th id="209">209</th><td><i>/* NB: this only affects frame, not any RTS/CTS */</i></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXDESC_DURENA" data-ref="_M/HAL_TXDESC_DURENA">HAL_TXDESC_DURENA</dfn>	0x0040	/* enable h/w write of duration field */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXDESC_EXT_ONLY" data-ref="_M/HAL_TXDESC_EXT_ONLY">HAL_TXDESC_EXT_ONLY</dfn>	0x0080	/* send on ext channel only (11n) */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXDESC_EXT_AND_CTL" data-ref="_M/HAL_TXDESC_EXT_AND_CTL">HAL_TXDESC_EXT_AND_CTL</dfn>	0x0100	/* send on ext + ctl channels (11n) */</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/HAL_TXDESC_VMF" data-ref="_M/HAL_TXDESC_VMF">HAL_TXDESC_VMF</dfn>		0x0200	/* virtual more frag */</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i>/* flags passed to rx descriptor setup methods */</i></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/HAL_RXDESC_INTREQ" data-ref="_M/HAL_RXDESC_INTREQ">HAL_RXDESC_INTREQ</dfn>	0x0020	/* enable per-descriptor interrupt */</u></td></tr>
<tr><th id="217">217</th><td><u>#<span data-ppcond="20">endif</span> /* _DEV_ATH_DESC_H */</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../dev/ic/ath.c.html'>netbsd/sys/dev/ic/ath.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
