{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 10:51:44 2018 " "Info: Processing started: Tue Mar 20 10:51:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off led_soft -c led_soft --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off led_soft -c led_soft --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[1\] register sld_hub:sld_hub_inst\|tdo 221.04 MHz 4.524 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 221.04 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[1\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 4.524 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.059 ns + Longest register register " "Info: + Longest register to register delay is 2.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[1\] 1 REG LCFF_X50_Y23_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y23_N25; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.376 ns) 0.892 ns sld_hub:sld_hub_inst\|Equal6~0 2 COMB LCCOMB_X49_Y23_N6 2 " "Info: 2: + IC(0.516 ns) + CELL(0.376 ns) = 0.892 ns; Loc. = LCCOMB_X49_Y23_N6; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal6~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal6~0 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.413 ns) 1.575 ns sld_hub:sld_hub_inst\|tdo~4 3 COMB LCCOMB_X49_Y23_N0 1 " "Info: 3: + IC(0.270 ns) + CELL(0.413 ns) = 1.575 ns; Loc. = LCCOMB_X49_Y23_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { sld_hub:sld_hub_inst|Equal6~0 sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.975 ns sld_hub:sld_hub_inst\|tdo~7 4 COMB LCCOMB_X49_Y23_N18 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 1.975 ns; Loc. = LCCOMB_X49_Y23_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.059 ns sld_hub:sld_hub_inst\|tdo 5 REG LCFF_X49_Y23_N19 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.059 ns; Loc. = LCFF_X49_Y23_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.023 ns ( 49.68 % ) " "Info: Total cell delay = 1.023 ns ( 49.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.036 ns ( 50.32 % ) " "Info: Total interconnect delay = 1.036 ns ( 50.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal6~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.059 ns" { sld_hub:sld_hub_inst|irsr_reg[1] {} sld_hub:sld_hub_inst|Equal6~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.516ns 0.270ns 0.250ns 0.000ns } { 0.000ns 0.376ns 0.413ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.432 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 4.432 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X49_Y23_N19 2 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 4.432 ns; Loc. = LCFF_X49_Y23_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.12 % ) " "Info: Total cell delay = 0.537 ns ( 12.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.895 ns ( 87.88 % ) " "Info: Total interconnect delay = 3.895 ns ( 87.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.432 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.421 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 4.421 ns sld_hub:sld_hub_inst\|irsr_reg\[1\] 3 REG LCFF_X50_Y23_N25 8 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 4.421 ns; Loc. = LCFF_X50_Y23_N25; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.15 % ) " "Info: Total cell delay = 0.537 ns ( 12.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.884 ns ( 87.85 % ) " "Info: Total interconnect delay = 3.884 ns ( 87.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 2.874ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.432 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 2.874ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal6~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.059 ns" { sld_hub:sld_hub_inst|irsr_reg[1] {} sld_hub:sld_hub_inst|Equal6~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.516ns 0.270ns 0.250ns 0.000ns } { 0.000ns 0.376ns 0.413ns 0.150ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.432 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 2.874ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register LERNEL:inst\|cpu:the_cpu\|F_pc\[1\] memory LERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a10~portb_address_reg9 130.48 MHz 7.664 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 130.48 MHz between source register \"LERNEL:inst\|cpu:the_cpu\|F_pc\[1\]\" and destination memory \"LERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a10~portb_address_reg9\" (period= 7.664 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.479 ns + Longest register memory " "Info: + Longest register to memory delay is 7.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LERNEL:inst\|cpu:the_cpu\|F_pc\[1\] 1 REG LCFF_X46_Y17_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y17_N31; Fanout = 6; REG Node = 'LERNEL:inst\|cpu:the_cpu\|F_pc\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LERNEL:inst|cpu:the_cpu|F_pc[1] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 6407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.393 ns) 1.493 ns LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[1\]~3 2 COMB LCCOMB_X50_Y19_N8 2 " "Info: 2: + IC(1.100 ns) + CELL(0.393 ns) = 1.493 ns; Loc. = LCCOMB_X50_Y19_N8; Fanout = 2; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[1\]~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { LERNEL:inst|cpu:the_cpu|F_pc[1] LERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.564 ns LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[2\]~5 3 COMB LCCOMB_X50_Y19_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.564 ns; Loc. = LCCOMB_X50_Y19_N10; Fanout = 2; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[2\]~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.635 ns LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[3\]~7 4 COMB LCCOMB_X50_Y19_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.635 ns; Loc. = LCCOMB_X50_Y19_N12; Fanout = 2; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[3\]~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.794 ns LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[4\]~9 5 COMB LCCOMB_X50_Y19_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.794 ns; Loc. = LCCOMB_X50_Y19_N14; Fanout = 2; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[4\]~9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.865 ns LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[5\]~11 6 COMB LCCOMB_X50_Y19_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.865 ns; Loc. = LCCOMB_X50_Y19_N16; Fanout = 2; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[5\]~11'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.936 ns LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[6\]~13 7 COMB LCCOMB_X50_Y19_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.936 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 2; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[6\]~13'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.007 ns LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[7\]~15 8 COMB LCCOMB_X50_Y19_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.007 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 2; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[7\]~15'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.078 ns LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[8\]~17 9 COMB LCCOMB_X50_Y19_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.078 ns; Loc. = LCCOMB_X50_Y19_N22; Fanout = 2; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[8\]~17'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.488 ns LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[9\]~18 10 COMB LCCOMB_X50_Y19_N24 4 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 2.488 ns; Loc. = LCCOMB_X50_Y19_N24; Fanout = 4; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_pc_plus_one\[9\]~18'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4620 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.018 ns LERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~24 11 COMB LCCOMB_X50_Y19_N30 1 " "Info: 11: + IC(0.255 ns) + CELL(0.275 ns) = 3.018 ns; Loc. = LCCOMB_X50_Y19_N30; Fanout = 1; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~24'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { LERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~24 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4460 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.271 ns) 4.076 ns LERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~25 12 COMB LCCOMB_X49_Y20_N20 1 " "Info: 12: + IC(0.787 ns) + CELL(0.271 ns) = 4.076 ns; Loc. = LCCOMB_X49_Y20_N20; Fanout = 1; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~25'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~24 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~25 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4460 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.150 ns) 4.670 ns LERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~26 13 COMB LCCOMB_X49_Y20_N26 1 " "Info: 13: + IC(0.444 ns) + CELL(0.150 ns) = 4.670 ns; Loc. = LCCOMB_X49_Y20_N26; Fanout = 1; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~26'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~25 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~26 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4460 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 5.060 ns LERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~27 14 COMB LCCOMB_X49_Y20_N6 10 " "Info: 14: + IC(0.240 ns) + CELL(0.150 ns) = 5.060 ns; Loc. = LCCOMB_X49_Y20_N6; Fanout = 10; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|F_ic_tag_rd_addr_nxt\[6\]~27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~26 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~27 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 4460 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.142 ns) 7.479 ns LERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a10~portb_address_reg9 15 MEM M4K_X26_Y18 4 " "Info: 15: + IC(2.277 ns) + CELL(0.142 ns) = 7.479 ns; Loc. = M4K_X26_Y18; Fanout = 4; MEM Node = 'LERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a10~portb_address_reg9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~27 LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 } "NODE_NAME" } } { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Dell/Desktop/led_soft/db/altsyncram_qed1.tdf" 338 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns ( 31.77 % ) " "Info: Total cell delay = 2.376 ns ( 31.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.103 ns ( 68.23 % ) " "Info: Total interconnect delay = 5.103 ns ( 68.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.479 ns" { LERNEL:inst|cpu:the_cpu|F_pc[1] LERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~24 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~25 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~26 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~27 LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.479 ns" { LERNEL:inst|cpu:the_cpu|F_pc[1] {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 {} LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~24 {} LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~25 {} LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~26 {} LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~27 {} LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 {} } { 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.255ns 0.787ns 0.444ns 0.240ns 2.277ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.271ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.100 ns - Smallest " "Info: - Smallest clock skew is 0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.782 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination memory is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2080 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2080; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.689 ns) 2.782 ns LERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a10~portb_address_reg9 3 MEM M4K_X26_Y18 4 " "Info: 3: + IC(0.976 ns) + CELL(0.689 ns) = 2.782 ns; Loc. = M4K_X26_Y18; Fanout = 4; MEM Node = 'LERNEL:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|ram_block1a10~portb_address_reg9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 } "NODE_NAME" } } { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Dell/Desktop/led_soft/db/altsyncram_qed1.tdf" 338 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 60.68 % ) " "Info: Total cell delay = 1.688 ns ( 60.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 39.32 % ) " "Info: Total interconnect delay = 1.094 ns ( 39.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.682 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2080 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2080; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns LERNEL:inst\|cpu:the_cpu\|F_pc\[1\] 3 REG LCFF_X46_Y17_N31 6 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X46_Y17_N31; Fanout = 6; REG Node = 'LERNEL:inst\|cpu:the_cpu\|F_pc\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|F_pc[1] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 6407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|F_pc[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|F_pc[1] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|F_pc[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|F_pc[1] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 6407 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Dell/Desktop/led_soft/db/altsyncram_qed1.tdf" 338 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.479 ns" { LERNEL:inst|cpu:the_cpu|F_pc[1] LERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 LERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~24 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~25 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~26 LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~27 LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.479 ns" { LERNEL:inst|cpu:the_cpu|F_pc[1] {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[1]~3 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[2]~5 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[3]~7 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[4]~9 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[5]~11 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[6]~13 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[7]~15 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[8]~17 {} LERNEL:inst|cpu:the_cpu|F_pc_plus_one[9]~18 {} LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~24 {} LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~25 {} LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~26 {} LERNEL:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~27 {} LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 {} } { 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.255ns 0.787ns 0.444ns 0.240ns 2.277ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.271ns 0.150ns 0.150ns 0.142ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~portb_address_reg9 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|F_pc[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|F_pc[1] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.865 ns register " "Info: tsu for register \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.865 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.313 ns + Longest pin register " "Info: + Longest pin to register delay is 7.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.651 ns) + CELL(0.420 ns) 5.071 ns sld_hub:sld_hub_inst\|irf_proc~2 2 COMB LCCOMB_X48_Y23_N18 3 " "Info: 2: + IC(4.651 ns) + CELL(0.420 ns) = 5.071 ns; Loc. = LCCOMB_X48_Y23_N18; Fanout = 3; COMB Node = 'sld_hub:sld_hub_inst\|irf_proc~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.393 ns) 5.924 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~31 3 COMB LCCOMB_X49_Y23_N10 4 " "Info: 3: + IC(0.460 ns) + CELL(0.393 ns) = 5.924 ns; Loc. = LCCOMB_X49_Y23_N10; Fanout = 4; COMB Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~31'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|irf_reg[1][0]~31 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.660 ns) 7.313 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\] 4 REG LCFF_X48_Y26_N3 40 " "Info: 4: + IC(0.729 ns) + CELL(0.660 ns) = 7.313 ns; Loc. = LCFF_X48_Y26_N3; Fanout = 40; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { sld_hub:sld_hub_inst|irf_reg[1][0]~31 sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.473 ns ( 20.14 % ) " "Info: Total cell delay = 1.473 ns ( 20.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.840 ns ( 79.86 % ) " "Info: Total interconnect delay = 5.840 ns ( 79.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|irf_reg[1][0]~31 sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~2 {} sld_hub:sld_hub_inst|irf_reg[1][0]~31 {} sld_hub:sld_hub_inst|irf_reg[1][1] {} } { 0.000ns 4.651ns 0.460ns 0.729ns } { 0.000ns 0.420ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.412 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 4.412 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\] 3 REG LCFF_X48_Y26_N3 40 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 4.412 ns; Loc. = LCFF_X48_Y26_N3; Fanout = 40; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.17 % ) " "Info: Total cell delay = 0.537 ns ( 12.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.875 ns ( 87.83 % ) " "Info: Total interconnect delay = 3.875 ns ( 87.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][1] {} } { 0.000ns 2.874ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|irf_reg[1][0]~31 sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~2 {} sld_hub:sld_hub_inst|irf_reg[1][0]~31 {} sld_hub:sld_hub_inst|irf_reg[1][1] {} } { 0.000ns 4.651ns 0.460ns 0.729ns } { 0.000ns 0.420ns 0.393ns 0.660ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][1] {} } { 0.000ns 2.874ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[3\] LERNEL:inst\|pio:the_pio\|data_out\[3\] 9.213 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[3\]\" through register \"LERNEL:inst\|pio:the_pio\|data_out\[3\]\" is 9.213 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.683 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2080 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2080; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns LERNEL:inst\|pio:the_pio\|data_out\[3\] 3 REG LCFF_X44_Y19_N1 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X44_Y19_N1; Fanout = 2; REG Node = 'LERNEL:inst\|pio:the_pio\|data_out\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLOCK_50~clkctrl LERNEL:inst|pio:the_pio|data_out[3] } "NODE_NAME" } } { "pio.v" "" { Text "C:/Users/Dell/Desktop/led_soft/pio.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|pio:the_pio|data_out[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|pio:the_pio|data_out[3] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pio.v" "" { Text "C:/Users/Dell/Desktop/led_soft/pio.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.280 ns + Longest register pin " "Info: + Longest register to pin delay is 6.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LERNEL:inst\|pio:the_pio\|data_out\[3\] 1 REG LCFF_X44_Y19_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y19_N1; Fanout = 2; REG Node = 'LERNEL:inst\|pio:the_pio\|data_out\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LERNEL:inst|pio:the_pio|data_out[3] } "NODE_NAME" } } { "pio.v" "" { Text "C:/Users/Dell/Desktop/led_soft/pio.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.492 ns) + CELL(2.788 ns) 6.280 ns LEDG\[3\] 2 PIN PIN_V18 0 " "Info: 2: + IC(3.492 ns) + CELL(2.788 ns) = 6.280 ns; Loc. = PIN_V18; Fanout = 0; PIN Node = 'LEDG\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { LERNEL:inst|pio:the_pio|data_out[3] LEDG[3] } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 184 496 672 200 "LEDG\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 44.39 % ) " "Info: Total cell delay = 2.788 ns ( 44.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.492 ns ( 55.61 % ) " "Info: Total interconnect delay = 3.492 ns ( 55.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { LERNEL:inst|pio:the_pio|data_out[3] LEDG[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { LERNEL:inst|pio:the_pio|data_out[3] {} LEDG[3] {} } { 0.000ns 3.492ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|pio:the_pio|data_out[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|pio:the_pio|data_out[3] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { LERNEL:inst|pio:the_pio|data_out[3] LEDG[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { LERNEL:inst|pio:the_pio|data_out[3] {} LEDG[3] {} } { 0.000ns 3.492ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.158 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.158 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.438 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.438 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X46_Y21_N27 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = LCFF_X46_Y21_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.901 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.546 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.313 ns) + CELL(0.149 ns) 3.462 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder 2 COMB LCCOMB_X46_Y21_N26 1 " "Info: 2: + IC(3.313 ns) + CELL(0.149 ns) = 3.462 ns; Loc. = LCCOMB_X46_Y21_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.462 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.546 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X46_Y21_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.546 ns; Loc. = LCFF_X46_Y21_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 6.57 % ) " "Info: Total cell delay = 0.233 ns ( 6.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.313 ns ( 93.43 % ) " "Info: Total interconnect delay = 3.313 ns ( 93.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.546 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.546 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 3.313ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.546 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.546 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 3.313ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 10:51:47 2018 " "Info: Processing ended: Tue Mar 20 10:51:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
