
*** Running vivado
    with args -log soc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source soc_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado files/I_CHIP_2024/manufactured_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 352.605 ; gain = 32.258
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/impl_1/{E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.cache/ip} 
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 386.629 ; gain = 29.988
Command: link_design -top soc_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_8/soc_axi_bram_ctrl_0_8.dcp' for cell 'soc_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_bram_7/soc_axi_bram_ctrl_0_bram_7.dcp' for cell 'soc_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_intc_0_1/soc_axi_intc_0_1.dcp' for cell 'soc_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_uartlite_0_4/soc_axi_uartlite_0_4.dcp' for cell 'soc_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2.dcp' for cell 'soc_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_hardware_accelerator_0_6/soc_hardware_accelerator_0_6.dcp' for cell 'soc_i/hardware_accelerator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_mdm_1_2/soc_mdm_1_2.dcp' for cell 'soc_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_microblaze_0_1/soc_microblaze_0_1.dcp' for cell 'soc_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_rst_clk_wiz_1_100M_2/soc_rst_clk_wiz_1_100M_2.dcp' for cell 'soc_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_xbar_12/soc_xbar_12.dcp' for cell 'soc_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_xbar_26/soc_xbar_26.dcp' for cell 'soc_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_dlmb_bram_if_cntlr_2/soc_dlmb_bram_if_cntlr_2.dcp' for cell 'soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_dlmb_v10_2/soc_dlmb_v10_2.dcp' for cell 'soc_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_ilmb_bram_if_cntlr_2/soc_ilmb_bram_if_cntlr_2.dcp' for cell 'soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_ilmb_v10_2/soc_ilmb_v10_2.dcp' for cell 'soc_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_lmb_bram_2/soc_lmb_bram_2.dcp' for cell 'soc_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 2761 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_microblaze_0_1/soc_microblaze_0_1.xdc] for cell 'soc_i/microblaze_0/U0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_microblaze_0_1/soc_microblaze_0_1.xdc] for cell 'soc_i/microblaze_0/U0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_mdm_1_2/soc_mdm_1_2.xdc] for cell 'soc_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_mdm_1_2/soc_mdm_1_2.xdc:51]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2009.633 ; gain = 247.137
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_mdm_1_2/soc_mdm_1_2.xdc] for cell 'soc_i/mdm_1/U0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2_board.xdc] for cell 'soc_i/clk_wiz_1/inst'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2_board.xdc] for cell 'soc_i/clk_wiz_1/inst'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2.xdc] for cell 'soc_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2.xdc:57]
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2.xdc] for cell 'soc_i/clk_wiz_1/inst'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_rst_clk_wiz_1_100M_2/soc_rst_clk_wiz_1_100M_2_board.xdc] for cell 'soc_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_rst_clk_wiz_1_100M_2/soc_rst_clk_wiz_1_100M_2_board.xdc] for cell 'soc_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_rst_clk_wiz_1_100M_2/soc_rst_clk_wiz_1_100M_2.xdc] for cell 'soc_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_rst_clk_wiz_1_100M_2/soc_rst_clk_wiz_1_100M_2.xdc] for cell 'soc_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_uartlite_0_4/soc_axi_uartlite_0_4_board.xdc] for cell 'soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_uartlite_0_4/soc_axi_uartlite_0_4_board.xdc] for cell 'soc_i/axi_uartlite_0/U0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_uartlite_0_4/soc_axi_uartlite_0_4.xdc] for cell 'soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_uartlite_0_4/soc_axi_uartlite_0_4.xdc] for cell 'soc_i/axi_uartlite_0/U0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_intc_0_1/soc_axi_intc_0_1.xdc] for cell 'soc_i/axi_intc_0/U0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_intc_0_1/soc_axi_intc_0_1.xdc] for cell 'soc_i/axi_intc_0/U0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_dlmb_v10_2/soc_dlmb_v10_2.xdc] for cell 'soc_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_dlmb_v10_2/soc_dlmb_v10_2.xdc] for cell 'soc_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_ilmb_v10_2/soc_ilmb_v10_2.xdc] for cell 'soc_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_ilmb_v10_2/soc_ilmb_v10_2.xdc] for cell 'soc_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_intc_0_1/soc_axi_intc_0_1_clocks.xdc] for cell 'soc_i/axi_intc_0/U0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_intc_0_1/soc_axi_intc_0_1_clocks.xdc] for cell 'soc_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell soc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'soc_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_microblaze_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2017.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 261 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 162 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:18 . Memory (MB): peak = 2017.207 ; gain = 1630.578
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.207 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 278dc7b76

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2029.496 ; gain = 12.043

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 3416 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f3f5a45e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2122.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 138 cells and removed 246 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 278338e38

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2122.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 15 cells and removed 64 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 233c36a7e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2122.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 626 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG soc_i/clk_wiz_1/inst/clk_out1_soc_clk_wiz_1_2_BUFG_inst to drive 0 load(s) on clock net soc_i/clk_wiz_1/inst/clk_out1_soc_clk_wiz_1_2_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1afdebefa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2122.215 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 229760152

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2122.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20e455cc9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 2122.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             138  |             246  |                                              3  |
|  Constant propagation         |              15  |              64  |                                              0  |
|  Sweep                        |               0  |             626  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.437 . Memory (MB): peak = 2122.215 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16b9342d8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2122.215 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.774 | TNS=-34.758 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 128
Ending PowerOpt Patch Enables Task | Checksum: 17325b772

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4480.750 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17325b772

Time (s): cpu = 00:02:40 ; elapsed = 00:01:58 . Memory (MB): peak = 4480.750 ; gain = 2358.535

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1a0a5b5d2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 4480.750 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1a0a5b5d2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 4480.750 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4480.750 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a0a5b5d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:43 ; elapsed = 00:03:29 . Memory (MB): peak = 4480.750 ; gain = 2463.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 4480.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/impl_1/soc_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file soc_wrapper_drc_opted.rpt -pb soc_wrapper_drc_opted.pb -rpx soc_wrapper_drc_opted.rpx
Command: report_drc -file soc_wrapper_drc_opted.rpt -pb soc_wrapper_drc_opted.pb -rpx soc_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/impl_1/soc_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4480.750 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 4480.750 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 160f0cc85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 4480.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13ec46cdd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dd3233bf

Time (s): cpu = 00:01:28 ; elapsed = 00:01:11 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dd3233bf

Time (s): cpu = 00:01:28 ; elapsed = 00:01:11 . Memory (MB): peak = 4480.750 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1dd3233bf

Time (s): cpu = 00:01:29 ; elapsed = 00:01:12 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 176e43bf2

Time (s): cpu = 00:03:53 ; elapsed = 00:02:43 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/rd_address_reg[4]_19[2]. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[73] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[69] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[72] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[66] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[65] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_16__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[79] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[71] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[76] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[78] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[77] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[64] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_17__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[67] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[74] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[70] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[75] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[68] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[80] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[139] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_6__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[130] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_15__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[138] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[135] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_10__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[144] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[141] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_4__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[140] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[133] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_12__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[136] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_9__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[129] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_16__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[142] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[134] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_11__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[143] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[128] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_17__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[131] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_14__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[132] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_13__3 could not be replicated
INFO: [Physopt 32-117] Net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/mux_0_out[137] could not be optimized because driver soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/multiplied_i_8__3 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 4480.750 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           10  |              0  |                     1  |           0  |           1  |  00:00:08  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           10  |              0  |                     1  |           0  |           6  |  00:00:09  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 20be67ebe

Time (s): cpu = 00:08:23 ; elapsed = 00:07:34 . Memory (MB): peak = 4480.750 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c47e4cd8

Time (s): cpu = 00:08:34 ; elapsed = 00:07:47 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c47e4cd8

Time (s): cpu = 00:08:36 ; elapsed = 00:07:48 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17ec70f1f

Time (s): cpu = 00:08:52 ; elapsed = 00:08:00 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ee2bacab

Time (s): cpu = 00:08:55 ; elapsed = 00:08:03 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 15b35fc60

Time (s): cpu = 00:08:56 ; elapsed = 00:08:05 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12cd34d8d

Time (s): cpu = 00:09:35 ; elapsed = 00:08:42 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1b2cbd4c8

Time (s): cpu = 00:09:48 ; elapsed = 00:08:55 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 16bb8838b

Time (s): cpu = 00:09:50 ; elapsed = 00:08:57 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 17247471a

Time (s): cpu = 00:10:12 ; elapsed = 00:09:21 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 207eb4e2c

Time (s): cpu = 00:10:52 ; elapsed = 00:09:43 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 24a6dc0fb

Time (s): cpu = 00:11:05 ; elapsed = 00:10:00 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 16ca63696

Time (s): cpu = 00:11:06 ; elapsed = 00:10:01 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 258283b97

Time (s): cpu = 00:13:58 ; elapsed = 00:20:25 . Memory (MB): peak = 4480.750 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 258283b97

Time (s): cpu = 00:13:59 ; elapsed = 00:20:26 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b1ae5a96

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/SR[0], inserted BUFG to drive 8747 loads.
INFO: [Place 46-35] Processed net soc_i/hardware_accelerator_0/inst/hardware_accelerator_i/controller_0/inst/RSTB, inserted BUFG to drive 6399 loads.
INFO: [Place 46-35] Processed net soc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 3267 loads.
INFO: [Place 46-45] Replicated bufg driver soc_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 3 candidate nets, 3 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e37dc7b3

Time (s): cpu = 00:15:33 ; elapsed = 00:21:36 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.112. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15311c71d

Time (s): cpu = 00:18:05 ; elapsed = 00:24:25 . Memory (MB): peak = 4480.750 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15311c71d

Time (s): cpu = 00:18:06 ; elapsed = 00:24:26 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15311c71d

Time (s): cpu = 00:18:19 ; elapsed = 00:24:37 . Memory (MB): peak = 4480.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22210d951

Time (s): cpu = 00:18:33 ; elapsed = 00:24:52 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 4480.750 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 218f6ab91

Time (s): cpu = 00:18:34 ; elapsed = 00:24:53 . Memory (MB): peak = 4480.750 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 218f6ab91

Time (s): cpu = 00:18:35 ; elapsed = 00:24:53 . Memory (MB): peak = 4480.750 ; gain = 0.000
Ending Placer Task | Checksum: 1f019d783

Time (s): cpu = 00:18:35 ; elapsed = 00:24:54 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
192 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:18:45 ; elapsed = 00:25:00 . Memory (MB): peak = 4480.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4480.750 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/impl_1/soc_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file soc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file soc_wrapper_utilization_placed.rpt -pb soc_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 4480.750 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d542792c ConstDB: 0 ShapeSum: 4bd84c23 RouteDB: ceff1234

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 121ee0275

Time (s): cpu = 00:02:35 ; elapsed = 00:01:52 . Memory (MB): peak = 4480.750 ; gain = 0.000
Post Restoration Checksum: NetGraph: 2a2718c6 NumContArr: 992a8ec0 Constraints: e4fea3b3 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a8504b39

Time (s): cpu = 00:02:36 ; elapsed = 00:01:53 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a8504b39

Time (s): cpu = 00:02:37 ; elapsed = 00:01:54 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a8504b39

Time (s): cpu = 00:02:37 ; elapsed = 00:01:54 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 159695d1f

Time (s): cpu = 00:02:46 ; elapsed = 00:02:04 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 29518b221

Time (s): cpu = 00:04:07 ; elapsed = 00:02:53 . Memory (MB): peak = 4480.750 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.361  | TNS=0.000  | WHS=-0.462 | THS=-3.763 |

Phase 2 Router Initialization | Checksum: 30aa2f81a

Time (s): cpu = 00:05:18 ; elapsed = 00:03:36 . Memory (MB): peak = 4480.750 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 28413513c

Time (s): cpu = 00:06:22 ; elapsed = 00:04:16 . Memory (MB): peak = 4480.750 ; gain = 0.000

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.31|     4x4|      0.07|   16x16|      1.06|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.80|     8x8|      0.62|   32x32|      1.73|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.22|     1x1|      0.01|   32x32|      1.87|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.29|     4x4|      0.05|   32x32|      1.53|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X39Y48->INT_X50Y75 (CLEM_X39Y48->CLEL_R_X50Y75)
	INT_X40Y64->INT_X47Y71 (CMT_L_X40Y60->CLEL_R_X47Y71)
	INT_X40Y56->INT_X47Y63 (XIPHY_BYTE_L_X40Y45->CLEL_R_X47Y63)
	INT_X40Y63->INT_X47Y70 (CMT_L_X40Y60->CLEL_R_X47Y70)
	INT_X40Y55->INT_X47Y62 (XIPHY_BYTE_L_X40Y45->CLEL_R_X47Y62)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X37Y56->INT_X52Y71 (URAM_URAM_DELAY_FT_X36Y45->CLEL_R_X52Y71)
	INT_X37Y55->INT_X52Y70 (URAM_URAM_DELAY_FT_X36Y45->CLEL_R_X52Y70)
	INT_X37Y54->INT_X52Y69 (URAM_URAM_DELAY_FT_X36Y45->CLEL_R_X52Y69)
	INT_X37Y57->INT_X52Y72 (URAM_URAM_DELAY_FT_X36Y45->CLEL_R_X52Y72)
SOUTH
	INT_X35Y51->INT_X50Y82 (CLEL_L_X35Y51->CLEL_R_X50Y82)
	INT_X35Y56->INT_X50Y71 (CLEL_L_X35Y56->CLEL_R_X50Y71)
	INT_X35Y55->INT_X50Y70 (CLEL_L_X35Y55->CLEL_R_X50Y70)
	INT_X35Y54->INT_X50Y69 (CLEL_L_X35Y54->CLEL_R_X50Y69)
	INT_X35Y53->INT_X50Y68 (CLEL_L_X35Y53->CLEL_R_X50Y68)
EAST
	INT_X37Y45->INT_X52Y84 (URAM_URAM_DELAY_FT_X36Y45->CLEL_R_X52Y84)
	INT_X32Y56->INT_X47Y71 (CLEM_X32Y56->CLEL_R_X47Y71)
	INT_X32Y70->INT_X47Y85 (CLEM_X32Y70->CLEL_R_X47Y85)
	INT_X32Y69->INT_X47Y84 (CLEM_X32Y69->CLEL_R_X47Y84)
	INT_X32Y68->INT_X47Y83 (CLEM_X32Y68->CLEL_R_X47Y83)
WEST
	INT_X35Y52->INT_X50Y83 (CLEL_L_X35Y52->CLEL_R_X50Y83)
	INT_X34Y56->INT_X49Y71 (CLEM_X34Y56->CLEL_R_X49Y71)
	INT_X34Y65->INT_X49Y80 (CLEM_X34Y65->CLEL_R_X49Y80)
	INT_X34Y64->INT_X49Y79 (CLEM_X34Y64->CLEL_R_X49Y79)
	INT_X34Y63->INT_X49Y78 (CLEM_X34Y63->CLEL_R_X49Y78)

INFO: [Route 35-448] Estimated routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24646
 Number of Nodes with overlaps = 5663
 Number of Nodes with overlaps = 2540
 Number of Nodes with overlaps = 1359
 Number of Nodes with overlaps = 755
 Number of Nodes with overlaps = 463
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 31
