<MODULE>
Transmitter_Project_2
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0000,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,011F,NO
</SEGMENTS>

<LOCALS>
L007013?,R_CSEG,00C4,0000
L007012?,R_CSEG,00BE,0000
L007010?,R_CSEG,00B2,0000
L1,R_CSEG,005A,0000
L2,R_CSEG,0058,0000
L3,R_CSEG,0056,0000
Lz1,R_CSEG,0068,0000
Lz2,R_CSEG,0066,0000
Lz3,R_CSEG,0064,0000
L012010?,R_CSEG,0105,0000
L006005?,R_CSEG,00A1,0000
L006001?,R_CSEG,0078,0000
L007004?,R_CSEG,00E5,0000
L007001?,R_CSEG,00AF,0000
L012006?,R_CSEG,0117,0000
L012004?,R_CSEG,0111,0000
L012002?,R_CSEG,010B,0000
</LOCALS>

<PUBLICS>
_main,R_CSEG,0105,0000
_moveCloser,R_CSEG,00ED,0000
_moveFurther,R_CSEG,00F3,0000
__c51_external_startup,R_CSEG,0000,0000
_Wait_X_Time,R_CSEG,0070,0000
_wait_bit_time,R_CSEG,0054,0000
_prlPark,R_CSEG,00FF,0000
_Wait_1ms,R_CSEG,0062,0000
_pwmcounter,R_CSEG,004F,0000
_rotate180,R_CSEG,00F9,0000
_tx_byte,R_CSEG,00A2,0000
</PUBLICS>

<EXTERNALS>
_crt0,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE AT 000B>
02 addr16(_pwmcounter;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
75 E6 00
75 E7 FF
75 D6 00
75 D7 03
75 CE 7E
75 CF 00
75 C6 00
75 C7 00
75 8E 11
75 BE 00
75 BF 00
43 87 80
75 98 52
75 9B 00
75 9A FA
75 9B 1E
C2 8C
75 89 01
75 F4 FF
75 8C FF
75 F2 C2
75 8A C2
D2 8C
D2 A9
D2 AF
C2 90
D2 91
75 82 00
22
B2 90
B2 91
32
7A 02
79 C8
78 C8
D8 rel2(L1;)
D9 rel2(L2;)
DA rel2(L3;)
22
22
7A 02
79 05
78 5C
D8 rel2(Lz1;)
D9 rel2(Lz2;)
DA rel2(Lz3;)
22
22
AA 82
AB 83
7C 00
7D 00
C3
EC
9A
ED
64 80
8B F0
63 F0 80
95 F0
50 rel2(L006005?;)
C0 02
C0 03
C0 04
C0 05
12 addr16(_Wait_1ms;)  
D0 05
D0 04
D0 03
D0 02
0C
BC 00 rel3(L006001?;)
0D
80 rel2(L006001?;)
22
AA 82
C2 AF
C0 02
12 addr16(_wait_bit_time;)  
D0 02
7B 00
BB 08 rel3(L007010?;)
50 rel2(L007004?;)
8B F0
05 F0
7C 01
7D 00
80 rel2(L007013?;)
EC
2C
FC
ED
33
FD
D5 F0 rel3(L007012?;)
8A 06
7F 00
EE
52 04
EF
52 05
EC
4D
24 FF
92 AF
C0 02
C0 03
12 addr16(_wait_bit_time;)  
D0 03
D0 02
0B
80 rel2(L007001?;)
D2 AF
12 addr16(_wait_bit_time;)  
02 addr16(_wait_bit_time;)  
75 82 F5
02 addr16(_tx_byte;)  
75 82 FD
02 addr16(_tx_byte;)  
75 82 D5
02 addr16(_tx_byte;)  
75 82 86
02 addr16(_tx_byte;)  
30 A1 rel3(L012002?;)
12 addr16(_moveCloser;)  
30 A2 rel3(L012004?;)
12 addr16(_moveFurther;)  
30 A3 rel3(L012006?;)
12 addr16(_rotate180;)  
30 A4 rel3(L012010?;)
12 addr16(_prlPark;)  
80 rel2(L012010?;)
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
</CODE>

<CODE AT 000E>
</CODE>
