%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/schematic_MUXI2.tex
%%
%%  Purpose:        Schematic File for MUXI2
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Schematic (two stages, 2$T_{p}$/2$T_{n}$ stacked, 10T total)
    \begin{figure}[h] %\caption{Schematic}
        \begin{center}
            \begin{circuitdiagram}[draft*]{30}{51}
            \pin{2}{2.5}{L}{A0}
            \trans{nenh*}{6}{4}{R}{$M_{1NA0}$}{}
            \ground{8}{0.5}{D}  % ground below nmos
            \wire{8}{6.5}{16}{6.5}  % wire on nmos
            \trans{nenh*}{18}{4.5}{U}{$M_{1NS}$}{}
            \pin[\male]{19.5}{0.5}{D}{S}
            \wire{20}{6.5}{28}{6.5}  % wire on nmos
            \trans{nenh*}{24}{4.5}{U}{$M_{1NSB}$}{}
            \pin[\male]{25.5}{0.5}{D}{/S}

            \pin{2}{14.5}{L}{A0}
            \trans{penh*}{6}{13}{R}{}{$M_{1PA0}$}
            \power{8}{16.5}{U}{}  % power above pmos
            \wire{8}{10.5}{16}{10.5}  % wire on pmos
            \trans{penh*}{18}{12.5}{D}{}{$M_{1PS}$}
            \pin[\male]{19.5}{16.5}{U}{S}
            \wire{20}{10.5}{28}{10.5}  % wire on pmos
            \trans{penh*}{24}{12.5}{D}{}{$M_{1PSB}$}
            \pin[\male]{25.5}{16.5}{U}{/S}

            \pin{2}{20.5}{L}{A1}
            \trans{nenh*}{6}{22}{R}{$M_{1NA1}$}{}
            \ground{8}{18.5}{D}  % ground below nmos
            \wire{8}{24.5}{16}{24.5}  % wire on nmos
            \trans{nenh*}{18}{22.5}{U}{$M_{1NS}$}{}
            \pin[\male]{19.5}{18.5}{D}{S}
            \wire{20}{24.5}{28}{24.5}  % wire on nmos
            \trans{nenh*}{24}{22.5}{U}{$M_{1NSB}$}{}
            \pin[\male]{25.5}{18.5}{D}{/S}

            \pin{2}{32.5}{L}{A1}
            \trans{penh*}{6}{31}{R}{}{$M_{1PA0}$}
            \power{8}{34.5}{U}{}  % power above pmos
            \wire{8}{28.5}{16}{28.5}  % wire on pmos
            \trans{penh*}{18}{30.5}{D}{}{$M_{1PS}$}
            \pin[\male]{19.5}{34.5}{U}{S}
            \wire{20}{28.5}{28}{28.5}  % wire on pmos
            \trans{penh*}{24}{30.5}{D}{}{$M_{1PSB}$}
            \pin[\male]{25.5}{34.5}{U}{/S}

            \wire{27}{6.5}{27}{28.5}  % wire before pin Z
            \junct{27}{10.5}
            \junct{27}{24.5}
            \wire{27}{17}{28}{17}  % wire before pin Z
            \junct{27}{17}
            \pin{29}{17}{R}{Z}

            \pin{16}{43}{L}{S}
            \wire{17}{43}{19}{43}
            \pin[\male]{19}{43}{R}{S}
            \wire{18}{47.5}{18}{38.5}    % wire for next gates
            \junct{18}{43}
            \trans[\wireU{0.5}]{nenh*}{21}{40}{R}{$M_{1N0}$}{}
            \trans[\wireD{0.5}]{penh*}{21}{46}{R}{}{$M_{1P0}$}
            \ground{23}{36.5}{D}  % ground below nmos
            \power{23}{49.5}{U}{}  % power above pmos
            \wire{23}{43}{25}{43}    % wire before pin Z
            \junct{23}{43}
            \pin[\male]{25}{43}{R}{/S}  % pin Z
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
