v 4
file . "adder_tb.vhdl" "e0031029790cae2ba3e504165ab8b99c6e46c4d7" "20240219100131.037":
  entity adder_tb at 2( 1) + 5 on 29;
  architecture behav of adder_tb at 5( 50) + 5 on 30;
file . "full_adder.vhdl" "61192a505b3191b79407431a76e8c06160969f6b" "20240219100130.915":
  entity adder at 1( 0) + 1 on 27;
  architecture rtl of adder at 7( 224) + 5 on 28;
