
MCU_LAB_3_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c9c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002da8  08002da8  00003da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dcc  08002dcc  00004030  2**0
                  CONTENTS
  4 .ARM          00000000  08002dcc  08002dcc  00004030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002dcc  08002dcc  00004030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dcc  08002dcc  00003dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002dd0  08002dd0  00003dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  08002dd4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  20000030  08002e04  00004030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000198  08002e04  00004198  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008660  00000000  00000000  00004059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c80  00000000  00000000  0000c6b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  0000e340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007e1  00000000  00000000  0000edb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f17  00000000  00000000  0000f599  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c875  00000000  00000000  000264b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825c4  00000000  00000000  00032d25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b52e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028ac  00000000  00000000  000b532c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003d  00000000  00000000  000b7bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000030 	.word	0x20000030
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d90 	.word	0x08002d90

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000034 	.word	0x20000034
 8000148:	08002d90 	.word	0x08002d90

0800014c <isButtonPressed>:
int KeyReg[10] = {0};
int TimeOutForKeyPress =  500;
int button_long_pressed[10]={0};
int button_flag[10]={0};
int state[10] = {0};
int isButtonPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	@ (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	@ (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	2000009c 	.word	0x2000009c

08000180 <getKeyInput>:
		return 1;
	}
	return 0;
}

void getKeyInput(){
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
//  KeyReg2 = KeyReg1;
//  KeyReg1 = KeyReg0;
  KeyReg[0] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 8000186:	2108      	movs	r1, #8
 8000188:	4854      	ldr	r0, [pc, #336]	@ (80002dc <getKeyInput+0x15c>)
 800018a:	f001 fdd3 	bl	8001d34 <HAL_GPIO_ReadPin>
 800018e:	4603      	mov	r3, r0
 8000190:	461a      	mov	r2, r3
 8000192:	4b53      	ldr	r3, [pc, #332]	@ (80002e0 <getKeyInput+0x160>)
 8000194:	601a      	str	r2, [r3, #0]
  KeyReg[1] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000196:	2120      	movs	r1, #32
 8000198:	4850      	ldr	r0, [pc, #320]	@ (80002dc <getKeyInput+0x15c>)
 800019a:	f001 fdcb 	bl	8001d34 <HAL_GPIO_ReadPin>
 800019e:	4603      	mov	r3, r0
 80001a0:	461a      	mov	r2, r3
 80001a2:	4b4f      	ldr	r3, [pc, #316]	@ (80002e0 <getKeyInput+0x160>)
 80001a4:	605a      	str	r2, [r3, #4]
  KeyReg[2] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 80001a6:	2110      	movs	r1, #16
 80001a8:	484c      	ldr	r0, [pc, #304]	@ (80002dc <getKeyInput+0x15c>)
 80001aa:	f001 fdc3 	bl	8001d34 <HAL_GPIO_ReadPin>
 80001ae:	4603      	mov	r3, r0
 80001b0:	461a      	mov	r2, r3
 80001b2:	4b4b      	ldr	r3, [pc, #300]	@ (80002e0 <getKeyInput+0x160>)
 80001b4:	609a      	str	r2, [r3, #8]
//  KeyReg[5] = HAL_GPIO_ReadPin(BUTTON6_GPIO_Port, BUTTON6_Pin);
//  KeyReg[6] = HAL_GPIO_ReadPin(BUTTON7_GPIO_Port, BUTTON7_Pin);
//  KeyReg[7] = HAL_GPIO_ReadPin(BUTTON8_GPIO_Port, BUTTON8_Pin);
//  KeyReg[8] = HAL_GPIO_ReadPin(BUTTON9_GPIO_Port, BUTTON9_Pin);
//  KeyReg[9] = HAL_GPIO_ReadPin(BUTTON10_GPIO_Port, BUTTON10_Pin);
  for(int i=0;i<3;i++){
 80001b6:	2300      	movs	r3, #0
 80001b8:	607b      	str	r3, [r7, #4]
 80001ba:	e086      	b.n	80002ca <getKeyInput+0x14a>
	  switch(state[i]){
 80001bc:	4a49      	ldr	r2, [pc, #292]	@ (80002e4 <getKeyInput+0x164>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001c4:	2b04      	cmp	r3, #4
 80001c6:	d878      	bhi.n	80002ba <getKeyInput+0x13a>
 80001c8:	a201      	add	r2, pc, #4	@ (adr r2, 80001d0 <getKeyInput+0x50>)
 80001ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001ce:	bf00      	nop
 80001d0:	080001e5 	.word	0x080001e5
 80001d4:	08000207 	.word	0x08000207
 80001d8:	0800022b 	.word	0x0800022b
 80001dc:	0800024f 	.word	0x0800024f
 80001e0:	08000285 	.word	0x08000285
	  	case 0:	// KeyReg2 == NORMAL_STATE && KeyReg1 == NORMAL_STATE
		  button_flag[i] = 0;
 80001e4:	4a40      	ldr	r2, [pc, #256]	@ (80002e8 <getKeyInput+0x168>)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	2100      	movs	r1, #0
 80001ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  if(KeyReg[i] == PRESSED_STATE) state[i] = 1;
 80001ee:	4a3c      	ldr	r2, [pc, #240]	@ (80002e0 <getKeyInput+0x160>)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d161      	bne.n	80002be <getKeyInput+0x13e>
 80001fa:	4a3a      	ldr	r2, [pc, #232]	@ (80002e4 <getKeyInput+0x164>)
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	2101      	movs	r1, #1
 8000200:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000204:	e05b      	b.n	80002be <getKeyInput+0x13e>
		case 1:	// KeyReg2 == NORMAL_STATE && KeyReg1 == PRESSED_STATE
			if (KeyReg[i] == PRESSED_STATE)
 8000206:	4a36      	ldr	r2, [pc, #216]	@ (80002e0 <getKeyInput+0x160>)
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800020e:	2b00      	cmp	r3, #0
 8000210:	d105      	bne.n	800021e <getKeyInput+0x9e>
				state[i] = 3;
 8000212:	4a34      	ldr	r2, [pc, #208]	@ (80002e4 <getKeyInput+0x164>)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	2103      	movs	r1, #3
 8000218:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			else
				state[i] = 2;
			break;
 800021c:	e052      	b.n	80002c4 <getKeyInput+0x144>
				state[i] = 2;
 800021e:	4a31      	ldr	r2, [pc, #196]	@ (80002e4 <getKeyInput+0x164>)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	2102      	movs	r1, #2
 8000224:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000228:	e04c      	b.n	80002c4 <getKeyInput+0x144>
		case 2:	// KeyReg2 == PRESSED_STATE && KeyReg1 == NORMAL_STATE
			if (KeyReg[i] == PRESSED_STATE)
 800022a:	4a2d      	ldr	r2, [pc, #180]	@ (80002e0 <getKeyInput+0x160>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000232:	2b00      	cmp	r3, #0
 8000234:	d105      	bne.n	8000242 <getKeyInput+0xc2>
				state[i] = 1;
 8000236:	4a2b      	ldr	r2, [pc, #172]	@ (80002e4 <getKeyInput+0x164>)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2101      	movs	r1, #1
 800023c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			else
				state[i] = 0;
			break;
 8000240:	e040      	b.n	80002c4 <getKeyInput+0x144>
				state[i] = 0;
 8000242:	4a28      	ldr	r2, [pc, #160]	@ (80002e4 <getKeyInput+0x164>)
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	2100      	movs	r1, #0
 8000248:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 800024c:	e03a      	b.n	80002c4 <getKeyInput+0x144>
		case 3:	// KeyReg2 == PRESSED_STATE && KeyReg1 == PRESSED_STATE
			if (KeyReg[i] == PRESSED_STATE) {
 800024e:	4a24      	ldr	r2, [pc, #144]	@ (80002e0 <getKeyInput+0x160>)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000256:	2b00      	cmp	r3, #0
 8000258:	d10e      	bne.n	8000278 <getKeyInput+0xf8>
				button_flag[i] = 1;
 800025a:	4a23      	ldr	r2, [pc, #140]	@ (80002e8 <getKeyInput+0x168>)
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2101      	movs	r1, #1
 8000260:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				TimeOutForKeyPress = 500;
 8000264:	4b21      	ldr	r3, [pc, #132]	@ (80002ec <getKeyInput+0x16c>)
 8000266:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800026a:	601a      	str	r2, [r3, #0]
				state[i] = 4;
 800026c:	4a1d      	ldr	r2, [pc, #116]	@ (80002e4 <getKeyInput+0x164>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	2104      	movs	r1, #4
 8000272:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			} else
				state[i] = 1;
			break;
 8000276:	e025      	b.n	80002c4 <getKeyInput+0x144>
				state[i] = 1;
 8000278:	4a1a      	ldr	r2, [pc, #104]	@ (80002e4 <getKeyInput+0x164>)
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2101      	movs	r1, #1
 800027e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000282:	e01f      	b.n	80002c4 <getKeyInput+0x144>
		case 4: // KeyReg2 == NORMAL_STATE && KeyReg1 == NORMAL_STATE && KeyReg0 = PRESSED_STATE
			if (KeyReg[i] != PRESSED_STATE) {
 8000284:	4a16      	ldr	r2, [pc, #88]	@ (80002e0 <getKeyInput+0x160>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800028c:	2b00      	cmp	r3, #0
 800028e:	d005      	beq.n	800029c <getKeyInput+0x11c>
				state[i] = 1;
 8000290:	4a14      	ldr	r2, [pc, #80]	@ (80002e4 <getKeyInput+0x164>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	2101      	movs	r1, #1
 8000296:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 800029a:	e013      	b.n	80002c4 <getKeyInput+0x144>
			}
			TimeOutForKeyPress--;
 800029c:	4b13      	ldr	r3, [pc, #76]	@ (80002ec <getKeyInput+0x16c>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	3b01      	subs	r3, #1
 80002a2:	4a12      	ldr	r2, [pc, #72]	@ (80002ec <getKeyInput+0x16c>)
 80002a4:	6013      	str	r3, [r2, #0]
			if (TimeOutForKeyPress == 0) button_long_pressed[i] = 1;
 80002a6:	4b11      	ldr	r3, [pc, #68]	@ (80002ec <getKeyInput+0x16c>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d109      	bne.n	80002c2 <getKeyInput+0x142>
 80002ae:	4a10      	ldr	r2, [pc, #64]	@ (80002f0 <getKeyInput+0x170>)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	2101      	movs	r1, #1
 80002b4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 80002b8:	e003      	b.n	80002c2 <getKeyInput+0x142>
		default:
			break;
 80002ba:	bf00      	nop
 80002bc:	e002      	b.n	80002c4 <getKeyInput+0x144>
			break;
 80002be:	bf00      	nop
 80002c0:	e000      	b.n	80002c4 <getKeyInput+0x144>
			break;
 80002c2:	bf00      	nop
  for(int i=0;i<3;i++){
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	3301      	adds	r3, #1
 80002c8:	607b      	str	r3, [r7, #4]
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	2b02      	cmp	r3, #2
 80002ce:	f77f af75 	ble.w	80001bc <getKeyInput+0x3c>
	  }
  }
}
 80002d2:	bf00      	nop
 80002d4:	bf00      	nop
 80002d6:	3708      	adds	r7, #8
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	40010c00 	.word	0x40010c00
 80002e0:	2000004c 	.word	0x2000004c
 80002e4:	200000c4 	.word	0x200000c4
 80002e8:	2000009c 	.word	0x2000009c
 80002ec:	20000000 	.word	0x20000000
 80002f0:	20000074 	.word	0x20000074

080002f4 <fsm_autorun>:
 */
#include "global.h"
#include "fsm_autorun.h"
int status_fsm = INIT;
int index_led = 0;
void fsm_autorun(){
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
	if(button_flag[0] && status_fsm <= INIT) status_fsm = INIT_MANUAL;
 80002f8:	4bc6      	ldr	r3, [pc, #792]	@ (8000614 <fsm_autorun+0x320>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d006      	beq.n	800030e <fsm_autorun+0x1a>
 8000300:	4bc5      	ldr	r3, [pc, #788]	@ (8000618 <fsm_autorun+0x324>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	2b04      	cmp	r3, #4
 8000306:	dc02      	bgt.n	800030e <fsm_autorun+0x1a>
 8000308:	4bc3      	ldr	r3, [pc, #780]	@ (8000618 <fsm_autorun+0x324>)
 800030a:	2208      	movs	r2, #8
 800030c:	601a      	str	r2, [r3, #0]
	switch(status_fsm){
 800030e:	4bc2      	ldr	r3, [pc, #776]	@ (8000618 <fsm_autorun+0x324>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	2b04      	cmp	r3, #4
 8000314:	f200 8176 	bhi.w	8000604 <fsm_autorun+0x310>
 8000318:	a201      	add	r2, pc, #4	@ (adr r2, 8000320 <fsm_autorun+0x2c>)
 800031a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800031e:	bf00      	nop
 8000320:	080003e7 	.word	0x080003e7
 8000324:	08000449 	.word	0x08000449
 8000328:	080005a5 	.word	0x080005a5
 800032c:	080004f7 	.word	0x080004f7
 8000330:	08000335 	.word	0x08000335
	case INIT:
		status_fsm = RED_GREEN;
 8000334:	4bb8      	ldr	r3, [pc, #736]	@ (8000618 <fsm_autorun+0x324>)
 8000336:	2200      	movs	r2, #0
 8000338:	601a      	str	r2, [r3, #0]
		setTimer(1, 1000*red_time);
 800033a:	4bb8      	ldr	r3, [pc, #736]	@ (800061c <fsm_autorun+0x328>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000342:	fb02 f303 	mul.w	r3, r2, r3
 8000346:	4619      	mov	r1, r3
 8000348:	2001      	movs	r0, #1
 800034a:	f001 f991 	bl	8001670 <setTimer>
		setTimer(2, 1000*green_time);
 800034e:	4bb4      	ldr	r3, [pc, #720]	@ (8000620 <fsm_autorun+0x32c>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000356:	fb02 f303 	mul.w	r3, r2, r3
 800035a:	4619      	mov	r1, r3
 800035c:	2002      	movs	r0, #2
 800035e:	f001 f987 	bl	8001670 <setTimer>
		setTimer(3,	200);
 8000362:	21c8      	movs	r1, #200	@ 0xc8
 8000364:	2003      	movs	r0, #3
 8000366:	f001 f983 	bl	8001670 <setTimer>
		setTimer(4, 1000);
 800036a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800036e:	2004      	movs	r0, #4
 8000370:	f001 f97e 	bl	8001670 <setTimer>

		update7SegBuffer(0,red_time/10);
 8000374:	4ba9      	ldr	r3, [pc, #676]	@ (800061c <fsm_autorun+0x328>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4aaa      	ldr	r2, [pc, #680]	@ (8000624 <fsm_autorun+0x330>)
 800037a:	fb82 1203 	smull	r1, r2, r2, r3
 800037e:	1092      	asrs	r2, r2, #2
 8000380:	17db      	asrs	r3, r3, #31
 8000382:	1ad3      	subs	r3, r2, r3
 8000384:	4619      	mov	r1, r3
 8000386:	2000      	movs	r0, #0
 8000388:	f000 fea0 	bl	80010cc <update7SegBuffer>
		update7SegBuffer(1,red_time%10);
 800038c:	4ba3      	ldr	r3, [pc, #652]	@ (800061c <fsm_autorun+0x328>)
 800038e:	681a      	ldr	r2, [r3, #0]
 8000390:	4ba4      	ldr	r3, [pc, #656]	@ (8000624 <fsm_autorun+0x330>)
 8000392:	fb83 1302 	smull	r1, r3, r3, r2
 8000396:	1099      	asrs	r1, r3, #2
 8000398:	17d3      	asrs	r3, r2, #31
 800039a:	1ac9      	subs	r1, r1, r3
 800039c:	460b      	mov	r3, r1
 800039e:	009b      	lsls	r3, r3, #2
 80003a0:	440b      	add	r3, r1
 80003a2:	005b      	lsls	r3, r3, #1
 80003a4:	1ad1      	subs	r1, r2, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	f000 fe90 	bl	80010cc <update7SegBuffer>
		update7SegBuffer(2, green_time/10);
 80003ac:	4b9c      	ldr	r3, [pc, #624]	@ (8000620 <fsm_autorun+0x32c>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4a9c      	ldr	r2, [pc, #624]	@ (8000624 <fsm_autorun+0x330>)
 80003b2:	fb82 1203 	smull	r1, r2, r2, r3
 80003b6:	1092      	asrs	r2, r2, #2
 80003b8:	17db      	asrs	r3, r3, #31
 80003ba:	1ad3      	subs	r3, r2, r3
 80003bc:	4619      	mov	r1, r3
 80003be:	2002      	movs	r0, #2
 80003c0:	f000 fe84 	bl	80010cc <update7SegBuffer>
		update7SegBuffer(3, green_time%10);
 80003c4:	4b96      	ldr	r3, [pc, #600]	@ (8000620 <fsm_autorun+0x32c>)
 80003c6:	681a      	ldr	r2, [r3, #0]
 80003c8:	4b96      	ldr	r3, [pc, #600]	@ (8000624 <fsm_autorun+0x330>)
 80003ca:	fb83 1302 	smull	r1, r3, r3, r2
 80003ce:	1099      	asrs	r1, r3, #2
 80003d0:	17d3      	asrs	r3, r2, #31
 80003d2:	1ac9      	subs	r1, r1, r3
 80003d4:	460b      	mov	r3, r1
 80003d6:	009b      	lsls	r3, r3, #2
 80003d8:	440b      	add	r3, r1
 80003da:	005b      	lsls	r3, r3, #1
 80003dc:	1ad1      	subs	r1, r2, r3
 80003de:	2003      	movs	r0, #3
 80003e0:	f000 fe74 	bl	80010cc <update7SegBuffer>
		break;
 80003e4:	e125      	b.n	8000632 <fsm_autorun+0x33e>
	case RED_GREEN:
		led_red_and_green();
 80003e6:	f000 fe8b 	bl	8001100 <led_red_and_green>
		if(flag_timer[2] == 1){
 80003ea:	4b8f      	ldr	r3, [pc, #572]	@ (8000628 <fsm_autorun+0x334>)
 80003ec:	689b      	ldr	r3, [r3, #8]
 80003ee:	2b01      	cmp	r3, #1
 80003f0:	f040 810a 	bne.w	8000608 <fsm_autorun+0x314>
			status_fsm = RED_YELLOW;
 80003f4:	4b88      	ldr	r3, [pc, #544]	@ (8000618 <fsm_autorun+0x324>)
 80003f6:	2201      	movs	r2, #1
 80003f8:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000*yellow_time);
 80003fa:	4b8c      	ldr	r3, [pc, #560]	@ (800062c <fsm_autorun+0x338>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000402:	fb02 f303 	mul.w	r3, r2, r3
 8000406:	4619      	mov	r1, r3
 8000408:	2002      	movs	r0, #2
 800040a:	f001 f931 	bl	8001670 <setTimer>
			update7SegBuffer(2, yellow_time/10);
 800040e:	4b87      	ldr	r3, [pc, #540]	@ (800062c <fsm_autorun+0x338>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	4a84      	ldr	r2, [pc, #528]	@ (8000624 <fsm_autorun+0x330>)
 8000414:	fb82 1203 	smull	r1, r2, r2, r3
 8000418:	1092      	asrs	r2, r2, #2
 800041a:	17db      	asrs	r3, r3, #31
 800041c:	1ad3      	subs	r3, r2, r3
 800041e:	4619      	mov	r1, r3
 8000420:	2002      	movs	r0, #2
 8000422:	f000 fe53 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(3, yellow_time%10);
 8000426:	4b81      	ldr	r3, [pc, #516]	@ (800062c <fsm_autorun+0x338>)
 8000428:	681a      	ldr	r2, [r3, #0]
 800042a:	4b7e      	ldr	r3, [pc, #504]	@ (8000624 <fsm_autorun+0x330>)
 800042c:	fb83 1302 	smull	r1, r3, r3, r2
 8000430:	1099      	asrs	r1, r3, #2
 8000432:	17d3      	asrs	r3, r2, #31
 8000434:	1ac9      	subs	r1, r1, r3
 8000436:	460b      	mov	r3, r1
 8000438:	009b      	lsls	r3, r3, #2
 800043a:	440b      	add	r3, r1
 800043c:	005b      	lsls	r3, r3, #1
 800043e:	1ad1      	subs	r1, r2, r3
 8000440:	2003      	movs	r0, #3
 8000442:	f000 fe43 	bl	80010cc <update7SegBuffer>
		}
		break;
 8000446:	e0df      	b.n	8000608 <fsm_autorun+0x314>
	case RED_YELLOW:
		led_red_and_yellow();
 8000448:	f000 fe84 	bl	8001154 <led_red_and_yellow>
		if(flag_timer[2] == 1){
 800044c:	4b76      	ldr	r3, [pc, #472]	@ (8000628 <fsm_autorun+0x334>)
 800044e:	689b      	ldr	r3, [r3, #8]
 8000450:	2b01      	cmp	r3, #1
 8000452:	f040 80db 	bne.w	800060c <fsm_autorun+0x318>
			status_fsm = GREEN_RED;
 8000456:	4b70      	ldr	r3, [pc, #448]	@ (8000618 <fsm_autorun+0x324>)
 8000458:	2202      	movs	r2, #2
 800045a:	601a      	str	r2, [r3, #0]
			setTimer(1,1000*green_time);
 800045c:	4b70      	ldr	r3, [pc, #448]	@ (8000620 <fsm_autorun+0x32c>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000464:	fb02 f303 	mul.w	r3, r2, r3
 8000468:	4619      	mov	r1, r3
 800046a:	2001      	movs	r0, #1
 800046c:	f001 f900 	bl	8001670 <setTimer>
			setTimer(2, 1000*red_time);
 8000470:	4b6a      	ldr	r3, [pc, #424]	@ (800061c <fsm_autorun+0x328>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000478:	fb02 f303 	mul.w	r3, r2, r3
 800047c:	4619      	mov	r1, r3
 800047e:	2002      	movs	r0, #2
 8000480:	f001 f8f6 	bl	8001670 <setTimer>
			update7SegBuffer(0, green_time/10);
 8000484:	4b66      	ldr	r3, [pc, #408]	@ (8000620 <fsm_autorun+0x32c>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	4a66      	ldr	r2, [pc, #408]	@ (8000624 <fsm_autorun+0x330>)
 800048a:	fb82 1203 	smull	r1, r2, r2, r3
 800048e:	1092      	asrs	r2, r2, #2
 8000490:	17db      	asrs	r3, r3, #31
 8000492:	1ad3      	subs	r3, r2, r3
 8000494:	4619      	mov	r1, r3
 8000496:	2000      	movs	r0, #0
 8000498:	f000 fe18 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(1, green_time%10);
 800049c:	4b60      	ldr	r3, [pc, #384]	@ (8000620 <fsm_autorun+0x32c>)
 800049e:	681a      	ldr	r2, [r3, #0]
 80004a0:	4b60      	ldr	r3, [pc, #384]	@ (8000624 <fsm_autorun+0x330>)
 80004a2:	fb83 1302 	smull	r1, r3, r3, r2
 80004a6:	1099      	asrs	r1, r3, #2
 80004a8:	17d3      	asrs	r3, r2, #31
 80004aa:	1ac9      	subs	r1, r1, r3
 80004ac:	460b      	mov	r3, r1
 80004ae:	009b      	lsls	r3, r3, #2
 80004b0:	440b      	add	r3, r1
 80004b2:	005b      	lsls	r3, r3, #1
 80004b4:	1ad1      	subs	r1, r2, r3
 80004b6:	2001      	movs	r0, #1
 80004b8:	f000 fe08 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(2, red_time/10);
 80004bc:	4b57      	ldr	r3, [pc, #348]	@ (800061c <fsm_autorun+0x328>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a58      	ldr	r2, [pc, #352]	@ (8000624 <fsm_autorun+0x330>)
 80004c2:	fb82 1203 	smull	r1, r2, r2, r3
 80004c6:	1092      	asrs	r2, r2, #2
 80004c8:	17db      	asrs	r3, r3, #31
 80004ca:	1ad3      	subs	r3, r2, r3
 80004cc:	4619      	mov	r1, r3
 80004ce:	2002      	movs	r0, #2
 80004d0:	f000 fdfc 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(3, red_time%10);
 80004d4:	4b51      	ldr	r3, [pc, #324]	@ (800061c <fsm_autorun+0x328>)
 80004d6:	681a      	ldr	r2, [r3, #0]
 80004d8:	4b52      	ldr	r3, [pc, #328]	@ (8000624 <fsm_autorun+0x330>)
 80004da:	fb83 1302 	smull	r1, r3, r3, r2
 80004de:	1099      	asrs	r1, r3, #2
 80004e0:	17d3      	asrs	r3, r2, #31
 80004e2:	1ac9      	subs	r1, r1, r3
 80004e4:	460b      	mov	r3, r1
 80004e6:	009b      	lsls	r3, r3, #2
 80004e8:	440b      	add	r3, r1
 80004ea:	005b      	lsls	r3, r3, #1
 80004ec:	1ad1      	subs	r1, r2, r3
 80004ee:	2003      	movs	r0, #3
 80004f0:	f000 fdec 	bl	80010cc <update7SegBuffer>
		}
		break;
 80004f4:	e08a      	b.n	800060c <fsm_autorun+0x318>
	case YELLOW_RED:
		led_yellow_and_red();
 80004f6:	f000 fe81 	bl	80011fc <led_yellow_and_red>
		if(flag_timer[1] ==1){
 80004fa:	4b4b      	ldr	r3, [pc, #300]	@ (8000628 <fsm_autorun+0x334>)
 80004fc:	685b      	ldr	r3, [r3, #4]
 80004fe:	2b01      	cmp	r3, #1
 8000500:	f040 8086 	bne.w	8000610 <fsm_autorun+0x31c>
			status_fsm = RED_GREEN;
 8000504:	4b44      	ldr	r3, [pc, #272]	@ (8000618 <fsm_autorun+0x324>)
 8000506:	2200      	movs	r2, #0
 8000508:	601a      	str	r2, [r3, #0]
			setTimer(1,1000*red_time);
 800050a:	4b44      	ldr	r3, [pc, #272]	@ (800061c <fsm_autorun+0x328>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000512:	fb02 f303 	mul.w	r3, r2, r3
 8000516:	4619      	mov	r1, r3
 8000518:	2001      	movs	r0, #1
 800051a:	f001 f8a9 	bl	8001670 <setTimer>
			setTimer(2,1000*green_time);
 800051e:	4b40      	ldr	r3, [pc, #256]	@ (8000620 <fsm_autorun+0x32c>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000526:	fb02 f303 	mul.w	r3, r2, r3
 800052a:	4619      	mov	r1, r3
 800052c:	2002      	movs	r0, #2
 800052e:	f001 f89f 	bl	8001670 <setTimer>
			update7SegBuffer(0, red_time/10);
 8000532:	4b3a      	ldr	r3, [pc, #232]	@ (800061c <fsm_autorun+0x328>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a3b      	ldr	r2, [pc, #236]	@ (8000624 <fsm_autorun+0x330>)
 8000538:	fb82 1203 	smull	r1, r2, r2, r3
 800053c:	1092      	asrs	r2, r2, #2
 800053e:	17db      	asrs	r3, r3, #31
 8000540:	1ad3      	subs	r3, r2, r3
 8000542:	4619      	mov	r1, r3
 8000544:	2000      	movs	r0, #0
 8000546:	f000 fdc1 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(1, red_time%10);
 800054a:	4b34      	ldr	r3, [pc, #208]	@ (800061c <fsm_autorun+0x328>)
 800054c:	681a      	ldr	r2, [r3, #0]
 800054e:	4b35      	ldr	r3, [pc, #212]	@ (8000624 <fsm_autorun+0x330>)
 8000550:	fb83 1302 	smull	r1, r3, r3, r2
 8000554:	1099      	asrs	r1, r3, #2
 8000556:	17d3      	asrs	r3, r2, #31
 8000558:	1ac9      	subs	r1, r1, r3
 800055a:	460b      	mov	r3, r1
 800055c:	009b      	lsls	r3, r3, #2
 800055e:	440b      	add	r3, r1
 8000560:	005b      	lsls	r3, r3, #1
 8000562:	1ad1      	subs	r1, r2, r3
 8000564:	2001      	movs	r0, #1
 8000566:	f000 fdb1 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(2, green_time/10);
 800056a:	4b2d      	ldr	r3, [pc, #180]	@ (8000620 <fsm_autorun+0x32c>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	4a2d      	ldr	r2, [pc, #180]	@ (8000624 <fsm_autorun+0x330>)
 8000570:	fb82 1203 	smull	r1, r2, r2, r3
 8000574:	1092      	asrs	r2, r2, #2
 8000576:	17db      	asrs	r3, r3, #31
 8000578:	1ad3      	subs	r3, r2, r3
 800057a:	4619      	mov	r1, r3
 800057c:	2002      	movs	r0, #2
 800057e:	f000 fda5 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(3, green_time%10);
 8000582:	4b27      	ldr	r3, [pc, #156]	@ (8000620 <fsm_autorun+0x32c>)
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	4b27      	ldr	r3, [pc, #156]	@ (8000624 <fsm_autorun+0x330>)
 8000588:	fb83 1302 	smull	r1, r3, r3, r2
 800058c:	1099      	asrs	r1, r3, #2
 800058e:	17d3      	asrs	r3, r2, #31
 8000590:	1ac9      	subs	r1, r1, r3
 8000592:	460b      	mov	r3, r1
 8000594:	009b      	lsls	r3, r3, #2
 8000596:	440b      	add	r3, r1
 8000598:	005b      	lsls	r3, r3, #1
 800059a:	1ad1      	subs	r1, r2, r3
 800059c:	2003      	movs	r0, #3
 800059e:	f000 fd95 	bl	80010cc <update7SegBuffer>
		}
		break;
 80005a2:	e035      	b.n	8000610 <fsm_autorun+0x31c>
	case GREEN_RED:
		led_green_and_red();
 80005a4:	f000 fe00 	bl	80011a8 <led_green_and_red>
		if(flag_timer[1] == 1){
 80005a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000628 <fsm_autorun+0x334>)
 80005aa:	685b      	ldr	r3, [r3, #4]
 80005ac:	2b01      	cmp	r3, #1
 80005ae:	d13f      	bne.n	8000630 <fsm_autorun+0x33c>
			status_fsm = YELLOW_RED;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <fsm_autorun+0x324>)
 80005b2:	2203      	movs	r2, #3
 80005b4:	601a      	str	r2, [r3, #0]
			setTimer(1,1000*yellow_time);
 80005b6:	4b1d      	ldr	r3, [pc, #116]	@ (800062c <fsm_autorun+0x338>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80005be:	fb02 f303 	mul.w	r3, r2, r3
 80005c2:	4619      	mov	r1, r3
 80005c4:	2001      	movs	r0, #1
 80005c6:	f001 f853 	bl	8001670 <setTimer>
			update7SegBuffer(0, yellow_time/10);
 80005ca:	4b18      	ldr	r3, [pc, #96]	@ (800062c <fsm_autorun+0x338>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	4a15      	ldr	r2, [pc, #84]	@ (8000624 <fsm_autorun+0x330>)
 80005d0:	fb82 1203 	smull	r1, r2, r2, r3
 80005d4:	1092      	asrs	r2, r2, #2
 80005d6:	17db      	asrs	r3, r3, #31
 80005d8:	1ad3      	subs	r3, r2, r3
 80005da:	4619      	mov	r1, r3
 80005dc:	2000      	movs	r0, #0
 80005de:	f000 fd75 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(1, yellow_time%10);
 80005e2:	4b12      	ldr	r3, [pc, #72]	@ (800062c <fsm_autorun+0x338>)
 80005e4:	681a      	ldr	r2, [r3, #0]
 80005e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000624 <fsm_autorun+0x330>)
 80005e8:	fb83 1302 	smull	r1, r3, r3, r2
 80005ec:	1099      	asrs	r1, r3, #2
 80005ee:	17d3      	asrs	r3, r2, #31
 80005f0:	1ac9      	subs	r1, r1, r3
 80005f2:	460b      	mov	r3, r1
 80005f4:	009b      	lsls	r3, r3, #2
 80005f6:	440b      	add	r3, r1
 80005f8:	005b      	lsls	r3, r3, #1
 80005fa:	1ad1      	subs	r1, r2, r3
 80005fc:	2001      	movs	r0, #1
 80005fe:	f000 fd65 	bl	80010cc <update7SegBuffer>
		}
		break;
 8000602:	e015      	b.n	8000630 <fsm_autorun+0x33c>
	default:
		break;
 8000604:	bf00      	nop
 8000606:	e014      	b.n	8000632 <fsm_autorun+0x33e>
		break;
 8000608:	bf00      	nop
 800060a:	e012      	b.n	8000632 <fsm_autorun+0x33e>
		break;
 800060c:	bf00      	nop
 800060e:	e010      	b.n	8000632 <fsm_autorun+0x33e>
		break;
 8000610:	bf00      	nop
 8000612:	e00e      	b.n	8000632 <fsm_autorun+0x33e>
 8000614:	2000009c 	.word	0x2000009c
 8000618:	20000004 	.word	0x20000004
 800061c:	20000008 	.word	0x20000008
 8000620:	20000010 	.word	0x20000010
 8000624:	66666667 	.word	0x66666667
 8000628:	2000016c 	.word	0x2000016c
 800062c:	2000000c 	.word	0x2000000c
		break;
 8000630:	bf00      	nop
	}
	if(status_fsm <= INIT){
 8000632:	4b1c      	ldr	r3, [pc, #112]	@ (80006a4 <fsm_autorun+0x3b0>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	2b04      	cmp	r3, #4
 8000638:	dc31      	bgt.n	800069e <fsm_autorun+0x3aa>
		if(flag_timer[3] == 1){
 800063a:	4b1b      	ldr	r3, [pc, #108]	@ (80006a8 <fsm_autorun+0x3b4>)
 800063c:	68db      	ldr	r3, [r3, #12]
 800063e:	2b01      	cmp	r3, #1
 8000640:	d116      	bne.n	8000670 <fsm_autorun+0x37c>
			update7SEG(index_led++);
 8000642:	4b1a      	ldr	r3, [pc, #104]	@ (80006ac <fsm_autorun+0x3b8>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	1c5a      	adds	r2, r3, #1
 8000648:	4918      	ldr	r1, [pc, #96]	@ (80006ac <fsm_autorun+0x3b8>)
 800064a:	600a      	str	r2, [r1, #0]
 800064c:	4618      	mov	r0, r3
 800064e:	f000 fcc7 	bl	8000fe0 <update7SEG>
			index_led%=4;
 8000652:	4b16      	ldr	r3, [pc, #88]	@ (80006ac <fsm_autorun+0x3b8>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	425a      	negs	r2, r3
 8000658:	f003 0303 	and.w	r3, r3, #3
 800065c:	f002 0203 	and.w	r2, r2, #3
 8000660:	bf58      	it	pl
 8000662:	4253      	negpl	r3, r2
 8000664:	4a11      	ldr	r2, [pc, #68]	@ (80006ac <fsm_autorun+0x3b8>)
 8000666:	6013      	str	r3, [r2, #0]
			setTimer(3,200);
 8000668:	21c8      	movs	r1, #200	@ 0xc8
 800066a:	2003      	movs	r0, #3
 800066c:	f001 f800 	bl	8001670 <setTimer>
		}
		if(flag_timer[4] == 1){
 8000670:	4b0d      	ldr	r3, [pc, #52]	@ (80006a8 <fsm_autorun+0x3b4>)
 8000672:	691b      	ldr	r3, [r3, #16]
 8000674:	2b01      	cmp	r3, #1
 8000676:	d112      	bne.n	800069e <fsm_autorun+0x3aa>
			update7SegBuffer(1,led_buffer[1]-1);
 8000678:	4b0d      	ldr	r3, [pc, #52]	@ (80006b0 <fsm_autorun+0x3bc>)
 800067a:	685b      	ldr	r3, [r3, #4]
 800067c:	3b01      	subs	r3, #1
 800067e:	4619      	mov	r1, r3
 8000680:	2001      	movs	r0, #1
 8000682:	f000 fd23 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(3, led_buffer[3]-1);
 8000686:	4b0a      	ldr	r3, [pc, #40]	@ (80006b0 <fsm_autorun+0x3bc>)
 8000688:	68db      	ldr	r3, [r3, #12]
 800068a:	3b01      	subs	r3, #1
 800068c:	4619      	mov	r1, r3
 800068e:	2003      	movs	r0, #3
 8000690:	f000 fd1c 	bl	80010cc <update7SegBuffer>
			setTimer(4,1000);
 8000694:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000698:	2004      	movs	r0, #4
 800069a:	f000 ffe9 	bl	8001670 <setTimer>
		}
	}
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	20000004 	.word	0x20000004
 80006a8:	2000016c 	.word	0x2000016c
 80006ac:	200000ec 	.word	0x200000ec
 80006b0:	20000014 	.word	0x20000014

080006b4 <fsm_manual>:
#include "global.h"
#include "fsm_manual.h"
int red_time_increase = 0;
int green_time_increase = 0;
int yellow_time_increase = 0;
void fsm_manual(){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
	switch(status_fsm){
 80006b8:	4b87      	ldr	r3, [pc, #540]	@ (80008d8 <fsm_manual+0x224>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	3b05      	subs	r3, #5
 80006be:	2b03      	cmp	r3, #3
 80006c0:	f200 8255 	bhi.w	8000b6e <fsm_manual+0x4ba>
 80006c4:	a201      	add	r2, pc, #4	@ (adr r2, 80006cc <fsm_manual+0x18>)
 80006c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ca:	bf00      	nop
 80006cc:	08000775 	.word	0x08000775
 80006d0:	08000a67 	.word	0x08000a67
 80006d4:	08000905 	.word	0x08000905
 80006d8:	080006dd 	.word	0x080006dd
	case INIT_MANUAL:
		red_time_increase = 0;
 80006dc:	4b7f      	ldr	r3, [pc, #508]	@ (80008dc <fsm_manual+0x228>)
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
		green_time_increase = 0;
 80006e2:	4b7f      	ldr	r3, [pc, #508]	@ (80008e0 <fsm_manual+0x22c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
		yellow_time_increase = 0;
 80006e8:	4b7e      	ldr	r3, [pc, #504]	@ (80008e4 <fsm_manual+0x230>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	601a      	str	r2, [r3, #0]
		button_flag[0] = 0;
 80006ee:	4b7e      	ldr	r3, [pc, #504]	@ (80008e8 <fsm_manual+0x234>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
		index_led = 0;
 80006f4:	4b7d      	ldr	r3, [pc, #500]	@ (80008ec <fsm_manual+0x238>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]

		status_fsm = RED_MANUAL;
 80006fa:	4b77      	ldr	r3, [pc, #476]	@ (80008d8 <fsm_manual+0x224>)
 80006fc:	2205      	movs	r2, #5
 80006fe:	601a      	str	r2, [r3, #0]

		all_led_red_on();
 8000700:	f000 fda6 	bl	8001250 <all_led_red_on>
		all_led_yellow_off();
 8000704:	f000 fdda 	bl	80012bc <all_led_yellow_off>
		all_led_green_off();
 8000708:	f000 fdfc 	bl	8001304 <all_led_green_off>

		setTimer(3,250);
 800070c:	21fa      	movs	r1, #250	@ 0xfa
 800070e:	2003      	movs	r0, #3
 8000710:	f000 ffae 	bl	8001670 <setTimer>
		setTimer(4,500);
 8000714:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000718:	2004      	movs	r0, #4
 800071a:	f000 ffa9 	bl	8001670 <setTimer>

		update7SegBuffer(0,(red_time_increase + red_time)/10);
 800071e:	4b6f      	ldr	r3, [pc, #444]	@ (80008dc <fsm_manual+0x228>)
 8000720:	681a      	ldr	r2, [r3, #0]
 8000722:	4b73      	ldr	r3, [pc, #460]	@ (80008f0 <fsm_manual+0x23c>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4413      	add	r3, r2
 8000728:	4a72      	ldr	r2, [pc, #456]	@ (80008f4 <fsm_manual+0x240>)
 800072a:	fb82 1203 	smull	r1, r2, r2, r3
 800072e:	1092      	asrs	r2, r2, #2
 8000730:	17db      	asrs	r3, r3, #31
 8000732:	1ad3      	subs	r3, r2, r3
 8000734:	4619      	mov	r1, r3
 8000736:	2000      	movs	r0, #0
 8000738:	f000 fcc8 	bl	80010cc <update7SegBuffer>
		update7SegBuffer(1,(red_time_increase + red_time)%10);
 800073c:	4b67      	ldr	r3, [pc, #412]	@ (80008dc <fsm_manual+0x228>)
 800073e:	681a      	ldr	r2, [r3, #0]
 8000740:	4b6b      	ldr	r3, [pc, #428]	@ (80008f0 <fsm_manual+0x23c>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	441a      	add	r2, r3
 8000746:	4b6b      	ldr	r3, [pc, #428]	@ (80008f4 <fsm_manual+0x240>)
 8000748:	fb83 1302 	smull	r1, r3, r3, r2
 800074c:	1099      	asrs	r1, r3, #2
 800074e:	17d3      	asrs	r3, r2, #31
 8000750:	1ac9      	subs	r1, r1, r3
 8000752:	460b      	mov	r3, r1
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	440b      	add	r3, r1
 8000758:	005b      	lsls	r3, r3, #1
 800075a:	1ad1      	subs	r1, r2, r3
 800075c:	2001      	movs	r0, #1
 800075e:	f000 fcb5 	bl	80010cc <update7SegBuffer>
		update7SegBuffer(2, 0);
 8000762:	2100      	movs	r1, #0
 8000764:	2002      	movs	r0, #2
 8000766:	f000 fcb1 	bl	80010cc <update7SegBuffer>
		update7SegBuffer(3, 2);
 800076a:	2102      	movs	r1, #2
 800076c:	2003      	movs	r0, #3
 800076e:	f000 fcad 	bl	80010cc <update7SegBuffer>
		break;
 8000772:	e203      	b.n	8000b7c <fsm_manual+0x4c8>
	case RED_MANUAL:
		if(isButtonPressed(0)){
 8000774:	2000      	movs	r0, #0
 8000776:	f7ff fce9 	bl	800014c <isButtonPressed>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d030      	beq.n	80007e2 <fsm_manual+0x12e>
			status_fsm = GREEN_MANUAL;
 8000780:	4b55      	ldr	r3, [pc, #340]	@ (80008d8 <fsm_manual+0x224>)
 8000782:	2207      	movs	r2, #7
 8000784:	601a      	str	r2, [r3, #0]

			all_led_red_off();
 8000786:	f000 fd75 	bl	8001274 <all_led_red_off>
			all_led_green_on();
 800078a:	f000 fda9 	bl	80012e0 <all_led_green_on>

			update7SegBuffer(0,(green_time_increase + green_time)/10);
 800078e:	4b54      	ldr	r3, [pc, #336]	@ (80008e0 <fsm_manual+0x22c>)
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	4b59      	ldr	r3, [pc, #356]	@ (80008f8 <fsm_manual+0x244>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4413      	add	r3, r2
 8000798:	4a56      	ldr	r2, [pc, #344]	@ (80008f4 <fsm_manual+0x240>)
 800079a:	fb82 1203 	smull	r1, r2, r2, r3
 800079e:	1092      	asrs	r2, r2, #2
 80007a0:	17db      	asrs	r3, r3, #31
 80007a2:	1ad3      	subs	r3, r2, r3
 80007a4:	4619      	mov	r1, r3
 80007a6:	2000      	movs	r0, #0
 80007a8:	f000 fc90 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(1,(green_time_increase + green_time)%10);
 80007ac:	4b4c      	ldr	r3, [pc, #304]	@ (80008e0 <fsm_manual+0x22c>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	4b51      	ldr	r3, [pc, #324]	@ (80008f8 <fsm_manual+0x244>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	441a      	add	r2, r3
 80007b6:	4b4f      	ldr	r3, [pc, #316]	@ (80008f4 <fsm_manual+0x240>)
 80007b8:	fb83 1302 	smull	r1, r3, r3, r2
 80007bc:	1099      	asrs	r1, r3, #2
 80007be:	17d3      	asrs	r3, r2, #31
 80007c0:	1ac9      	subs	r1, r1, r3
 80007c2:	460b      	mov	r3, r1
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	440b      	add	r3, r1
 80007c8:	005b      	lsls	r3, r3, #1
 80007ca:	1ad1      	subs	r1, r2, r3
 80007cc:	2001      	movs	r0, #1
 80007ce:	f000 fc7d 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(2, 0);
 80007d2:	2100      	movs	r1, #0
 80007d4:	2002      	movs	r0, #2
 80007d6:	f000 fc79 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(3, 3);
 80007da:	2103      	movs	r1, #3
 80007dc:	2003      	movs	r0, #3
 80007de:	f000 fc75 	bl	80010cc <update7SegBuffer>
		}
		if(isButtonPressed(1)){
 80007e2:	2001      	movs	r0, #1
 80007e4:	f7ff fcb2 	bl	800014c <isButtonPressed>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d032      	beq.n	8000854 <fsm_manual+0x1a0>
			red_time_increase++;
 80007ee:	4b3b      	ldr	r3, [pc, #236]	@ (80008dc <fsm_manual+0x228>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	3301      	adds	r3, #1
 80007f4:	4a39      	ldr	r2, [pc, #228]	@ (80008dc <fsm_manual+0x228>)
 80007f6:	6013      	str	r3, [r2, #0]
			if(red_time_increase + red_time >= 99) {
 80007f8:	4b38      	ldr	r3, [pc, #224]	@ (80008dc <fsm_manual+0x228>)
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	4b3c      	ldr	r3, [pc, #240]	@ (80008f0 <fsm_manual+0x23c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4413      	add	r3, r2
 8000802:	2b62      	cmp	r3, #98	@ 0x62
 8000804:	dd04      	ble.n	8000810 <fsm_manual+0x15c>
				red_time_increase = 0 - red_time;
 8000806:	4b3a      	ldr	r3, [pc, #232]	@ (80008f0 <fsm_manual+0x23c>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	425b      	negs	r3, r3
 800080c:	4a33      	ldr	r2, [pc, #204]	@ (80008dc <fsm_manual+0x228>)
 800080e:	6013      	str	r3, [r2, #0]
			}
			update7SegBuffer(0,(red_time_increase + red_time)/10);
 8000810:	4b32      	ldr	r3, [pc, #200]	@ (80008dc <fsm_manual+0x228>)
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	4b36      	ldr	r3, [pc, #216]	@ (80008f0 <fsm_manual+0x23c>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4413      	add	r3, r2
 800081a:	4a36      	ldr	r2, [pc, #216]	@ (80008f4 <fsm_manual+0x240>)
 800081c:	fb82 1203 	smull	r1, r2, r2, r3
 8000820:	1092      	asrs	r2, r2, #2
 8000822:	17db      	asrs	r3, r3, #31
 8000824:	1ad3      	subs	r3, r2, r3
 8000826:	4619      	mov	r1, r3
 8000828:	2000      	movs	r0, #0
 800082a:	f000 fc4f 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(1,(red_time_increase + red_time)%10);
 800082e:	4b2b      	ldr	r3, [pc, #172]	@ (80008dc <fsm_manual+0x228>)
 8000830:	681a      	ldr	r2, [r3, #0]
 8000832:	4b2f      	ldr	r3, [pc, #188]	@ (80008f0 <fsm_manual+0x23c>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	441a      	add	r2, r3
 8000838:	4b2e      	ldr	r3, [pc, #184]	@ (80008f4 <fsm_manual+0x240>)
 800083a:	fb83 1302 	smull	r1, r3, r3, r2
 800083e:	1099      	asrs	r1, r3, #2
 8000840:	17d3      	asrs	r3, r2, #31
 8000842:	1ac9      	subs	r1, r1, r3
 8000844:	460b      	mov	r3, r1
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	440b      	add	r3, r1
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	1ad1      	subs	r1, r2, r3
 800084e:	2001      	movs	r0, #1
 8000850:	f000 fc3c 	bl	80010cc <update7SegBuffer>
		}
		if(isButtonPressed(2)){
 8000854:	2002      	movs	r0, #2
 8000856:	f7ff fc79 	bl	800014c <isButtonPressed>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d025      	beq.n	80008ac <fsm_manual+0x1f8>
			red_time += red_time_increase;
 8000860:	4b23      	ldr	r3, [pc, #140]	@ (80008f0 <fsm_manual+0x23c>)
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	4b1d      	ldr	r3, [pc, #116]	@ (80008dc <fsm_manual+0x228>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4413      	add	r3, r2
 800086a:	4a21      	ldr	r2, [pc, #132]	@ (80008f0 <fsm_manual+0x23c>)
 800086c:	6013      	str	r3, [r2, #0]
			red_time_increase = 0;
 800086e:	4b1b      	ldr	r3, [pc, #108]	@ (80008dc <fsm_manual+0x228>)
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
			update7SegBuffer(0,(red_time)/10);
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <fsm_manual+0x23c>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a1e      	ldr	r2, [pc, #120]	@ (80008f4 <fsm_manual+0x240>)
 800087a:	fb82 1203 	smull	r1, r2, r2, r3
 800087e:	1092      	asrs	r2, r2, #2
 8000880:	17db      	asrs	r3, r3, #31
 8000882:	1ad3      	subs	r3, r2, r3
 8000884:	4619      	mov	r1, r3
 8000886:	2000      	movs	r0, #0
 8000888:	f000 fc20 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(1,(red_time)%10);
 800088c:	4b18      	ldr	r3, [pc, #96]	@ (80008f0 <fsm_manual+0x23c>)
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	4b18      	ldr	r3, [pc, #96]	@ (80008f4 <fsm_manual+0x240>)
 8000892:	fb83 1302 	smull	r1, r3, r3, r2
 8000896:	1099      	asrs	r1, r3, #2
 8000898:	17d3      	asrs	r3, r2, #31
 800089a:	1ac9      	subs	r1, r1, r3
 800089c:	460b      	mov	r3, r1
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	440b      	add	r3, r1
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	1ad1      	subs	r1, r2, r3
 80008a6:	2001      	movs	r0, #1
 80008a8:	f000 fc10 	bl	80010cc <update7SegBuffer>
		}
		if(flag_timer[4] == 1){
 80008ac:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <fsm_manual+0x248>)
 80008ae:	691b      	ldr	r3, [r3, #16]
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	f040 815e 	bne.w	8000b72 <fsm_manual+0x4be>
			HAL_GPIO_TogglePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin);
 80008b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008ba:	4811      	ldr	r0, [pc, #68]	@ (8000900 <fsm_manual+0x24c>)
 80008bc:	f001 fa69 	bl	8001d92 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80008c0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80008c4:	480e      	ldr	r0, [pc, #56]	@ (8000900 <fsm_manual+0x24c>)
 80008c6:	f001 fa64 	bl	8001d92 <HAL_GPIO_TogglePin>
			setTimer(4,500);
 80008ca:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80008ce:	2004      	movs	r0, #4
 80008d0:	f000 fece 	bl	8001670 <setTimer>
		}
		break;
 80008d4:	e14d      	b.n	8000b72 <fsm_manual+0x4be>
 80008d6:	bf00      	nop
 80008d8:	20000004 	.word	0x20000004
 80008dc:	200000f0 	.word	0x200000f0
 80008e0:	200000f4 	.word	0x200000f4
 80008e4:	200000f8 	.word	0x200000f8
 80008e8:	2000009c 	.word	0x2000009c
 80008ec:	200000ec 	.word	0x200000ec
 80008f0:	20000008 	.word	0x20000008
 80008f4:	66666667 	.word	0x66666667
 80008f8:	20000010 	.word	0x20000010
 80008fc:	2000016c 	.word	0x2000016c
 8000900:	40010800 	.word	0x40010800
	case GREEN_MANUAL:
		if(isButtonPressed(0)){
 8000904:	2000      	movs	r0, #0
 8000906:	f7ff fc21 	bl	800014c <isButtonPressed>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d02a      	beq.n	8000966 <fsm_manual+0x2b2>
			status_fsm = YELLOW_MANUAL;
 8000910:	4ba9      	ldr	r3, [pc, #676]	@ (8000bb8 <fsm_manual+0x504>)
 8000912:	2206      	movs	r2, #6
 8000914:	601a      	str	r2, [r3, #0]

			all_led_green_off();
 8000916:	f000 fcf5 	bl	8001304 <all_led_green_off>
			all_led_yellow_on();
 800091a:	f000 fcbd 	bl	8001298 <all_led_yellow_on>

			update7SegBuffer(0, yellow_time/10);
 800091e:	4ba7      	ldr	r3, [pc, #668]	@ (8000bbc <fsm_manual+0x508>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4aa7      	ldr	r2, [pc, #668]	@ (8000bc0 <fsm_manual+0x50c>)
 8000924:	fb82 1203 	smull	r1, r2, r2, r3
 8000928:	1092      	asrs	r2, r2, #2
 800092a:	17db      	asrs	r3, r3, #31
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	4619      	mov	r1, r3
 8000930:	2000      	movs	r0, #0
 8000932:	f000 fbcb 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(1, yellow_time%10);
 8000936:	4ba1      	ldr	r3, [pc, #644]	@ (8000bbc <fsm_manual+0x508>)
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	4ba1      	ldr	r3, [pc, #644]	@ (8000bc0 <fsm_manual+0x50c>)
 800093c:	fb83 1302 	smull	r1, r3, r3, r2
 8000940:	1099      	asrs	r1, r3, #2
 8000942:	17d3      	asrs	r3, r2, #31
 8000944:	1ac9      	subs	r1, r1, r3
 8000946:	460b      	mov	r3, r1
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	440b      	add	r3, r1
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	1ad1      	subs	r1, r2, r3
 8000950:	2001      	movs	r0, #1
 8000952:	f000 fbbb 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(2, 0);
 8000956:	2100      	movs	r1, #0
 8000958:	2002      	movs	r0, #2
 800095a:	f000 fbb7 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(3, 4);
 800095e:	2104      	movs	r1, #4
 8000960:	2003      	movs	r0, #3
 8000962:	f000 fbb3 	bl	80010cc <update7SegBuffer>
		}
		if(isButtonPressed(1)){
 8000966:	2001      	movs	r0, #1
 8000968:	f7ff fbf0 	bl	800014c <isButtonPressed>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d032      	beq.n	80009d8 <fsm_manual+0x324>
			green_time_increase++;
 8000972:	4b94      	ldr	r3, [pc, #592]	@ (8000bc4 <fsm_manual+0x510>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	3301      	adds	r3, #1
 8000978:	4a92      	ldr	r2, [pc, #584]	@ (8000bc4 <fsm_manual+0x510>)
 800097a:	6013      	str	r3, [r2, #0]
			if(green_time_increase + green_time >= 99) {
 800097c:	4b91      	ldr	r3, [pc, #580]	@ (8000bc4 <fsm_manual+0x510>)
 800097e:	681a      	ldr	r2, [r3, #0]
 8000980:	4b91      	ldr	r3, [pc, #580]	@ (8000bc8 <fsm_manual+0x514>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4413      	add	r3, r2
 8000986:	2b62      	cmp	r3, #98	@ 0x62
 8000988:	dd04      	ble.n	8000994 <fsm_manual+0x2e0>
				green_time_increase = 0 - green_time;
 800098a:	4b8f      	ldr	r3, [pc, #572]	@ (8000bc8 <fsm_manual+0x514>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	425b      	negs	r3, r3
 8000990:	4a8c      	ldr	r2, [pc, #560]	@ (8000bc4 <fsm_manual+0x510>)
 8000992:	6013      	str	r3, [r2, #0]
			}
			update7SegBuffer(0,(green_time_increase + green_time)/10);
 8000994:	4b8b      	ldr	r3, [pc, #556]	@ (8000bc4 <fsm_manual+0x510>)
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	4b8b      	ldr	r3, [pc, #556]	@ (8000bc8 <fsm_manual+0x514>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4413      	add	r3, r2
 800099e:	4a88      	ldr	r2, [pc, #544]	@ (8000bc0 <fsm_manual+0x50c>)
 80009a0:	fb82 1203 	smull	r1, r2, r2, r3
 80009a4:	1092      	asrs	r2, r2, #2
 80009a6:	17db      	asrs	r3, r3, #31
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	4619      	mov	r1, r3
 80009ac:	2000      	movs	r0, #0
 80009ae:	f000 fb8d 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(1,(green_time_increase + green_time)%10);
 80009b2:	4b84      	ldr	r3, [pc, #528]	@ (8000bc4 <fsm_manual+0x510>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	4b84      	ldr	r3, [pc, #528]	@ (8000bc8 <fsm_manual+0x514>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	441a      	add	r2, r3
 80009bc:	4b80      	ldr	r3, [pc, #512]	@ (8000bc0 <fsm_manual+0x50c>)
 80009be:	fb83 1302 	smull	r1, r3, r3, r2
 80009c2:	1099      	asrs	r1, r3, #2
 80009c4:	17d3      	asrs	r3, r2, #31
 80009c6:	1ac9      	subs	r1, r1, r3
 80009c8:	460b      	mov	r3, r1
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	440b      	add	r3, r1
 80009ce:	005b      	lsls	r3, r3, #1
 80009d0:	1ad1      	subs	r1, r2, r3
 80009d2:	2001      	movs	r0, #1
 80009d4:	f000 fb7a 	bl	80010cc <update7SegBuffer>
		}
		if(isButtonPressed(2)){
 80009d8:	2002      	movs	r0, #2
 80009da:	f7ff fbb7 	bl	800014c <isButtonPressed>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d02b      	beq.n	8000a3c <fsm_manual+0x388>
			green_time += green_time_increase;
 80009e4:	4b78      	ldr	r3, [pc, #480]	@ (8000bc8 <fsm_manual+0x514>)
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	4b76      	ldr	r3, [pc, #472]	@ (8000bc4 <fsm_manual+0x510>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4413      	add	r3, r2
 80009ee:	4a76      	ldr	r2, [pc, #472]	@ (8000bc8 <fsm_manual+0x514>)
 80009f0:	6013      	str	r3, [r2, #0]
			green_time_increase = 0;
 80009f2:	4b74      	ldr	r3, [pc, #464]	@ (8000bc4 <fsm_manual+0x510>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
			update7SegBuffer(0,(green_time_increase + green_time)/10);
 80009f8:	4b72      	ldr	r3, [pc, #456]	@ (8000bc4 <fsm_manual+0x510>)
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	4b72      	ldr	r3, [pc, #456]	@ (8000bc8 <fsm_manual+0x514>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4413      	add	r3, r2
 8000a02:	4a6f      	ldr	r2, [pc, #444]	@ (8000bc0 <fsm_manual+0x50c>)
 8000a04:	fb82 1203 	smull	r1, r2, r2, r3
 8000a08:	1092      	asrs	r2, r2, #2
 8000a0a:	17db      	asrs	r3, r3, #31
 8000a0c:	1ad3      	subs	r3, r2, r3
 8000a0e:	4619      	mov	r1, r3
 8000a10:	2000      	movs	r0, #0
 8000a12:	f000 fb5b 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(1,(green_time_increase + green_time)%10);
 8000a16:	4b6b      	ldr	r3, [pc, #428]	@ (8000bc4 <fsm_manual+0x510>)
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	4b6b      	ldr	r3, [pc, #428]	@ (8000bc8 <fsm_manual+0x514>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	441a      	add	r2, r3
 8000a20:	4b67      	ldr	r3, [pc, #412]	@ (8000bc0 <fsm_manual+0x50c>)
 8000a22:	fb83 1302 	smull	r1, r3, r3, r2
 8000a26:	1099      	asrs	r1, r3, #2
 8000a28:	17d3      	asrs	r3, r2, #31
 8000a2a:	1ac9      	subs	r1, r1, r3
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	440b      	add	r3, r1
 8000a32:	005b      	lsls	r3, r3, #1
 8000a34:	1ad1      	subs	r1, r2, r3
 8000a36:	2001      	movs	r0, #1
 8000a38:	f000 fb48 	bl	80010cc <update7SegBuffer>
		}
		if(flag_timer[4] == 1){
 8000a3c:	4b63      	ldr	r3, [pc, #396]	@ (8000bcc <fsm_manual+0x518>)
 8000a3e:	691b      	ldr	r3, [r3, #16]
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	f040 8098 	bne.w	8000b76 <fsm_manual+0x4c2>
			HAL_GPIO_TogglePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin);
 8000a46:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a4a:	4861      	ldr	r0, [pc, #388]	@ (8000bd0 <fsm_manual+0x51c>)
 8000a4c:	f001 f9a1 	bl	8001d92 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000a50:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a54:	485e      	ldr	r0, [pc, #376]	@ (8000bd0 <fsm_manual+0x51c>)
 8000a56:	f001 f99c 	bl	8001d92 <HAL_GPIO_TogglePin>
			setTimer(4,500);
 8000a5a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000a5e:	2004      	movs	r0, #4
 8000a60:	f000 fe06 	bl	8001670 <setTimer>
		}
		break;
 8000a64:	e087      	b.n	8000b76 <fsm_manual+0x4c2>
	case YELLOW_MANUAL:
		if(isButtonPressed(0)){
 8000a66:	2000      	movs	r0, #0
 8000a68:	f7ff fb70 	bl	800014c <isButtonPressed>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d004      	beq.n	8000a7c <fsm_manual+0x3c8>
			all_led_yellow_off();
 8000a72:	f000 fc23 	bl	80012bc <all_led_yellow_off>
			status_fsm = INIT;
 8000a76:	4b50      	ldr	r3, [pc, #320]	@ (8000bb8 <fsm_manual+0x504>)
 8000a78:	2204      	movs	r2, #4
 8000a7a:	601a      	str	r2, [r3, #0]
		}
		if(isButtonPressed(1)){
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	f7ff fb65 	bl	800014c <isButtonPressed>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d032      	beq.n	8000aee <fsm_manual+0x43a>
			yellow_time_increase++;
 8000a88:	4b52      	ldr	r3, [pc, #328]	@ (8000bd4 <fsm_manual+0x520>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	4a51      	ldr	r2, [pc, #324]	@ (8000bd4 <fsm_manual+0x520>)
 8000a90:	6013      	str	r3, [r2, #0]
			if(yellow_time_increase + yellow_time >= 99) {
 8000a92:	4b50      	ldr	r3, [pc, #320]	@ (8000bd4 <fsm_manual+0x520>)
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	4b49      	ldr	r3, [pc, #292]	@ (8000bbc <fsm_manual+0x508>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4413      	add	r3, r2
 8000a9c:	2b62      	cmp	r3, #98	@ 0x62
 8000a9e:	dd04      	ble.n	8000aaa <fsm_manual+0x3f6>
				yellow_time_increase = 0 - yellow_time;
 8000aa0:	4b46      	ldr	r3, [pc, #280]	@ (8000bbc <fsm_manual+0x508>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	425b      	negs	r3, r3
 8000aa6:	4a4b      	ldr	r2, [pc, #300]	@ (8000bd4 <fsm_manual+0x520>)
 8000aa8:	6013      	str	r3, [r2, #0]
			}
			update7SegBuffer(0,(yellow_time_increase + yellow_time)/10);
 8000aaa:	4b4a      	ldr	r3, [pc, #296]	@ (8000bd4 <fsm_manual+0x520>)
 8000aac:	681a      	ldr	r2, [r3, #0]
 8000aae:	4b43      	ldr	r3, [pc, #268]	@ (8000bbc <fsm_manual+0x508>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	4a42      	ldr	r2, [pc, #264]	@ (8000bc0 <fsm_manual+0x50c>)
 8000ab6:	fb82 1203 	smull	r1, r2, r2, r3
 8000aba:	1092      	asrs	r2, r2, #2
 8000abc:	17db      	asrs	r3, r3, #31
 8000abe:	1ad3      	subs	r3, r2, r3
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	2000      	movs	r0, #0
 8000ac4:	f000 fb02 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(1,(yellow_time_increase + yellow_time)%10);
 8000ac8:	4b42      	ldr	r3, [pc, #264]	@ (8000bd4 <fsm_manual+0x520>)
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	4b3b      	ldr	r3, [pc, #236]	@ (8000bbc <fsm_manual+0x508>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	441a      	add	r2, r3
 8000ad2:	4b3b      	ldr	r3, [pc, #236]	@ (8000bc0 <fsm_manual+0x50c>)
 8000ad4:	fb83 1302 	smull	r1, r3, r3, r2
 8000ad8:	1099      	asrs	r1, r3, #2
 8000ada:	17d3      	asrs	r3, r2, #31
 8000adc:	1ac9      	subs	r1, r1, r3
 8000ade:	460b      	mov	r3, r1
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	440b      	add	r3, r1
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	1ad1      	subs	r1, r2, r3
 8000ae8:	2001      	movs	r0, #1
 8000aea:	f000 faef 	bl	80010cc <update7SegBuffer>
		}
		if(isButtonPressed(2)){
 8000aee:	2002      	movs	r0, #2
 8000af0:	f7ff fb2c 	bl	800014c <isButtonPressed>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d025      	beq.n	8000b46 <fsm_manual+0x492>
			yellow_time += yellow_time_increase;
 8000afa:	4b30      	ldr	r3, [pc, #192]	@ (8000bbc <fsm_manual+0x508>)
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	4b35      	ldr	r3, [pc, #212]	@ (8000bd4 <fsm_manual+0x520>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4413      	add	r3, r2
 8000b04:	4a2d      	ldr	r2, [pc, #180]	@ (8000bbc <fsm_manual+0x508>)
 8000b06:	6013      	str	r3, [r2, #0]
			yellow_time_increase = 0;
 8000b08:	4b32      	ldr	r3, [pc, #200]	@ (8000bd4 <fsm_manual+0x520>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
			update7SegBuffer(0,yellow_time/10);
 8000b0e:	4b2b      	ldr	r3, [pc, #172]	@ (8000bbc <fsm_manual+0x508>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a2b      	ldr	r2, [pc, #172]	@ (8000bc0 <fsm_manual+0x50c>)
 8000b14:	fb82 1203 	smull	r1, r2, r2, r3
 8000b18:	1092      	asrs	r2, r2, #2
 8000b1a:	17db      	asrs	r3, r3, #31
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	4619      	mov	r1, r3
 8000b20:	2000      	movs	r0, #0
 8000b22:	f000 fad3 	bl	80010cc <update7SegBuffer>
			update7SegBuffer(1,yellow_time%10);
 8000b26:	4b25      	ldr	r3, [pc, #148]	@ (8000bbc <fsm_manual+0x508>)
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	4b25      	ldr	r3, [pc, #148]	@ (8000bc0 <fsm_manual+0x50c>)
 8000b2c:	fb83 1302 	smull	r1, r3, r3, r2
 8000b30:	1099      	asrs	r1, r3, #2
 8000b32:	17d3      	asrs	r3, r2, #31
 8000b34:	1ac9      	subs	r1, r1, r3
 8000b36:	460b      	mov	r3, r1
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	440b      	add	r3, r1
 8000b3c:	005b      	lsls	r3, r3, #1
 8000b3e:	1ad1      	subs	r1, r2, r3
 8000b40:	2001      	movs	r0, #1
 8000b42:	f000 fac3 	bl	80010cc <update7SegBuffer>

		}
		if(flag_timer[4] == 1){
 8000b46:	4b21      	ldr	r3, [pc, #132]	@ (8000bcc <fsm_manual+0x518>)
 8000b48:	691b      	ldr	r3, [r3, #16]
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d115      	bne.n	8000b7a <fsm_manual+0x4c6>
			HAL_GPIO_TogglePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin);
 8000b4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b52:	481f      	ldr	r0, [pc, #124]	@ (8000bd0 <fsm_manual+0x51c>)
 8000b54:	f001 f91d 	bl	8001d92 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin);
 8000b58:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b5c:	481c      	ldr	r0, [pc, #112]	@ (8000bd0 <fsm_manual+0x51c>)
 8000b5e:	f001 f918 	bl	8001d92 <HAL_GPIO_TogglePin>
			setTimer(4,500);
 8000b62:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000b66:	2004      	movs	r0, #4
 8000b68:	f000 fd82 	bl	8001670 <setTimer>
		}
		break;
 8000b6c:	e005      	b.n	8000b7a <fsm_manual+0x4c6>
	default:
		break;
 8000b6e:	bf00      	nop
 8000b70:	e004      	b.n	8000b7c <fsm_manual+0x4c8>
		break;
 8000b72:	bf00      	nop
 8000b74:	e002      	b.n	8000b7c <fsm_manual+0x4c8>
		break;
 8000b76:	bf00      	nop
 8000b78:	e000      	b.n	8000b7c <fsm_manual+0x4c8>
		break;
 8000b7a:	bf00      	nop
	}
	if(flag_timer[3] == 1){
 8000b7c:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <fsm_manual+0x518>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d116      	bne.n	8000bb2 <fsm_manual+0x4fe>
		update7SEG(index_led++);
 8000b84:	4b14      	ldr	r3, [pc, #80]	@ (8000bd8 <fsm_manual+0x524>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	1c5a      	adds	r2, r3, #1
 8000b8a:	4913      	ldr	r1, [pc, #76]	@ (8000bd8 <fsm_manual+0x524>)
 8000b8c:	600a      	str	r2, [r1, #0]
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 fa26 	bl	8000fe0 <update7SEG>
		index_led%=4;
 8000b94:	4b10      	ldr	r3, [pc, #64]	@ (8000bd8 <fsm_manual+0x524>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	425a      	negs	r2, r3
 8000b9a:	f003 0303 	and.w	r3, r3, #3
 8000b9e:	f002 0203 	and.w	r2, r2, #3
 8000ba2:	bf58      	it	pl
 8000ba4:	4253      	negpl	r3, r2
 8000ba6:	4a0c      	ldr	r2, [pc, #48]	@ (8000bd8 <fsm_manual+0x524>)
 8000ba8:	6013      	str	r3, [r2, #0]
		setTimer(3,250);
 8000baa:	21fa      	movs	r1, #250	@ 0xfa
 8000bac:	2003      	movs	r0, #3
 8000bae:	f000 fd5f 	bl	8001670 <setTimer>
	}
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	20000004 	.word	0x20000004
 8000bbc:	2000000c 	.word	0x2000000c
 8000bc0:	66666667 	.word	0x66666667
 8000bc4:	200000f4 	.word	0x200000f4
 8000bc8:	20000010 	.word	0x20000010
 8000bcc:	2000016c 	.word	0x2000016c
 8000bd0:	40010800 	.word	0x40010800
 8000bd4:	200000f8 	.word	0x200000f8
 8000bd8:	200000ec 	.word	0x200000ec

08000bdc <display7SEG>:
 */
#include "main.h"
#include "timer.h"
#include "led7_segment.h"
int led_buffer[4] = {0,7,0,2};
void display7SEG(int num){
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
	switch(num){
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2b09      	cmp	r3, #9
 8000be8:	f200 81c8 	bhi.w	8000f7c <display7SEG+0x3a0>
 8000bec:	a201      	add	r2, pc, #4	@ (adr r2, 8000bf4 <display7SEG+0x18>)
 8000bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bf2:	bf00      	nop
 8000bf4:	08000c1d 	.word	0x08000c1d
 8000bf8:	08000c73 	.word	0x08000c73
 8000bfc:	08000cc9 	.word	0x08000cc9
 8000c00:	08000d1f 	.word	0x08000d1f
 8000c04:	08000d75 	.word	0x08000d75
 8000c08:	08000dcb 	.word	0x08000dcb
 8000c0c:	08000e21 	.word	0x08000e21
 8000c10:	08000e77 	.word	0x08000e77
 8000c14:	08000ecd 	.word	0x08000ecd
 8000c18:	08000f23 	.word	0x08000f23
	case 0:
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET); //a
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c22:	48d5      	ldr	r0, [pc, #852]	@ (8000f78 <display7SEG+0x39c>)
 8000c24:	f001 f89d 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET); //b
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c2e:	48d2      	ldr	r0, [pc, #840]	@ (8000f78 <display7SEG+0x39c>)
 8000c30:	f001 f897 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);//c
 8000c34:	2200      	movs	r2, #0
 8000c36:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c3a:	48cf      	ldr	r0, [pc, #828]	@ (8000f78 <display7SEG+0x39c>)
 8000c3c:	f001 f891 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);//d
 8000c40:	2200      	movs	r2, #0
 8000c42:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c46:	48cc      	ldr	r0, [pc, #816]	@ (8000f78 <display7SEG+0x39c>)
 8000c48:	f001 f88b 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,RESET); //e
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c52:	48c9      	ldr	r0, [pc, #804]	@ (8000f78 <display7SEG+0x39c>)
 8000c54:	f001 f885 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET); //f
 8000c58:	2200      	movs	r2, #0
 8000c5a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c5e:	48c6      	ldr	r0, [pc, #792]	@ (8000f78 <display7SEG+0x39c>)
 8000c60:	f001 f87f 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,SET); //g
 8000c64:	2201      	movs	r2, #1
 8000c66:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c6a:	48c3      	ldr	r0, [pc, #780]	@ (8000f78 <display7SEG+0x39c>)
 8000c6c:	f001 f879 	bl	8001d62 <HAL_GPIO_WritePin>
		break;
 8000c70:	e1af      	b.n	8000fd2 <display7SEG+0x3f6>
	case 1:
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,SET); //a
 8000c72:	2201      	movs	r2, #1
 8000c74:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c78:	48bf      	ldr	r0, [pc, #764]	@ (8000f78 <display7SEG+0x39c>)
 8000c7a:	f001 f872 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET); //b
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c84:	48bc      	ldr	r0, [pc, #752]	@ (8000f78 <display7SEG+0x39c>)
 8000c86:	f001 f86c 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);//c
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c90:	48b9      	ldr	r0, [pc, #740]	@ (8000f78 <display7SEG+0x39c>)
 8000c92:	f001 f866 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,SET);//d
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c9c:	48b6      	ldr	r0, [pc, #728]	@ (8000f78 <display7SEG+0x39c>)
 8000c9e:	f001 f860 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET); //e
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ca8:	48b3      	ldr	r0, [pc, #716]	@ (8000f78 <display7SEG+0x39c>)
 8000caa:	f001 f85a 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,SET); //f
 8000cae:	2201      	movs	r2, #1
 8000cb0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cb4:	48b0      	ldr	r0, [pc, #704]	@ (8000f78 <display7SEG+0x39c>)
 8000cb6:	f001 f854 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,SET); //g
 8000cba:	2201      	movs	r2, #1
 8000cbc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cc0:	48ad      	ldr	r0, [pc, #692]	@ (8000f78 <display7SEG+0x39c>)
 8000cc2:	f001 f84e 	bl	8001d62 <HAL_GPIO_WritePin>
		break;
 8000cc6:	e184      	b.n	8000fd2 <display7SEG+0x3f6>
	case 2:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //a
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cce:	48aa      	ldr	r0, [pc, #680]	@ (8000f78 <display7SEG+0x39c>)
 8000cd0:	f001 f847 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //b
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cda:	48a7      	ldr	r0, [pc, #668]	@ (8000f78 <display7SEG+0x39c>)
 8000cdc:	f001 f841 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET); //c
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ce6:	48a4      	ldr	r0, [pc, #656]	@ (8000f78 <display7SEG+0x39c>)
 8000ce8:	f001 f83b 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //d
 8000cec:	2200      	movs	r2, #0
 8000cee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cf2:	48a1      	ldr	r0, [pc, #644]	@ (8000f78 <display7SEG+0x39c>)
 8000cf4:	f001 f835 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET); //e
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cfe:	489e      	ldr	r0, [pc, #632]	@ (8000f78 <display7SEG+0x39c>)
 8000d00:	f001 f82f 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET); //f
 8000d04:	2201      	movs	r2, #1
 8000d06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d0a:	489b      	ldr	r0, [pc, #620]	@ (8000f78 <display7SEG+0x39c>)
 8000d0c:	f001 f829 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //g
 8000d10:	2200      	movs	r2, #0
 8000d12:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d16:	4898      	ldr	r0, [pc, #608]	@ (8000f78 <display7SEG+0x39c>)
 8000d18:	f001 f823 	bl	8001d62 <HAL_GPIO_WritePin>
		break;
 8000d1c:	e159      	b.n	8000fd2 <display7SEG+0x3f6>
	case 3:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //a
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d24:	4894      	ldr	r0, [pc, #592]	@ (8000f78 <display7SEG+0x39c>)
 8000d26:	f001 f81c 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //b
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d30:	4891      	ldr	r0, [pc, #580]	@ (8000f78 <display7SEG+0x39c>)
 8000d32:	f001 f816 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //c
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d3c:	488e      	ldr	r0, [pc, #568]	@ (8000f78 <display7SEG+0x39c>)
 8000d3e:	f001 f810 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //d
 8000d42:	2200      	movs	r2, #0
 8000d44:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d48:	488b      	ldr	r0, [pc, #556]	@ (8000f78 <display7SEG+0x39c>)
 8000d4a:	f001 f80a 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET); //e
 8000d4e:	2201      	movs	r2, #1
 8000d50:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d54:	4888      	ldr	r0, [pc, #544]	@ (8000f78 <display7SEG+0x39c>)
 8000d56:	f001 f804 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET); //f
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d60:	4885      	ldr	r0, [pc, #532]	@ (8000f78 <display7SEG+0x39c>)
 8000d62:	f000 fffe 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //g
 8000d66:	2200      	movs	r2, #0
 8000d68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d6c:	4882      	ldr	r0, [pc, #520]	@ (8000f78 <display7SEG+0x39c>)
 8000d6e:	f000 fff8 	bl	8001d62 <HAL_GPIO_WritePin>
		break;
 8000d72:	e12e      	b.n	8000fd2 <display7SEG+0x3f6>
	case 4:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET); //a
 8000d74:	2201      	movs	r2, #1
 8000d76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d7a:	487f      	ldr	r0, [pc, #508]	@ (8000f78 <display7SEG+0x39c>)
 8000d7c:	f000 fff1 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //b
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d86:	487c      	ldr	r0, [pc, #496]	@ (8000f78 <display7SEG+0x39c>)
 8000d88:	f000 ffeb 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //c
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d92:	4879      	ldr	r0, [pc, #484]	@ (8000f78 <display7SEG+0x39c>)
 8000d94:	f000 ffe5 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET); //d
 8000d98:	2201      	movs	r2, #1
 8000d9a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d9e:	4876      	ldr	r0, [pc, #472]	@ (8000f78 <display7SEG+0x39c>)
 8000da0:	f000 ffdf 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET); //e
 8000da4:	2201      	movs	r2, #1
 8000da6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000daa:	4873      	ldr	r0, [pc, #460]	@ (8000f78 <display7SEG+0x39c>)
 8000dac:	f000 ffd9 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET); //f
 8000db0:	2200      	movs	r2, #0
 8000db2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000db6:	4870      	ldr	r0, [pc, #448]	@ (8000f78 <display7SEG+0x39c>)
 8000db8:	f000 ffd3 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //g
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dc2:	486d      	ldr	r0, [pc, #436]	@ (8000f78 <display7SEG+0x39c>)
 8000dc4:	f000 ffcd 	bl	8001d62 <HAL_GPIO_WritePin>
		break;
 8000dc8:	e103      	b.n	8000fd2 <display7SEG+0x3f6>
	case 5:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //a
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dd0:	4869      	ldr	r0, [pc, #420]	@ (8000f78 <display7SEG+0x39c>)
 8000dd2:	f000 ffc6 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET); //b
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ddc:	4866      	ldr	r0, [pc, #408]	@ (8000f78 <display7SEG+0x39c>)
 8000dde:	f000 ffc0 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //c
 8000de2:	2200      	movs	r2, #0
 8000de4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000de8:	4863      	ldr	r0, [pc, #396]	@ (8000f78 <display7SEG+0x39c>)
 8000dea:	f000 ffba 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //d
 8000dee:	2200      	movs	r2, #0
 8000df0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000df4:	4860      	ldr	r0, [pc, #384]	@ (8000f78 <display7SEG+0x39c>)
 8000df6:	f000 ffb4 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET); //e
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e00:	485d      	ldr	r0, [pc, #372]	@ (8000f78 <display7SEG+0x39c>)
 8000e02:	f000 ffae 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET); //f
 8000e06:	2200      	movs	r2, #0
 8000e08:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e0c:	485a      	ldr	r0, [pc, #360]	@ (8000f78 <display7SEG+0x39c>)
 8000e0e:	f000 ffa8 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //g
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e18:	4857      	ldr	r0, [pc, #348]	@ (8000f78 <display7SEG+0x39c>)
 8000e1a:	f000 ffa2 	bl	8001d62 <HAL_GPIO_WritePin>
		break;
 8000e1e:	e0d8      	b.n	8000fd2 <display7SEG+0x3f6>
	case 6:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //a
 8000e20:	2200      	movs	r2, #0
 8000e22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e26:	4854      	ldr	r0, [pc, #336]	@ (8000f78 <display7SEG+0x39c>)
 8000e28:	f000 ff9b 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET); //b
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e32:	4851      	ldr	r0, [pc, #324]	@ (8000f78 <display7SEG+0x39c>)
 8000e34:	f000 ff95 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //c
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e3e:	484e      	ldr	r0, [pc, #312]	@ (8000f78 <display7SEG+0x39c>)
 8000e40:	f000 ff8f 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //d
 8000e44:	2200      	movs	r2, #0
 8000e46:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e4a:	484b      	ldr	r0, [pc, #300]	@ (8000f78 <display7SEG+0x39c>)
 8000e4c:	f000 ff89 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET); //e
 8000e50:	2200      	movs	r2, #0
 8000e52:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e56:	4848      	ldr	r0, [pc, #288]	@ (8000f78 <display7SEG+0x39c>)
 8000e58:	f000 ff83 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET); //f
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e62:	4845      	ldr	r0, [pc, #276]	@ (8000f78 <display7SEG+0x39c>)
 8000e64:	f000 ff7d 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //g
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e6e:	4842      	ldr	r0, [pc, #264]	@ (8000f78 <display7SEG+0x39c>)
 8000e70:	f000 ff77 	bl	8001d62 <HAL_GPIO_WritePin>
		break;
 8000e74:	e0ad      	b.n	8000fd2 <display7SEG+0x3f6>
	case 7:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //a
 8000e76:	2200      	movs	r2, #0
 8000e78:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e7c:	483e      	ldr	r0, [pc, #248]	@ (8000f78 <display7SEG+0x39c>)
 8000e7e:	f000 ff70 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //b
 8000e82:	2200      	movs	r2, #0
 8000e84:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e88:	483b      	ldr	r0, [pc, #236]	@ (8000f78 <display7SEG+0x39c>)
 8000e8a:	f000 ff6a 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //c
 8000e8e:	2200      	movs	r2, #0
 8000e90:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e94:	4838      	ldr	r0, [pc, #224]	@ (8000f78 <display7SEG+0x39c>)
 8000e96:	f000 ff64 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET); //d
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ea0:	4835      	ldr	r0, [pc, #212]	@ (8000f78 <display7SEG+0x39c>)
 8000ea2:	f000 ff5e 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET); //e
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000eac:	4832      	ldr	r0, [pc, #200]	@ (8000f78 <display7SEG+0x39c>)
 8000eae:	f000 ff58 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET); //f
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eb8:	482f      	ldr	r0, [pc, #188]	@ (8000f78 <display7SEG+0x39c>)
 8000eba:	f000 ff52 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET); //g
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ec4:	482c      	ldr	r0, [pc, #176]	@ (8000f78 <display7SEG+0x39c>)
 8000ec6:	f000 ff4c 	bl	8001d62 <HAL_GPIO_WritePin>
		break;
 8000eca:	e082      	b.n	8000fd2 <display7SEG+0x3f6>
	case 8:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //a
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ed2:	4829      	ldr	r0, [pc, #164]	@ (8000f78 <display7SEG+0x39c>)
 8000ed4:	f000 ff45 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //b
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ede:	4826      	ldr	r0, [pc, #152]	@ (8000f78 <display7SEG+0x39c>)
 8000ee0:	f000 ff3f 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //c
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000eea:	4823      	ldr	r0, [pc, #140]	@ (8000f78 <display7SEG+0x39c>)
 8000eec:	f000 ff39 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //d
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ef6:	4820      	ldr	r0, [pc, #128]	@ (8000f78 <display7SEG+0x39c>)
 8000ef8:	f000 ff33 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET); //e
 8000efc:	2200      	movs	r2, #0
 8000efe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f02:	481d      	ldr	r0, [pc, #116]	@ (8000f78 <display7SEG+0x39c>)
 8000f04:	f000 ff2d 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET); //f
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f0e:	481a      	ldr	r0, [pc, #104]	@ (8000f78 <display7SEG+0x39c>)
 8000f10:	f000 ff27 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //g
 8000f14:	2200      	movs	r2, #0
 8000f16:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f1a:	4817      	ldr	r0, [pc, #92]	@ (8000f78 <display7SEG+0x39c>)
 8000f1c:	f000 ff21 	bl	8001d62 <HAL_GPIO_WritePin>
		break;
 8000f20:	e057      	b.n	8000fd2 <display7SEG+0x3f6>
	case 9:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //a
 8000f22:	2200      	movs	r2, #0
 8000f24:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f28:	4813      	ldr	r0, [pc, #76]	@ (8000f78 <display7SEG+0x39c>)
 8000f2a:	f000 ff1a 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //b
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f34:	4810      	ldr	r0, [pc, #64]	@ (8000f78 <display7SEG+0x39c>)
 8000f36:	f000 ff14 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //c
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f40:	480d      	ldr	r0, [pc, #52]	@ (8000f78 <display7SEG+0x39c>)
 8000f42:	f000 ff0e 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //d
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f4c:	480a      	ldr	r0, [pc, #40]	@ (8000f78 <display7SEG+0x39c>)
 8000f4e:	f000 ff08 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET); //e
 8000f52:	2201      	movs	r2, #1
 8000f54:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f58:	4807      	ldr	r0, [pc, #28]	@ (8000f78 <display7SEG+0x39c>)
 8000f5a:	f000 ff02 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET); //f
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f64:	4804      	ldr	r0, [pc, #16]	@ (8000f78 <display7SEG+0x39c>)
 8000f66:	f000 fefc 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //g
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f70:	4801      	ldr	r0, [pc, #4]	@ (8000f78 <display7SEG+0x39c>)
 8000f72:	f000 fef6 	bl	8001d62 <HAL_GPIO_WritePin>
		break;
 8000f76:	e02c      	b.n	8000fd2 <display7SEG+0x3f6>
 8000f78:	40010c00 	.word	0x40010c00

	default:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET); //a
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f82:	4816      	ldr	r0, [pc, #88]	@ (8000fdc <display7SEG+0x400>)
 8000f84:	f000 feed 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET); //b
 8000f88:	2201      	movs	r2, #1
 8000f8a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f8e:	4813      	ldr	r0, [pc, #76]	@ (8000fdc <display7SEG+0x400>)
 8000f90:	f000 fee7 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET); //c
 8000f94:	2201      	movs	r2, #1
 8000f96:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f9a:	4810      	ldr	r0, [pc, #64]	@ (8000fdc <display7SEG+0x400>)
 8000f9c:	f000 fee1 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET); //d
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fa6:	480d      	ldr	r0, [pc, #52]	@ (8000fdc <display7SEG+0x400>)
 8000fa8:	f000 fedb 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET); //e
 8000fac:	2201      	movs	r2, #1
 8000fae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fb2:	480a      	ldr	r0, [pc, #40]	@ (8000fdc <display7SEG+0x400>)
 8000fb4:	f000 fed5 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET); //f
 8000fb8:	2201      	movs	r2, #1
 8000fba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fbe:	4807      	ldr	r0, [pc, #28]	@ (8000fdc <display7SEG+0x400>)
 8000fc0:	f000 fecf 	bl	8001d62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET); //g
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fca:	4804      	ldr	r0, [pc, #16]	@ (8000fdc <display7SEG+0x400>)
 8000fcc:	f000 fec9 	bl	8001d62 <HAL_GPIO_WritePin>
		break;
 8000fd0:	bf00      	nop
	}

}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40010c00 	.word	0x40010c00

08000fe0 <update7SEG>:
void update7SEG(int index){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
	switch (index){
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b03      	cmp	r3, #3
 8000fec:	d85e      	bhi.n	80010ac <update7SEG+0xcc>
 8000fee:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff4 <update7SEG+0x14>)
 8000ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff4:	08001005 	.word	0x08001005
 8000ff8:	0800102f 	.word	0x0800102f
 8000ffc:	08001059 	.word	0x08001059
 8001000:	08001083 	.word	0x08001083
	 	 case 0:
	 //Display the first 7SEG with led_buffer[0]
	 		 HAL_GPIO_WritePin(EN0_GPIO_Port,EN0_Pin,SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2101      	movs	r1, #1
 8001008:	482e      	ldr	r0, [pc, #184]	@ (80010c4 <update7SEG+0xe4>)
 800100a:	f000 feaa 	bl	8001d62 <HAL_GPIO_WritePin>
	 		 HAL_GPIO_WritePin(EN1_GPIO_Port,EN1_Pin,RESET);
 800100e:	2200      	movs	r2, #0
 8001010:	2102      	movs	r1, #2
 8001012:	482c      	ldr	r0, [pc, #176]	@ (80010c4 <update7SEG+0xe4>)
 8001014:	f000 fea5 	bl	8001d62 <HAL_GPIO_WritePin>
	 		 HAL_GPIO_WritePin(EN2_GPIO_Port,EN2_Pin,RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	2104      	movs	r1, #4
 800101c:	4829      	ldr	r0, [pc, #164]	@ (80010c4 <update7SEG+0xe4>)
 800101e:	f000 fea0 	bl	8001d62 <HAL_GPIO_WritePin>
	 		 HAL_GPIO_WritePin(EN3_GPIO_Port,EN3_Pin,RESET);
 8001022:	2200      	movs	r2, #0
 8001024:	2108      	movs	r1, #8
 8001026:	4827      	ldr	r0, [pc, #156]	@ (80010c4 <update7SEG+0xe4>)
 8001028:	f000 fe9b 	bl	8001d62 <HAL_GPIO_WritePin>
	 		 break;
 800102c:	e03f      	b.n	80010ae <update7SEG+0xce>
	 	 case 1:
	 //Display the second 7SEG with led_buffer[1]
	 		HAL_GPIO_WritePin(EN0_GPIO_Port,EN0_Pin,RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	2101      	movs	r1, #1
 8001032:	4824      	ldr	r0, [pc, #144]	@ (80010c4 <update7SEG+0xe4>)
 8001034:	f000 fe95 	bl	8001d62 <HAL_GPIO_WritePin>
	 		HAL_GPIO_WritePin(EN1_GPIO_Port,EN1_Pin,SET);
 8001038:	2201      	movs	r2, #1
 800103a:	2102      	movs	r1, #2
 800103c:	4821      	ldr	r0, [pc, #132]	@ (80010c4 <update7SEG+0xe4>)
 800103e:	f000 fe90 	bl	8001d62 <HAL_GPIO_WritePin>
	 		HAL_GPIO_WritePin(EN2_GPIO_Port,EN2_Pin,RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	2104      	movs	r1, #4
 8001046:	481f      	ldr	r0, [pc, #124]	@ (80010c4 <update7SEG+0xe4>)
 8001048:	f000 fe8b 	bl	8001d62 <HAL_GPIO_WritePin>
	 		HAL_GPIO_WritePin(EN3_GPIO_Port,EN3_Pin,RESET);
 800104c:	2200      	movs	r2, #0
 800104e:	2108      	movs	r1, #8
 8001050:	481c      	ldr	r0, [pc, #112]	@ (80010c4 <update7SEG+0xe4>)
 8001052:	f000 fe86 	bl	8001d62 <HAL_GPIO_WritePin>

	 		 break;
 8001056:	e02a      	b.n	80010ae <update7SEG+0xce>
	 	 case 2:
	 //Display the third 7SEG with led_buffer[2]
	 		HAL_GPIO_WritePin(EN0_GPIO_Port,EN0_Pin,RESET);
 8001058:	2200      	movs	r2, #0
 800105a:	2101      	movs	r1, #1
 800105c:	4819      	ldr	r0, [pc, #100]	@ (80010c4 <update7SEG+0xe4>)
 800105e:	f000 fe80 	bl	8001d62 <HAL_GPIO_WritePin>
	 		HAL_GPIO_WritePin(EN1_GPIO_Port,EN1_Pin,RESET);
 8001062:	2200      	movs	r2, #0
 8001064:	2102      	movs	r1, #2
 8001066:	4817      	ldr	r0, [pc, #92]	@ (80010c4 <update7SEG+0xe4>)
 8001068:	f000 fe7b 	bl	8001d62 <HAL_GPIO_WritePin>
	 		HAL_GPIO_WritePin(EN2_GPIO_Port,EN2_Pin,SET);
 800106c:	2201      	movs	r2, #1
 800106e:	2104      	movs	r1, #4
 8001070:	4814      	ldr	r0, [pc, #80]	@ (80010c4 <update7SEG+0xe4>)
 8001072:	f000 fe76 	bl	8001d62 <HAL_GPIO_WritePin>
	 		HAL_GPIO_WritePin(EN3_GPIO_Port,EN3_Pin,RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2108      	movs	r1, #8
 800107a:	4812      	ldr	r0, [pc, #72]	@ (80010c4 <update7SEG+0xe4>)
 800107c:	f000 fe71 	bl	8001d62 <HAL_GPIO_WritePin>
	 		 break;
 8001080:	e015      	b.n	80010ae <update7SEG+0xce>
	 	 case 3:
	 //Display the forth 7SEG with led_buffer[3]
	 		HAL_GPIO_WritePin(EN0_GPIO_Port,EN0_Pin,RESET);
 8001082:	2200      	movs	r2, #0
 8001084:	2101      	movs	r1, #1
 8001086:	480f      	ldr	r0, [pc, #60]	@ (80010c4 <update7SEG+0xe4>)
 8001088:	f000 fe6b 	bl	8001d62 <HAL_GPIO_WritePin>
	 		HAL_GPIO_WritePin(EN1_GPIO_Port,EN1_Pin,RESET);
 800108c:	2200      	movs	r2, #0
 800108e:	2102      	movs	r1, #2
 8001090:	480c      	ldr	r0, [pc, #48]	@ (80010c4 <update7SEG+0xe4>)
 8001092:	f000 fe66 	bl	8001d62 <HAL_GPIO_WritePin>
	 		HAL_GPIO_WritePin(EN2_GPIO_Port,EN2_Pin,RESET);
 8001096:	2200      	movs	r2, #0
 8001098:	2104      	movs	r1, #4
 800109a:	480a      	ldr	r0, [pc, #40]	@ (80010c4 <update7SEG+0xe4>)
 800109c:	f000 fe61 	bl	8001d62 <HAL_GPIO_WritePin>
	 		HAL_GPIO_WritePin(EN3_GPIO_Port,EN3_Pin,SET);
 80010a0:	2201      	movs	r2, #1
 80010a2:	2108      	movs	r1, #8
 80010a4:	4807      	ldr	r0, [pc, #28]	@ (80010c4 <update7SEG+0xe4>)
 80010a6:	f000 fe5c 	bl	8001d62 <HAL_GPIO_WritePin>
	 		 break;
 80010aa:	e000      	b.n	80010ae <update7SEG+0xce>
	 	 default:
	 		 break;
 80010ac:	bf00      	nop
		}
		display7SEG(led_buffer[index]);
 80010ae:	4a06      	ldr	r2, [pc, #24]	@ (80010c8 <update7SEG+0xe8>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fd90 	bl	8000bdc <display7SEG>
}
 80010bc:	bf00      	nop
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40010800 	.word	0x40010800
 80010c8:	20000014 	.word	0x20000014

080010cc <update7SegBuffer>:
void update7SegBuffer(int index,int value){
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	6039      	str	r1, [r7, #0]
	if(value <= 0){
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	dc05      	bgt.n	80010e8 <update7SegBuffer+0x1c>
		led_buffer[index] = 0;
 80010dc:	4a07      	ldr	r2, [pc, #28]	@ (80010fc <update7SegBuffer+0x30>)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2100      	movs	r1, #0
 80010e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	else led_buffer[index] = value;
}
 80010e6:	e004      	b.n	80010f2 <update7SegBuffer+0x26>
	else led_buffer[index] = value;
 80010e8:	4904      	ldr	r1, [pc, #16]	@ (80010fc <update7SegBuffer+0x30>)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	683a      	ldr	r2, [r7, #0]
 80010ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bc80      	pop	{r7}
 80010fa:	4770      	bx	lr
 80010fc:	20000014 	.word	0x20000014

08001100 <led_red_and_green>:
 */
#include "main.h"
#include "light_traffic.h"
#include "led7_segment.h"

void led_red_and_green(){
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port,LED_YELLOW_Pin,RESET);
 8001104:	2200      	movs	r2, #0
 8001106:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800110a:	4811      	ldr	r0, [pc, #68]	@ (8001150 <led_red_and_green+0x50>)
 800110c:	f000 fe29 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port,LED_GREEN_Pin,RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001116:	480e      	ldr	r0, [pc, #56]	@ (8001150 <led_red_and_green+0x50>)
 8001118:	f000 fe23 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, SET);
 800111c:	2201      	movs	r2, #1
 800111e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001122:	480b      	ldr	r0, [pc, #44]	@ (8001150 <led_red_and_green+0x50>)
 8001124:	f000 fe1d 	bl	8001d62 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port,LED_YELLOW_2_Pin,RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800112e:	4808      	ldr	r0, [pc, #32]	@ (8001150 <led_red_and_green+0x50>)
 8001130:	f000 fe17 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8001134:	2201      	movs	r2, #1
 8001136:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800113a:	4805      	ldr	r0, [pc, #20]	@ (8001150 <led_red_and_green+0x50>)
 800113c:	f000 fe11 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, RESET);
 8001140:	2200      	movs	r2, #0
 8001142:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001146:	4802      	ldr	r0, [pc, #8]	@ (8001150 <led_red_and_green+0x50>)
 8001148:	f000 fe0b 	bl	8001d62 <HAL_GPIO_WritePin>
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40010800 	.word	0x40010800

08001154 <led_red_and_yellow>:
void led_red_and_yellow(){
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port,LED_YELLOW_Pin,RESET);
 8001158:	2200      	movs	r2, #0
 800115a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800115e:	4811      	ldr	r0, [pc, #68]	@ (80011a4 <led_red_and_yellow+0x50>)
 8001160:	f000 fdff 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port,LED_GREEN_Pin,RESET);
 8001164:	2200      	movs	r2, #0
 8001166:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800116a:	480e      	ldr	r0, [pc, #56]	@ (80011a4 <led_red_and_yellow+0x50>)
 800116c:	f000 fdf9 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, SET);
 8001170:	2201      	movs	r2, #1
 8001172:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001176:	480b      	ldr	r0, [pc, #44]	@ (80011a4 <led_red_and_yellow+0x50>)
 8001178:	f000 fdf3 	bl	8001d62 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port,LED_YELLOW_2_Pin,SET);
 800117c:	2201      	movs	r2, #1
 800117e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001182:	4808      	ldr	r0, [pc, #32]	@ (80011a4 <led_red_and_yellow+0x50>)
 8001184:	f000 fded 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin,RESET);
 8001188:	2200      	movs	r2, #0
 800118a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800118e:	4805      	ldr	r0, [pc, #20]	@ (80011a4 <led_red_and_yellow+0x50>)
 8001190:	f000 fde7 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, RESET);
 8001194:	2200      	movs	r2, #0
 8001196:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800119a:	4802      	ldr	r0, [pc, #8]	@ (80011a4 <led_red_and_yellow+0x50>)
 800119c:	f000 fde1 	bl	8001d62 <HAL_GPIO_WritePin>
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40010800 	.word	0x40010800

080011a8 <led_green_and_red>:
void led_green_and_red(){
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port,LED_YELLOW_Pin,RESET);
 80011ac:	2200      	movs	r2, #0
 80011ae:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011b2:	4811      	ldr	r0, [pc, #68]	@ (80011f8 <led_green_and_red+0x50>)
 80011b4:	f000 fdd5 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, RESET);
 80011b8:	2200      	movs	r2, #0
 80011ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011be:	480e      	ldr	r0, [pc, #56]	@ (80011f8 <led_green_and_red+0x50>)
 80011c0:	f000 fdcf 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port,LED_GREEN_Pin,SET);
 80011c4:	2201      	movs	r2, #1
 80011c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011ca:	480b      	ldr	r0, [pc, #44]	@ (80011f8 <led_green_and_red+0x50>)
 80011cc:	f000 fdc9 	bl	8001d62 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port,LED_YELLOW_2_Pin,RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011d6:	4808      	ldr	r0, [pc, #32]	@ (80011f8 <led_green_and_red+0x50>)
 80011d8:	f000 fdc3 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin,RESET);
 80011dc:	2200      	movs	r2, #0
 80011de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011e2:	4805      	ldr	r0, [pc, #20]	@ (80011f8 <led_green_and_red+0x50>)
 80011e4:	f000 fdbd 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 80011e8:	2201      	movs	r2, #1
 80011ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011ee:	4802      	ldr	r0, [pc, #8]	@ (80011f8 <led_green_and_red+0x50>)
 80011f0:	f000 fdb7 	bl	8001d62 <HAL_GPIO_WritePin>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40010800 	.word	0x40010800

080011fc <led_yellow_and_red>:
void led_yellow_and_red(){
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port,LED_YELLOW_Pin,SET);
 8001200:	2201      	movs	r2, #1
 8001202:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001206:	4811      	ldr	r0, [pc, #68]	@ (800124c <led_yellow_and_red+0x50>)
 8001208:	f000 fdab 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port,LED_GREEN_Pin,RESET);
 800120c:	2200      	movs	r2, #0
 800120e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001212:	480e      	ldr	r0, [pc, #56]	@ (800124c <led_yellow_and_red+0x50>)
 8001214:	f000 fda5 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, RESET);
 8001218:	2200      	movs	r2, #0
 800121a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800121e:	480b      	ldr	r0, [pc, #44]	@ (800124c <led_yellow_and_red+0x50>)
 8001220:	f000 fd9f 	bl	8001d62 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port,LED_YELLOW_2_Pin,RESET);
 8001224:	2200      	movs	r2, #0
 8001226:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800122a:	4808      	ldr	r0, [pc, #32]	@ (800124c <led_yellow_and_red+0x50>)
 800122c:	f000 fd99 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, RESET);
 8001230:	2200      	movs	r2, #0
 8001232:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001236:	4805      	ldr	r0, [pc, #20]	@ (800124c <led_yellow_and_red+0x50>)
 8001238:	f000 fd93 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 800123c:	2201      	movs	r2, #1
 800123e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001242:	4802      	ldr	r0, [pc, #8]	@ (800124c <led_yellow_and_red+0x50>)
 8001244:	f000 fd8d 	bl	8001d62 <HAL_GPIO_WritePin>
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40010800 	.word	0x40010800

08001250 <all_led_red_on>:
void all_led_red_on(){
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin,SET);
 8001254:	2201      	movs	r2, #1
 8001256:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800125a:	4805      	ldr	r0, [pc, #20]	@ (8001270 <all_led_red_on+0x20>)
 800125c:	f000 fd81 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,SET);
 8001260:	2201      	movs	r2, #1
 8001262:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001266:	4802      	ldr	r0, [pc, #8]	@ (8001270 <all_led_red_on+0x20>)
 8001268:	f000 fd7b 	bl	8001d62 <HAL_GPIO_WritePin>
}
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40010800 	.word	0x40010800

08001274 <all_led_red_off>:
void all_led_red_off(){
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin,RESET);
 8001278:	2200      	movs	r2, #0
 800127a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800127e:	4805      	ldr	r0, [pc, #20]	@ (8001294 <all_led_red_off+0x20>)
 8001280:	f000 fd6f 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,RESET);
 8001284:	2200      	movs	r2, #0
 8001286:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800128a:	4802      	ldr	r0, [pc, #8]	@ (8001294 <all_led_red_off+0x20>)
 800128c:	f000 fd69 	bl	8001d62 <HAL_GPIO_WritePin>
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40010800 	.word	0x40010800

08001298 <all_led_yellow_on>:
void all_led_yellow_on(){
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin,SET);
 800129c:	2201      	movs	r2, #1
 800129e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012a2:	4805      	ldr	r0, [pc, #20]	@ (80012b8 <all_led_yellow_on+0x20>)
 80012a4:	f000 fd5d 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin,SET);
 80012a8:	2201      	movs	r2, #1
 80012aa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012ae:	4802      	ldr	r0, [pc, #8]	@ (80012b8 <all_led_yellow_on+0x20>)
 80012b0:	f000 fd57 	bl	8001d62 <HAL_GPIO_WritePin>
}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40010800 	.word	0x40010800

080012bc <all_led_yellow_off>:
void all_led_yellow_off(){
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin,RESET);
 80012c0:	2200      	movs	r2, #0
 80012c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012c6:	4805      	ldr	r0, [pc, #20]	@ (80012dc <all_led_yellow_off+0x20>)
 80012c8:	f000 fd4b 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin,RESET);
 80012cc:	2200      	movs	r2, #0
 80012ce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012d2:	4802      	ldr	r0, [pc, #8]	@ (80012dc <all_led_yellow_off+0x20>)
 80012d4:	f000 fd45 	bl	8001d62 <HAL_GPIO_WritePin>
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	40010800 	.word	0x40010800

080012e0 <all_led_green_on>:
void all_led_green_on(){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin,SET);
 80012e4:	2201      	movs	r2, #1
 80012e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012ea:	4805      	ldr	r0, [pc, #20]	@ (8001300 <all_led_green_on+0x20>)
 80012ec:	f000 fd39 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,SET);
 80012f0:	2201      	movs	r2, #1
 80012f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012f6:	4802      	ldr	r0, [pc, #8]	@ (8001300 <all_led_green_on+0x20>)
 80012f8:	f000 fd33 	bl	8001d62 <HAL_GPIO_WritePin>
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40010800 	.word	0x40010800

08001304 <all_led_green_off>:
void all_led_green_off(){
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin,RESET);
 8001308:	2200      	movs	r2, #0
 800130a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800130e:	4805      	ldr	r0, [pc, #20]	@ (8001324 <all_led_green_off+0x20>)
 8001310:	f000 fd27 	bl	8001d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,RESET);
 8001314:	2200      	movs	r2, #0
 8001316:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800131a:	4802      	ldr	r0, [pc, #8]	@ (8001324 <all_led_green_off+0x20>)
 800131c:	f000 fd21 	bl	8001d62 <HAL_GPIO_WritePin>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40010800 	.word	0x40010800

08001328 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800132c:	f000 fa16 	bl	800175c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001330:	f000 f810 	bl	8001354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001334:	f000 f896 	bl	8001464 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001338:	f000 f848 	bl	80013cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
 // setTimer(0,1000);	unit test led
  HAL_TIM_Base_Start_IT(&htim2);
 800133c:	4804      	ldr	r0, [pc, #16]	@ (8001350 <main+0x28>)
 800133e:	f001 f96f 	bl	8002620 <HAL_TIM_Base_Start_IT>
//		  setTimer(0,1000);
//	  }
//	  if(isButtonPressed(0)){
//		  HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin); unit test button
//	  }
	  fsm_autorun();
 8001342:	f7fe ffd7 	bl	80002f4 <fsm_autorun>
	  fsm_manual();
 8001346:	f7ff f9b5 	bl	80006b4 <fsm_manual>
	  fsm_autorun();
 800134a:	bf00      	nop
 800134c:	e7f9      	b.n	8001342 <main+0x1a>
 800134e:	bf00      	nop
 8001350:	200000fc 	.word	0x200000fc

08001354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b090      	sub	sp, #64	@ 0x40
 8001358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800135a:	f107 0318 	add.w	r3, r7, #24
 800135e:	2228      	movs	r2, #40	@ 0x28
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f001 fce8 	bl	8002d38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]
 8001374:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001376:	2302      	movs	r3, #2
 8001378:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800137a:	2301      	movs	r3, #1
 800137c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800137e:	2310      	movs	r3, #16
 8001380:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001382:	2300      	movs	r3, #0
 8001384:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001386:	f107 0318 	add.w	r3, r7, #24
 800138a:	4618      	mov	r0, r3
 800138c:	f000 fd1a 	bl	8001dc4 <HAL_RCC_OscConfig>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001396:	f000 f8d3 	bl	8001540 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800139a:	230f      	movs	r3, #15
 800139c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800139e:	2300      	movs	r3, #0
 80013a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013a6:	2300      	movs	r3, #0
 80013a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	2100      	movs	r1, #0
 80013b2:	4618      	mov	r0, r3
 80013b4:	f000 ff88 	bl	80022c8 <HAL_RCC_ClockConfig>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80013be:	f000 f8bf 	bl	8001540 <Error_Handler>
  }
}
 80013c2:	bf00      	nop
 80013c4:	3740      	adds	r7, #64	@ 0x40
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013d2:	f107 0308 	add.w	r3, r7, #8
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e0:	463b      	mov	r3, r7
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001460 <MX_TIM2_Init+0x94>)
 80013ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80013f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001460 <MX_TIM2_Init+0x94>)
 80013f2:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80013f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f8:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <MX_TIM2_Init+0x94>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80013fe:	4b18      	ldr	r3, [pc, #96]	@ (8001460 <MX_TIM2_Init+0x94>)
 8001400:	2209      	movs	r2, #9
 8001402:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001404:	4b16      	ldr	r3, [pc, #88]	@ (8001460 <MX_TIM2_Init+0x94>)
 8001406:	2200      	movs	r2, #0
 8001408:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800140a:	4b15      	ldr	r3, [pc, #84]	@ (8001460 <MX_TIM2_Init+0x94>)
 800140c:	2200      	movs	r2, #0
 800140e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001410:	4813      	ldr	r0, [pc, #76]	@ (8001460 <MX_TIM2_Init+0x94>)
 8001412:	f001 f8b5 	bl	8002580 <HAL_TIM_Base_Init>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800141c:	f000 f890 	bl	8001540 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001420:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001424:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001426:	f107 0308 	add.w	r3, r7, #8
 800142a:	4619      	mov	r1, r3
 800142c:	480c      	ldr	r0, [pc, #48]	@ (8001460 <MX_TIM2_Init+0x94>)
 800142e:	f001 fa33 	bl	8002898 <HAL_TIM_ConfigClockSource>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001438:	f000 f882 	bl	8001540 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143c:	2300      	movs	r3, #0
 800143e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001440:	2300      	movs	r3, #0
 8001442:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001444:	463b      	mov	r3, r7
 8001446:	4619      	mov	r1, r3
 8001448:	4805      	ldr	r0, [pc, #20]	@ (8001460 <MX_TIM2_Init+0x94>)
 800144a:	f001 fc0b 	bl	8002c64 <HAL_TIMEx_MasterConfigSynchronization>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001454:	f000 f874 	bl	8001540 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001458:	bf00      	nop
 800145a:	3718      	adds	r7, #24
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	200000fc 	.word	0x200000fc

08001464 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146a:	f107 0308 	add.w	r3, r7, #8
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001478:	4b28      	ldr	r3, [pc, #160]	@ (800151c <MX_GPIO_Init+0xb8>)
 800147a:	699b      	ldr	r3, [r3, #24]
 800147c:	4a27      	ldr	r2, [pc, #156]	@ (800151c <MX_GPIO_Init+0xb8>)
 800147e:	f043 0304 	orr.w	r3, r3, #4
 8001482:	6193      	str	r3, [r2, #24]
 8001484:	4b25      	ldr	r3, [pc, #148]	@ (800151c <MX_GPIO_Init+0xb8>)
 8001486:	699b      	ldr	r3, [r3, #24]
 8001488:	f003 0304 	and.w	r3, r3, #4
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001490:	4b22      	ldr	r3, [pc, #136]	@ (800151c <MX_GPIO_Init+0xb8>)
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	4a21      	ldr	r2, [pc, #132]	@ (800151c <MX_GPIO_Init+0xb8>)
 8001496:	f043 0308 	orr.w	r3, r3, #8
 800149a:	6193      	str	r3, [r2, #24]
 800149c:	4b1f      	ldr	r3, [pc, #124]	@ (800151c <MX_GPIO_Init+0xb8>)
 800149e:	699b      	ldr	r3, [r3, #24]
 80014a0:	f003 0308 	and.w	r3, r3, #8
 80014a4:	603b      	str	r3, [r7, #0]
 80014a6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 80014a8:	2200      	movs	r2, #0
 80014aa:	f64f 41ff 	movw	r1, #64767	@ 0xfcff
 80014ae:	481c      	ldr	r0, [pc, #112]	@ (8001520 <MX_GPIO_Init+0xbc>)
 80014b0:	f000 fc57 	bl	8001d62 <HAL_GPIO_WritePin>
                          |EN4_Pin|EN5_Pin|EN6_Pin|EN7_Pin
                          |LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin|LED_RED_2_Pin
                          |LED_YELLOW_2_Pin|LED_GREEN_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
 80014b4:	2200      	movs	r2, #0
 80014b6:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 80014ba:	481a      	ldr	r0, [pc, #104]	@ (8001524 <MX_GPIO_Init+0xc0>)
 80014bc:	f000 fc51 	bl	8001d62 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           EN4_Pin EN5_Pin EN6_Pin EN7_Pin
                           LED_RED_Pin LED_YELLOW_Pin LED_GREEN_Pin LED_RED_2_Pin
                           LED_YELLOW_2_Pin LED_GREEN_2_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 80014c0:	f64f 43ff 	movw	r3, #64767	@ 0xfcff
 80014c4:	60bb      	str	r3, [r7, #8]
                          |EN4_Pin|EN5_Pin|EN6_Pin|EN7_Pin
                          |LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin|LED_RED_2_Pin
                          |LED_YELLOW_2_Pin|LED_GREEN_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c6:	2301      	movs	r3, #1
 80014c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	2302      	movs	r3, #2
 80014d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d2:	f107 0308 	add.w	r3, r7, #8
 80014d6:	4619      	mov	r1, r3
 80014d8:	4811      	ldr	r0, [pc, #68]	@ (8001520 <MX_GPIO_Init+0xbc>)
 80014da:	f000 faaf 	bl	8001a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG2_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin LED_Pin SEG0_Pin SEG1_Pin */
  GPIO_InitStruct.Pin = SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
 80014de:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80014e2:	60bb      	str	r3, [r7, #8]
                          |SEG6_Pin|LED_Pin|SEG0_Pin|SEG1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e4:	2301      	movs	r3, #1
 80014e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ec:	2302      	movs	r3, #2
 80014ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f0:	f107 0308 	add.w	r3, r7, #8
 80014f4:	4619      	mov	r1, r3
 80014f6:	480b      	ldr	r0, [pc, #44]	@ (8001524 <MX_GPIO_Init+0xc0>)
 80014f8:	f000 faa0 	bl	8001a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON3_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON3_Pin|BUTTON2_Pin;
 80014fc:	2338      	movs	r3, #56	@ 0x38
 80014fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001500:	2300      	movs	r3, #0
 8001502:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001504:	2301      	movs	r3, #1
 8001506:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001508:	f107 0308 	add.w	r3, r7, #8
 800150c:	4619      	mov	r1, r3
 800150e:	4805      	ldr	r0, [pc, #20]	@ (8001524 <MX_GPIO_Init+0xc0>)
 8001510:	f000 fa94 	bl	8001a3c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001514:	bf00      	nop
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40021000 	.word	0x40021000
 8001520:	40010800 	.word	0x40010800
 8001524:	40010c00 	.word	0x40010c00

08001528 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	timerRun();
 8001530:	f000 f8be 	bl	80016b0 <timerRun>
	getKeyInput();
 8001534:	f7fe fe24 	bl	8000180 <getKeyInput>
}
 8001538:	bf00      	nop
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001544:	b672      	cpsid	i
}
 8001546:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001548:	bf00      	nop
 800154a:	e7fd      	b.n	8001548 <Error_Handler+0x8>

0800154c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001552:	4b15      	ldr	r3, [pc, #84]	@ (80015a8 <HAL_MspInit+0x5c>)
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	4a14      	ldr	r2, [pc, #80]	@ (80015a8 <HAL_MspInit+0x5c>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6193      	str	r3, [r2, #24]
 800155e:	4b12      	ldr	r3, [pc, #72]	@ (80015a8 <HAL_MspInit+0x5c>)
 8001560:	699b      	ldr	r3, [r3, #24]
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800156a:	4b0f      	ldr	r3, [pc, #60]	@ (80015a8 <HAL_MspInit+0x5c>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	4a0e      	ldr	r2, [pc, #56]	@ (80015a8 <HAL_MspInit+0x5c>)
 8001570:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001574:	61d3      	str	r3, [r2, #28]
 8001576:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <HAL_MspInit+0x5c>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800157e:	607b      	str	r3, [r7, #4]
 8001580:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001582:	4b0a      	ldr	r3, [pc, #40]	@ (80015ac <HAL_MspInit+0x60>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <HAL_MspInit+0x60>)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800159e:	bf00      	nop
 80015a0:	3714      	adds	r7, #20
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr
 80015a8:	40021000 	.word	0x40021000
 80015ac:	40010000 	.word	0x40010000

080015b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015c0:	d113      	bne.n	80015ea <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015c2:	4b0c      	ldr	r3, [pc, #48]	@ (80015f4 <HAL_TIM_Base_MspInit+0x44>)
 80015c4:	69db      	ldr	r3, [r3, #28]
 80015c6:	4a0b      	ldr	r2, [pc, #44]	@ (80015f4 <HAL_TIM_Base_MspInit+0x44>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	61d3      	str	r3, [r2, #28]
 80015ce:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <HAL_TIM_Base_MspInit+0x44>)
 80015d0:	69db      	ldr	r3, [r3, #28]
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	201c      	movs	r0, #28
 80015e0:	f000 f9f5 	bl	80019ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015e4:	201c      	movs	r0, #28
 80015e6:	f000 fa0e 	bl	8001a06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015ea:	bf00      	nop
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	40021000 	.word	0x40021000

080015f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015fc:	bf00      	nop
 80015fe:	e7fd      	b.n	80015fc <NMI_Handler+0x4>

08001600 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001604:	bf00      	nop
 8001606:	e7fd      	b.n	8001604 <HardFault_Handler+0x4>

08001608 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800160c:	bf00      	nop
 800160e:	e7fd      	b.n	800160c <MemManage_Handler+0x4>

08001610 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001614:	bf00      	nop
 8001616:	e7fd      	b.n	8001614 <BusFault_Handler+0x4>

08001618 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800161c:	bf00      	nop
 800161e:	e7fd      	b.n	800161c <UsageFault_Handler+0x4>

08001620 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr

0800162c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr

08001638 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001648:	f000 f8ce 	bl	80017e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}

08001650 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001654:	4802      	ldr	r0, [pc, #8]	@ (8001660 <TIM2_IRQHandler+0x10>)
 8001656:	f001 f82f 	bl	80026b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	200000fc 	.word	0x200000fc

08001664 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <setTimer>:
 *      Author: ADMIN
 */
#include "timer.h"
int software_timer[10] = {0};
int flag_timer[10] = {0};
void setTimer(int index,int duration){
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
	software_timer[index] = duration/TICK;
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	4a09      	ldr	r2, [pc, #36]	@ (80016a4 <setTimer+0x34>)
 800167e:	fb82 1203 	smull	r1, r2, r2, r3
 8001682:	1092      	asrs	r2, r2, #2
 8001684:	17db      	asrs	r3, r3, #31
 8001686:	1ad2      	subs	r2, r2, r3
 8001688:	4907      	ldr	r1, [pc, #28]	@ (80016a8 <setTimer+0x38>)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	flag_timer[index] = 0;
 8001690:	4a06      	ldr	r2, [pc, #24]	@ (80016ac <setTimer+0x3c>)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2100      	movs	r1, #0
 8001696:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr
 80016a4:	66666667 	.word	0x66666667
 80016a8:	20000144 	.word	0x20000144
 80016ac:	2000016c 	.word	0x2000016c

080016b0 <timerRun>:
void timerRun(){
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
	for(int i=0;i<10;i++){
 80016b6:	2300      	movs	r3, #0
 80016b8:	607b      	str	r3, [r7, #4]
 80016ba:	e01b      	b.n	80016f4 <timerRun+0x44>
		software_timer[i]--;
 80016bc:	4a12      	ldr	r2, [pc, #72]	@ (8001708 <timerRun+0x58>)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c4:	1e5a      	subs	r2, r3, #1
 80016c6:	4910      	ldr	r1, [pc, #64]	@ (8001708 <timerRun+0x58>)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(software_timer[i] <= 0){
 80016ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001708 <timerRun+0x58>)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	dc09      	bgt.n	80016ee <timerRun+0x3e>
			software_timer[i] = 0;
 80016da:	4a0b      	ldr	r2, [pc, #44]	@ (8001708 <timerRun+0x58>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2100      	movs	r1, #0
 80016e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			flag_timer[i] = 1;
 80016e4:	4a09      	ldr	r2, [pc, #36]	@ (800170c <timerRun+0x5c>)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2101      	movs	r1, #1
 80016ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0;i<10;i++){
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	3301      	adds	r3, #1
 80016f2:	607b      	str	r3, [r7, #4]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b09      	cmp	r3, #9
 80016f8:	dde0      	ble.n	80016bc <timerRun+0xc>
		}
	}
}
 80016fa:	bf00      	nop
 80016fc:	bf00      	nop
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	bc80      	pop	{r7}
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	20000144 	.word	0x20000144
 800170c:	2000016c 	.word	0x2000016c

08001710 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001710:	f7ff ffa8 	bl	8001664 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001714:	480b      	ldr	r0, [pc, #44]	@ (8001744 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001716:	490c      	ldr	r1, [pc, #48]	@ (8001748 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001718:	4a0c      	ldr	r2, [pc, #48]	@ (800174c <LoopFillZerobss+0x16>)
  movs r3, #0
 800171a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800171c:	e002      	b.n	8001724 <LoopCopyDataInit>

0800171e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800171e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001720:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001722:	3304      	adds	r3, #4

08001724 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001724:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001726:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001728:	d3f9      	bcc.n	800171e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800172a:	4a09      	ldr	r2, [pc, #36]	@ (8001750 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800172c:	4c09      	ldr	r4, [pc, #36]	@ (8001754 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800172e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001730:	e001      	b.n	8001736 <LoopFillZerobss>

08001732 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001732:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001734:	3204      	adds	r2, #4

08001736 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001736:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001738:	d3fb      	bcc.n	8001732 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800173a:	f001 fb05 	bl	8002d48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800173e:	f7ff fdf3 	bl	8001328 <main>
  bx lr
 8001742:	4770      	bx	lr
  ldr r0, =_sdata
 8001744:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001748:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 800174c:	08002dd4 	.word	0x08002dd4
  ldr r2, =_sbss
 8001750:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001754:	20000198 	.word	0x20000198

08001758 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001758:	e7fe      	b.n	8001758 <ADC1_2_IRQHandler>
	...

0800175c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001760:	4b08      	ldr	r3, [pc, #32]	@ (8001784 <HAL_Init+0x28>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a07      	ldr	r2, [pc, #28]	@ (8001784 <HAL_Init+0x28>)
 8001766:	f043 0310 	orr.w	r3, r3, #16
 800176a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800176c:	2003      	movs	r0, #3
 800176e:	f000 f923 	bl	80019b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001772:	200f      	movs	r0, #15
 8001774:	f000 f808 	bl	8001788 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001778:	f7ff fee8 	bl	800154c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40022000 	.word	0x40022000

08001788 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001790:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <HAL_InitTick+0x54>)
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	4b12      	ldr	r3, [pc, #72]	@ (80017e0 <HAL_InitTick+0x58>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	4619      	mov	r1, r3
 800179a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800179e:	fbb3 f3f1 	udiv	r3, r3, r1
 80017a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017a6:	4618      	mov	r0, r3
 80017a8:	f000 f93b 	bl	8001a22 <HAL_SYSTICK_Config>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e00e      	b.n	80017d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b0f      	cmp	r3, #15
 80017ba:	d80a      	bhi.n	80017d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017bc:	2200      	movs	r2, #0
 80017be:	6879      	ldr	r1, [r7, #4]
 80017c0:	f04f 30ff 	mov.w	r0, #4294967295
 80017c4:	f000 f903 	bl	80019ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017c8:	4a06      	ldr	r2, [pc, #24]	@ (80017e4 <HAL_InitTick+0x5c>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017ce:	2300      	movs	r3, #0
 80017d0:	e000      	b.n	80017d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000024 	.word	0x20000024
 80017e0:	2000002c 	.word	0x2000002c
 80017e4:	20000028 	.word	0x20000028

080017e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017ec:	4b05      	ldr	r3, [pc, #20]	@ (8001804 <HAL_IncTick+0x1c>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	461a      	mov	r2, r3
 80017f2:	4b05      	ldr	r3, [pc, #20]	@ (8001808 <HAL_IncTick+0x20>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4413      	add	r3, r2
 80017f8:	4a03      	ldr	r2, [pc, #12]	@ (8001808 <HAL_IncTick+0x20>)
 80017fa:	6013      	str	r3, [r2, #0]
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr
 8001804:	2000002c 	.word	0x2000002c
 8001808:	20000194 	.word	0x20000194

0800180c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  return uwTick;
 8001810:	4b02      	ldr	r3, [pc, #8]	@ (800181c <HAL_GetTick+0x10>)
 8001812:	681b      	ldr	r3, [r3, #0]
}
 8001814:	4618      	mov	r0, r3
 8001816:	46bd      	mov	sp, r7
 8001818:	bc80      	pop	{r7}
 800181a:	4770      	bx	lr
 800181c:	20000194 	.word	0x20000194

08001820 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001830:	4b0c      	ldr	r3, [pc, #48]	@ (8001864 <__NVIC_SetPriorityGrouping+0x44>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001836:	68ba      	ldr	r2, [r7, #8]
 8001838:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800183c:	4013      	ands	r3, r2
 800183e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001848:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800184c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001850:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001852:	4a04      	ldr	r2, [pc, #16]	@ (8001864 <__NVIC_SetPriorityGrouping+0x44>)
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	60d3      	str	r3, [r2, #12]
}
 8001858:	bf00      	nop
 800185a:	3714      	adds	r7, #20
 800185c:	46bd      	mov	sp, r7
 800185e:	bc80      	pop	{r7}
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	e000ed00 	.word	0xe000ed00

08001868 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800186c:	4b04      	ldr	r3, [pc, #16]	@ (8001880 <__NVIC_GetPriorityGrouping+0x18>)
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	0a1b      	lsrs	r3, r3, #8
 8001872:	f003 0307 	and.w	r3, r3, #7
}
 8001876:	4618      	mov	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	e000ed00 	.word	0xe000ed00

08001884 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800188e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001892:	2b00      	cmp	r3, #0
 8001894:	db0b      	blt.n	80018ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	f003 021f 	and.w	r2, r3, #31
 800189c:	4906      	ldr	r1, [pc, #24]	@ (80018b8 <__NVIC_EnableIRQ+0x34>)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	095b      	lsrs	r3, r3, #5
 80018a4:	2001      	movs	r0, #1
 80018a6:	fa00 f202 	lsl.w	r2, r0, r2
 80018aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	e000e100 	.word	0xe000e100

080018bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	6039      	str	r1, [r7, #0]
 80018c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	db0a      	blt.n	80018e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	490c      	ldr	r1, [pc, #48]	@ (8001908 <__NVIC_SetPriority+0x4c>)
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	0112      	lsls	r2, r2, #4
 80018dc:	b2d2      	uxtb	r2, r2
 80018de:	440b      	add	r3, r1
 80018e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018e4:	e00a      	b.n	80018fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4908      	ldr	r1, [pc, #32]	@ (800190c <__NVIC_SetPriority+0x50>)
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	f003 030f 	and.w	r3, r3, #15
 80018f2:	3b04      	subs	r3, #4
 80018f4:	0112      	lsls	r2, r2, #4
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	440b      	add	r3, r1
 80018fa:	761a      	strb	r2, [r3, #24]
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	bc80      	pop	{r7}
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	e000e100 	.word	0xe000e100
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001910:	b480      	push	{r7}
 8001912:	b089      	sub	sp, #36	@ 0x24
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	f1c3 0307 	rsb	r3, r3, #7
 800192a:	2b04      	cmp	r3, #4
 800192c:	bf28      	it	cs
 800192e:	2304      	movcs	r3, #4
 8001930:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	3304      	adds	r3, #4
 8001936:	2b06      	cmp	r3, #6
 8001938:	d902      	bls.n	8001940 <NVIC_EncodePriority+0x30>
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	3b03      	subs	r3, #3
 800193e:	e000      	b.n	8001942 <NVIC_EncodePriority+0x32>
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001944:	f04f 32ff 	mov.w	r2, #4294967295
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	fa02 f303 	lsl.w	r3, r2, r3
 800194e:	43da      	mvns	r2, r3
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	401a      	ands	r2, r3
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001958:	f04f 31ff 	mov.w	r1, #4294967295
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	fa01 f303 	lsl.w	r3, r1, r3
 8001962:	43d9      	mvns	r1, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001968:	4313      	orrs	r3, r2
         );
}
 800196a:	4618      	mov	r0, r3
 800196c:	3724      	adds	r7, #36	@ 0x24
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr

08001974 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3b01      	subs	r3, #1
 8001980:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001984:	d301      	bcc.n	800198a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001986:	2301      	movs	r3, #1
 8001988:	e00f      	b.n	80019aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800198a:	4a0a      	ldr	r2, [pc, #40]	@ (80019b4 <SysTick_Config+0x40>)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3b01      	subs	r3, #1
 8001990:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001992:	210f      	movs	r1, #15
 8001994:	f04f 30ff 	mov.w	r0, #4294967295
 8001998:	f7ff ff90 	bl	80018bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800199c:	4b05      	ldr	r3, [pc, #20]	@ (80019b4 <SysTick_Config+0x40>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019a2:	4b04      	ldr	r3, [pc, #16]	@ (80019b4 <SysTick_Config+0x40>)
 80019a4:	2207      	movs	r2, #7
 80019a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	e000e010 	.word	0xe000e010

080019b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f7ff ff2d 	bl	8001820 <__NVIC_SetPriorityGrouping>
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b086      	sub	sp, #24
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	4603      	mov	r3, r0
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
 80019da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019e0:	f7ff ff42 	bl	8001868 <__NVIC_GetPriorityGrouping>
 80019e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	68b9      	ldr	r1, [r7, #8]
 80019ea:	6978      	ldr	r0, [r7, #20]
 80019ec:	f7ff ff90 	bl	8001910 <NVIC_EncodePriority>
 80019f0:	4602      	mov	r2, r0
 80019f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f6:	4611      	mov	r1, r2
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff ff5f 	bl	80018bc <__NVIC_SetPriority>
}
 80019fe:	bf00      	nop
 8001a00:	3718      	adds	r7, #24
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b082      	sub	sp, #8
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff ff35 	bl	8001884 <__NVIC_EnableIRQ>
}
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b082      	sub	sp, #8
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff ffa2 	bl	8001974 <SysTick_Config>
 8001a30:	4603      	mov	r3, r0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
	...

08001a3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b08b      	sub	sp, #44	@ 0x2c
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a46:	2300      	movs	r3, #0
 8001a48:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a4e:	e161      	b.n	8001d14 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a50:	2201      	movs	r2, #1
 8001a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	69fa      	ldr	r2, [r7, #28]
 8001a60:	4013      	ands	r3, r2
 8001a62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	f040 8150 	bne.w	8001d0e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	4a97      	ldr	r2, [pc, #604]	@ (8001cd0 <HAL_GPIO_Init+0x294>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d05e      	beq.n	8001b36 <HAL_GPIO_Init+0xfa>
 8001a78:	4a95      	ldr	r2, [pc, #596]	@ (8001cd0 <HAL_GPIO_Init+0x294>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d875      	bhi.n	8001b6a <HAL_GPIO_Init+0x12e>
 8001a7e:	4a95      	ldr	r2, [pc, #596]	@ (8001cd4 <HAL_GPIO_Init+0x298>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d058      	beq.n	8001b36 <HAL_GPIO_Init+0xfa>
 8001a84:	4a93      	ldr	r2, [pc, #588]	@ (8001cd4 <HAL_GPIO_Init+0x298>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d86f      	bhi.n	8001b6a <HAL_GPIO_Init+0x12e>
 8001a8a:	4a93      	ldr	r2, [pc, #588]	@ (8001cd8 <HAL_GPIO_Init+0x29c>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d052      	beq.n	8001b36 <HAL_GPIO_Init+0xfa>
 8001a90:	4a91      	ldr	r2, [pc, #580]	@ (8001cd8 <HAL_GPIO_Init+0x29c>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d869      	bhi.n	8001b6a <HAL_GPIO_Init+0x12e>
 8001a96:	4a91      	ldr	r2, [pc, #580]	@ (8001cdc <HAL_GPIO_Init+0x2a0>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d04c      	beq.n	8001b36 <HAL_GPIO_Init+0xfa>
 8001a9c:	4a8f      	ldr	r2, [pc, #572]	@ (8001cdc <HAL_GPIO_Init+0x2a0>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d863      	bhi.n	8001b6a <HAL_GPIO_Init+0x12e>
 8001aa2:	4a8f      	ldr	r2, [pc, #572]	@ (8001ce0 <HAL_GPIO_Init+0x2a4>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d046      	beq.n	8001b36 <HAL_GPIO_Init+0xfa>
 8001aa8:	4a8d      	ldr	r2, [pc, #564]	@ (8001ce0 <HAL_GPIO_Init+0x2a4>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d85d      	bhi.n	8001b6a <HAL_GPIO_Init+0x12e>
 8001aae:	2b12      	cmp	r3, #18
 8001ab0:	d82a      	bhi.n	8001b08 <HAL_GPIO_Init+0xcc>
 8001ab2:	2b12      	cmp	r3, #18
 8001ab4:	d859      	bhi.n	8001b6a <HAL_GPIO_Init+0x12e>
 8001ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8001abc <HAL_GPIO_Init+0x80>)
 8001ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001abc:	08001b37 	.word	0x08001b37
 8001ac0:	08001b11 	.word	0x08001b11
 8001ac4:	08001b23 	.word	0x08001b23
 8001ac8:	08001b65 	.word	0x08001b65
 8001acc:	08001b6b 	.word	0x08001b6b
 8001ad0:	08001b6b 	.word	0x08001b6b
 8001ad4:	08001b6b 	.word	0x08001b6b
 8001ad8:	08001b6b 	.word	0x08001b6b
 8001adc:	08001b6b 	.word	0x08001b6b
 8001ae0:	08001b6b 	.word	0x08001b6b
 8001ae4:	08001b6b 	.word	0x08001b6b
 8001ae8:	08001b6b 	.word	0x08001b6b
 8001aec:	08001b6b 	.word	0x08001b6b
 8001af0:	08001b6b 	.word	0x08001b6b
 8001af4:	08001b6b 	.word	0x08001b6b
 8001af8:	08001b6b 	.word	0x08001b6b
 8001afc:	08001b6b 	.word	0x08001b6b
 8001b00:	08001b19 	.word	0x08001b19
 8001b04:	08001b2d 	.word	0x08001b2d
 8001b08:	4a76      	ldr	r2, [pc, #472]	@ (8001ce4 <HAL_GPIO_Init+0x2a8>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d013      	beq.n	8001b36 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b0e:	e02c      	b.n	8001b6a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	623b      	str	r3, [r7, #32]
          break;
 8001b16:	e029      	b.n	8001b6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	623b      	str	r3, [r7, #32]
          break;
 8001b20:	e024      	b.n	8001b6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	3308      	adds	r3, #8
 8001b28:	623b      	str	r3, [r7, #32]
          break;
 8001b2a:	e01f      	b.n	8001b6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	330c      	adds	r3, #12
 8001b32:	623b      	str	r3, [r7, #32]
          break;
 8001b34:	e01a      	b.n	8001b6c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d102      	bne.n	8001b44 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b3e:	2304      	movs	r3, #4
 8001b40:	623b      	str	r3, [r7, #32]
          break;
 8001b42:	e013      	b.n	8001b6c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d105      	bne.n	8001b58 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b4c:	2308      	movs	r3, #8
 8001b4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	69fa      	ldr	r2, [r7, #28]
 8001b54:	611a      	str	r2, [r3, #16]
          break;
 8001b56:	e009      	b.n	8001b6c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b58:	2308      	movs	r3, #8
 8001b5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	69fa      	ldr	r2, [r7, #28]
 8001b60:	615a      	str	r2, [r3, #20]
          break;
 8001b62:	e003      	b.n	8001b6c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b64:	2300      	movs	r3, #0
 8001b66:	623b      	str	r3, [r7, #32]
          break;
 8001b68:	e000      	b.n	8001b6c <HAL_GPIO_Init+0x130>
          break;
 8001b6a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	2bff      	cmp	r3, #255	@ 0xff
 8001b70:	d801      	bhi.n	8001b76 <HAL_GPIO_Init+0x13a>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	e001      	b.n	8001b7a <HAL_GPIO_Init+0x13e>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	3304      	adds	r3, #4
 8001b7a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	2bff      	cmp	r3, #255	@ 0xff
 8001b80:	d802      	bhi.n	8001b88 <HAL_GPIO_Init+0x14c>
 8001b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	e002      	b.n	8001b8e <HAL_GPIO_Init+0x152>
 8001b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8a:	3b08      	subs	r3, #8
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	210f      	movs	r1, #15
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	401a      	ands	r2, r3
 8001ba0:	6a39      	ldr	r1, [r7, #32]
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba8:	431a      	orrs	r2, r3
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f000 80a9 	beq.w	8001d0e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bbc:	4b4a      	ldr	r3, [pc, #296]	@ (8001ce8 <HAL_GPIO_Init+0x2ac>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	4a49      	ldr	r2, [pc, #292]	@ (8001ce8 <HAL_GPIO_Init+0x2ac>)
 8001bc2:	f043 0301 	orr.w	r3, r3, #1
 8001bc6:	6193      	str	r3, [r2, #24]
 8001bc8:	4b47      	ldr	r3, [pc, #284]	@ (8001ce8 <HAL_GPIO_Init+0x2ac>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	f003 0301 	and.w	r3, r3, #1
 8001bd0:	60bb      	str	r3, [r7, #8]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bd4:	4a45      	ldr	r2, [pc, #276]	@ (8001cec <HAL_GPIO_Init+0x2b0>)
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd8:	089b      	lsrs	r3, r3, #2
 8001bda:	3302      	adds	r3, #2
 8001bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001be0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be4:	f003 0303 	and.w	r3, r3, #3
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	220f      	movs	r2, #15
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	68fa      	ldr	r2, [r7, #12]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a3d      	ldr	r2, [pc, #244]	@ (8001cf0 <HAL_GPIO_Init+0x2b4>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d00d      	beq.n	8001c1c <HAL_GPIO_Init+0x1e0>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4a3c      	ldr	r2, [pc, #240]	@ (8001cf4 <HAL_GPIO_Init+0x2b8>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d007      	beq.n	8001c18 <HAL_GPIO_Init+0x1dc>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4a3b      	ldr	r2, [pc, #236]	@ (8001cf8 <HAL_GPIO_Init+0x2bc>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d101      	bne.n	8001c14 <HAL_GPIO_Init+0x1d8>
 8001c10:	2302      	movs	r3, #2
 8001c12:	e004      	b.n	8001c1e <HAL_GPIO_Init+0x1e2>
 8001c14:	2303      	movs	r3, #3
 8001c16:	e002      	b.n	8001c1e <HAL_GPIO_Init+0x1e2>
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e000      	b.n	8001c1e <HAL_GPIO_Init+0x1e2>
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c20:	f002 0203 	and.w	r2, r2, #3
 8001c24:	0092      	lsls	r2, r2, #2
 8001c26:	4093      	lsls	r3, r2
 8001c28:	68fa      	ldr	r2, [r7, #12]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c2e:	492f      	ldr	r1, [pc, #188]	@ (8001cec <HAL_GPIO_Init+0x2b0>)
 8001c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c32:	089b      	lsrs	r3, r3, #2
 8001c34:	3302      	adds	r3, #2
 8001c36:	68fa      	ldr	r2, [r7, #12]
 8001c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d006      	beq.n	8001c56 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c48:	4b2c      	ldr	r3, [pc, #176]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	492b      	ldr	r1, [pc, #172]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	608b      	str	r3, [r1, #8]
 8001c54:	e006      	b.n	8001c64 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c56:	4b29      	ldr	r3, [pc, #164]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001c58:	689a      	ldr	r2, [r3, #8]
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	4927      	ldr	r1, [pc, #156]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001c60:	4013      	ands	r3, r2
 8001c62:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d006      	beq.n	8001c7e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c70:	4b22      	ldr	r3, [pc, #136]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001c72:	68da      	ldr	r2, [r3, #12]
 8001c74:	4921      	ldr	r1, [pc, #132]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	60cb      	str	r3, [r1, #12]
 8001c7c:	e006      	b.n	8001c8c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001c80:	68da      	ldr	r2, [r3, #12]
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	43db      	mvns	r3, r3
 8001c86:	491d      	ldr	r1, [pc, #116]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001c88:	4013      	ands	r3, r2
 8001c8a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d006      	beq.n	8001ca6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c98:	4b18      	ldr	r3, [pc, #96]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	4917      	ldr	r1, [pc, #92]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	604b      	str	r3, [r1, #4]
 8001ca4:	e006      	b.n	8001cb4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ca6:	4b15      	ldr	r3, [pc, #84]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001ca8:	685a      	ldr	r2, [r3, #4]
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	43db      	mvns	r3, r3
 8001cae:	4913      	ldr	r1, [pc, #76]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d01f      	beq.n	8001d00 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	490d      	ldr	r1, [pc, #52]	@ (8001cfc <HAL_GPIO_Init+0x2c0>)
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	600b      	str	r3, [r1, #0]
 8001ccc:	e01f      	b.n	8001d0e <HAL_GPIO_Init+0x2d2>
 8001cce:	bf00      	nop
 8001cd0:	10320000 	.word	0x10320000
 8001cd4:	10310000 	.word	0x10310000
 8001cd8:	10220000 	.word	0x10220000
 8001cdc:	10210000 	.word	0x10210000
 8001ce0:	10120000 	.word	0x10120000
 8001ce4:	10110000 	.word	0x10110000
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	40010000 	.word	0x40010000
 8001cf0:	40010800 	.word	0x40010800
 8001cf4:	40010c00 	.word	0x40010c00
 8001cf8:	40011000 	.word	0x40011000
 8001cfc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d00:	4b0b      	ldr	r3, [pc, #44]	@ (8001d30 <HAL_GPIO_Init+0x2f4>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	43db      	mvns	r3, r3
 8001d08:	4909      	ldr	r1, [pc, #36]	@ (8001d30 <HAL_GPIO_Init+0x2f4>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d10:	3301      	adds	r3, #1
 8001d12:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	f47f ae96 	bne.w	8001a50 <HAL_GPIO_Init+0x14>
  }
}
 8001d24:	bf00      	nop
 8001d26:	bf00      	nop
 8001d28:	372c      	adds	r7, #44	@ 0x2c
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	40010400 	.word	0x40010400

08001d34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	689a      	ldr	r2, [r3, #8]
 8001d44:	887b      	ldrh	r3, [r7, #2]
 8001d46:	4013      	ands	r3, r2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d002      	beq.n	8001d52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	73fb      	strb	r3, [r7, #15]
 8001d50:	e001      	b.n	8001d56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d52:	2300      	movs	r3, #0
 8001d54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3714      	adds	r7, #20
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bc80      	pop	{r7}
 8001d60:	4770      	bx	lr

08001d62 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d62:	b480      	push	{r7}
 8001d64:	b083      	sub	sp, #12
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	807b      	strh	r3, [r7, #2]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d72:	787b      	ldrb	r3, [r7, #1]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d003      	beq.n	8001d80 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d78:	887a      	ldrh	r2, [r7, #2]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d7e:	e003      	b.n	8001d88 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d80:	887b      	ldrh	r3, [r7, #2]
 8001d82:	041a      	lsls	r2, r3, #16
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	611a      	str	r2, [r3, #16]
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bc80      	pop	{r7}
 8001d90:	4770      	bx	lr

08001d92 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b085      	sub	sp, #20
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001da4:	887a      	ldrh	r2, [r7, #2]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	4013      	ands	r3, r2
 8001daa:	041a      	lsls	r2, r3, #16
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	43d9      	mvns	r1, r3
 8001db0:	887b      	ldrh	r3, [r7, #2]
 8001db2:	400b      	ands	r3, r1
 8001db4:	431a      	orrs	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	611a      	str	r2, [r3, #16]
}
 8001dba:	bf00      	nop
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr

08001dc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e272      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f000 8087 	beq.w	8001ef2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001de4:	4b92      	ldr	r3, [pc, #584]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 030c 	and.w	r3, r3, #12
 8001dec:	2b04      	cmp	r3, #4
 8001dee:	d00c      	beq.n	8001e0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001df0:	4b8f      	ldr	r3, [pc, #572]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f003 030c 	and.w	r3, r3, #12
 8001df8:	2b08      	cmp	r3, #8
 8001dfa:	d112      	bne.n	8001e22 <HAL_RCC_OscConfig+0x5e>
 8001dfc:	4b8c      	ldr	r3, [pc, #560]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e08:	d10b      	bne.n	8001e22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e0a:	4b89      	ldr	r3, [pc, #548]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d06c      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x12c>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d168      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e24c      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e2a:	d106      	bne.n	8001e3a <HAL_RCC_OscConfig+0x76>
 8001e2c:	4b80      	ldr	r3, [pc, #512]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a7f      	ldr	r2, [pc, #508]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e36:	6013      	str	r3, [r2, #0]
 8001e38:	e02e      	b.n	8001e98 <HAL_RCC_OscConfig+0xd4>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d10c      	bne.n	8001e5c <HAL_RCC_OscConfig+0x98>
 8001e42:	4b7b      	ldr	r3, [pc, #492]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a7a      	ldr	r2, [pc, #488]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	4b78      	ldr	r3, [pc, #480]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a77      	ldr	r2, [pc, #476]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e58:	6013      	str	r3, [r2, #0]
 8001e5a:	e01d      	b.n	8001e98 <HAL_RCC_OscConfig+0xd4>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e64:	d10c      	bne.n	8001e80 <HAL_RCC_OscConfig+0xbc>
 8001e66:	4b72      	ldr	r3, [pc, #456]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a71      	ldr	r2, [pc, #452]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e70:	6013      	str	r3, [r2, #0]
 8001e72:	4b6f      	ldr	r3, [pc, #444]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a6e      	ldr	r2, [pc, #440]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e7c:	6013      	str	r3, [r2, #0]
 8001e7e:	e00b      	b.n	8001e98 <HAL_RCC_OscConfig+0xd4>
 8001e80:	4b6b      	ldr	r3, [pc, #428]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a6a      	ldr	r2, [pc, #424]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e8a:	6013      	str	r3, [r2, #0]
 8001e8c:	4b68      	ldr	r3, [pc, #416]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a67      	ldr	r2, [pc, #412]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001e92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d013      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea0:	f7ff fcb4 	bl	800180c <HAL_GetTick>
 8001ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ea6:	e008      	b.n	8001eba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ea8:	f7ff fcb0 	bl	800180c <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2b64      	cmp	r3, #100	@ 0x64
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e200      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eba:	4b5d      	ldr	r3, [pc, #372]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d0f0      	beq.n	8001ea8 <HAL_RCC_OscConfig+0xe4>
 8001ec6:	e014      	b.n	8001ef2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec8:	f7ff fca0 	bl	800180c <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed0:	f7ff fc9c 	bl	800180c <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b64      	cmp	r3, #100	@ 0x64
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e1ec      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ee2:	4b53      	ldr	r3, [pc, #332]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1f0      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x10c>
 8001eee:	e000      	b.n	8001ef2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d063      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001efe:	4b4c      	ldr	r3, [pc, #304]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f003 030c 	and.w	r3, r3, #12
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d00b      	beq.n	8001f22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f0a:	4b49      	ldr	r3, [pc, #292]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f003 030c 	and.w	r3, r3, #12
 8001f12:	2b08      	cmp	r3, #8
 8001f14:	d11c      	bne.n	8001f50 <HAL_RCC_OscConfig+0x18c>
 8001f16:	4b46      	ldr	r3, [pc, #280]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d116      	bne.n	8001f50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f22:	4b43      	ldr	r3, [pc, #268]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d005      	beq.n	8001f3a <HAL_RCC_OscConfig+0x176>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	691b      	ldr	r3, [r3, #16]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d001      	beq.n	8001f3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e1c0      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	695b      	ldr	r3, [r3, #20]
 8001f46:	00db      	lsls	r3, r3, #3
 8001f48:	4939      	ldr	r1, [pc, #228]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f4e:	e03a      	b.n	8001fc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	691b      	ldr	r3, [r3, #16]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d020      	beq.n	8001f9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f58:	4b36      	ldr	r3, [pc, #216]	@ (8002034 <HAL_RCC_OscConfig+0x270>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5e:	f7ff fc55 	bl	800180c <HAL_GetTick>
 8001f62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f64:	e008      	b.n	8001f78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f66:	f7ff fc51 	bl	800180c <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d901      	bls.n	8001f78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e1a1      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f78:	4b2d      	ldr	r3, [pc, #180]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d0f0      	beq.n	8001f66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f84:	4b2a      	ldr	r3, [pc, #168]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	695b      	ldr	r3, [r3, #20]
 8001f90:	00db      	lsls	r3, r3, #3
 8001f92:	4927      	ldr	r1, [pc, #156]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	4313      	orrs	r3, r2
 8001f96:	600b      	str	r3, [r1, #0]
 8001f98:	e015      	b.n	8001fc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f9a:	4b26      	ldr	r3, [pc, #152]	@ (8002034 <HAL_RCC_OscConfig+0x270>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa0:	f7ff fc34 	bl	800180c <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fa8:	f7ff fc30 	bl	800180c <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e180      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fba:	4b1d      	ldr	r3, [pc, #116]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f0      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0308 	and.w	r3, r3, #8
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d03a      	beq.n	8002048 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d019      	beq.n	800200e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fda:	4b17      	ldr	r3, [pc, #92]	@ (8002038 <HAL_RCC_OscConfig+0x274>)
 8001fdc:	2201      	movs	r2, #1
 8001fde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fe0:	f7ff fc14 	bl	800180c <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fe6:	e008      	b.n	8001ffa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fe8:	f7ff fc10 	bl	800180c <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d901      	bls.n	8001ffa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e160      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8002030 <HAL_RCC_OscConfig+0x26c>)
 8001ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d0f0      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002006:	2001      	movs	r0, #1
 8002008:	f000 fa9c 	bl	8002544 <RCC_Delay>
 800200c:	e01c      	b.n	8002048 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800200e:	4b0a      	ldr	r3, [pc, #40]	@ (8002038 <HAL_RCC_OscConfig+0x274>)
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002014:	f7ff fbfa 	bl	800180c <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800201a:	e00f      	b.n	800203c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800201c:	f7ff fbf6 	bl	800180c <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d908      	bls.n	800203c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e146      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
 800202e:	bf00      	nop
 8002030:	40021000 	.word	0x40021000
 8002034:	42420000 	.word	0x42420000
 8002038:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800203c:	4b92      	ldr	r3, [pc, #584]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 800203e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d1e9      	bne.n	800201c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	2b00      	cmp	r3, #0
 8002052:	f000 80a6 	beq.w	80021a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002056:	2300      	movs	r3, #0
 8002058:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800205a:	4b8b      	ldr	r3, [pc, #556]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d10d      	bne.n	8002082 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002066:	4b88      	ldr	r3, [pc, #544]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	4a87      	ldr	r2, [pc, #540]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 800206c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002070:	61d3      	str	r3, [r2, #28]
 8002072:	4b85      	ldr	r3, [pc, #532]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002074:	69db      	ldr	r3, [r3, #28]
 8002076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800207a:	60bb      	str	r3, [r7, #8]
 800207c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800207e:	2301      	movs	r3, #1
 8002080:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002082:	4b82      	ldr	r3, [pc, #520]	@ (800228c <HAL_RCC_OscConfig+0x4c8>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800208a:	2b00      	cmp	r3, #0
 800208c:	d118      	bne.n	80020c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800208e:	4b7f      	ldr	r3, [pc, #508]	@ (800228c <HAL_RCC_OscConfig+0x4c8>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a7e      	ldr	r2, [pc, #504]	@ (800228c <HAL_RCC_OscConfig+0x4c8>)
 8002094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002098:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800209a:	f7ff fbb7 	bl	800180c <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a0:	e008      	b.n	80020b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020a2:	f7ff fbb3 	bl	800180c <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	2b64      	cmp	r3, #100	@ 0x64
 80020ae:	d901      	bls.n	80020b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e103      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b4:	4b75      	ldr	r3, [pc, #468]	@ (800228c <HAL_RCC_OscConfig+0x4c8>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d0f0      	beq.n	80020a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d106      	bne.n	80020d6 <HAL_RCC_OscConfig+0x312>
 80020c8:	4b6f      	ldr	r3, [pc, #444]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 80020ca:	6a1b      	ldr	r3, [r3, #32]
 80020cc:	4a6e      	ldr	r2, [pc, #440]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 80020ce:	f043 0301 	orr.w	r3, r3, #1
 80020d2:	6213      	str	r3, [r2, #32]
 80020d4:	e02d      	b.n	8002132 <HAL_RCC_OscConfig+0x36e>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10c      	bne.n	80020f8 <HAL_RCC_OscConfig+0x334>
 80020de:	4b6a      	ldr	r3, [pc, #424]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 80020e0:	6a1b      	ldr	r3, [r3, #32]
 80020e2:	4a69      	ldr	r2, [pc, #420]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 80020e4:	f023 0301 	bic.w	r3, r3, #1
 80020e8:	6213      	str	r3, [r2, #32]
 80020ea:	4b67      	ldr	r3, [pc, #412]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 80020ec:	6a1b      	ldr	r3, [r3, #32]
 80020ee:	4a66      	ldr	r2, [pc, #408]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 80020f0:	f023 0304 	bic.w	r3, r3, #4
 80020f4:	6213      	str	r3, [r2, #32]
 80020f6:	e01c      	b.n	8002132 <HAL_RCC_OscConfig+0x36e>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	2b05      	cmp	r3, #5
 80020fe:	d10c      	bne.n	800211a <HAL_RCC_OscConfig+0x356>
 8002100:	4b61      	ldr	r3, [pc, #388]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	4a60      	ldr	r2, [pc, #384]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002106:	f043 0304 	orr.w	r3, r3, #4
 800210a:	6213      	str	r3, [r2, #32]
 800210c:	4b5e      	ldr	r3, [pc, #376]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	4a5d      	ldr	r2, [pc, #372]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	6213      	str	r3, [r2, #32]
 8002118:	e00b      	b.n	8002132 <HAL_RCC_OscConfig+0x36e>
 800211a:	4b5b      	ldr	r3, [pc, #364]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	4a5a      	ldr	r2, [pc, #360]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002120:	f023 0301 	bic.w	r3, r3, #1
 8002124:	6213      	str	r3, [r2, #32]
 8002126:	4b58      	ldr	r3, [pc, #352]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002128:	6a1b      	ldr	r3, [r3, #32]
 800212a:	4a57      	ldr	r2, [pc, #348]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 800212c:	f023 0304 	bic.w	r3, r3, #4
 8002130:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d015      	beq.n	8002166 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800213a:	f7ff fb67 	bl	800180c <HAL_GetTick>
 800213e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002140:	e00a      	b.n	8002158 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002142:	f7ff fb63 	bl	800180c <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002150:	4293      	cmp	r3, r2
 8002152:	d901      	bls.n	8002158 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002154:	2303      	movs	r3, #3
 8002156:	e0b1      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002158:	4b4b      	ldr	r3, [pc, #300]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	2b00      	cmp	r3, #0
 8002162:	d0ee      	beq.n	8002142 <HAL_RCC_OscConfig+0x37e>
 8002164:	e014      	b.n	8002190 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002166:	f7ff fb51 	bl	800180c <HAL_GetTick>
 800216a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800216c:	e00a      	b.n	8002184 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800216e:	f7ff fb4d 	bl	800180c <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	f241 3288 	movw	r2, #5000	@ 0x1388
 800217c:	4293      	cmp	r3, r2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e09b      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002184:	4b40      	ldr	r3, [pc, #256]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1ee      	bne.n	800216e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002190:	7dfb      	ldrb	r3, [r7, #23]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d105      	bne.n	80021a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002196:	4b3c      	ldr	r3, [pc, #240]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	4a3b      	ldr	r2, [pc, #236]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 800219c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f000 8087 	beq.w	80022ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021ac:	4b36      	ldr	r3, [pc, #216]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f003 030c 	and.w	r3, r3, #12
 80021b4:	2b08      	cmp	r3, #8
 80021b6:	d061      	beq.n	800227c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	69db      	ldr	r3, [r3, #28]
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d146      	bne.n	800224e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021c0:	4b33      	ldr	r3, [pc, #204]	@ (8002290 <HAL_RCC_OscConfig+0x4cc>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c6:	f7ff fb21 	bl	800180c <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ce:	f7ff fb1d 	bl	800180c <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e06d      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e0:	4b29      	ldr	r3, [pc, #164]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1f0      	bne.n	80021ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021f4:	d108      	bne.n	8002208 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021f6:	4b24      	ldr	r3, [pc, #144]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	4921      	ldr	r1, [pc, #132]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002204:	4313      	orrs	r3, r2
 8002206:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002208:	4b1f      	ldr	r3, [pc, #124]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a19      	ldr	r1, [r3, #32]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002218:	430b      	orrs	r3, r1
 800221a:	491b      	ldr	r1, [pc, #108]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 800221c:	4313      	orrs	r3, r2
 800221e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002220:	4b1b      	ldr	r3, [pc, #108]	@ (8002290 <HAL_RCC_OscConfig+0x4cc>)
 8002222:	2201      	movs	r2, #1
 8002224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002226:	f7ff faf1 	bl	800180c <HAL_GetTick>
 800222a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800222c:	e008      	b.n	8002240 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800222e:	f7ff faed 	bl	800180c <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d901      	bls.n	8002240 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e03d      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002240:	4b11      	ldr	r3, [pc, #68]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d0f0      	beq.n	800222e <HAL_RCC_OscConfig+0x46a>
 800224c:	e035      	b.n	80022ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800224e:	4b10      	ldr	r3, [pc, #64]	@ (8002290 <HAL_RCC_OscConfig+0x4cc>)
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002254:	f7ff fada 	bl	800180c <HAL_GetTick>
 8002258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800225a:	e008      	b.n	800226e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800225c:	f7ff fad6 	bl	800180c <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b02      	cmp	r3, #2
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e026      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800226e:	4b06      	ldr	r3, [pc, #24]	@ (8002288 <HAL_RCC_OscConfig+0x4c4>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d1f0      	bne.n	800225c <HAL_RCC_OscConfig+0x498>
 800227a:	e01e      	b.n	80022ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	69db      	ldr	r3, [r3, #28]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d107      	bne.n	8002294 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e019      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
 8002288:	40021000 	.word	0x40021000
 800228c:	40007000 	.word	0x40007000
 8002290:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002294:	4b0b      	ldr	r3, [pc, #44]	@ (80022c4 <HAL_RCC_OscConfig+0x500>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a1b      	ldr	r3, [r3, #32]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d106      	bne.n	80022b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d001      	beq.n	80022ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e000      	b.n	80022bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3718      	adds	r7, #24
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40021000 	.word	0x40021000

080022c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d101      	bne.n	80022dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e0d0      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022dc:	4b6a      	ldr	r3, [pc, #424]	@ (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d910      	bls.n	800230c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ea:	4b67      	ldr	r3, [pc, #412]	@ (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f023 0207 	bic.w	r2, r3, #7
 80022f2:	4965      	ldr	r1, [pc, #404]	@ (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022fa:	4b63      	ldr	r3, [pc, #396]	@ (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	683a      	ldr	r2, [r7, #0]
 8002304:	429a      	cmp	r2, r3
 8002306:	d001      	beq.n	800230c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e0b8      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d020      	beq.n	800235a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0304 	and.w	r3, r3, #4
 8002320:	2b00      	cmp	r3, #0
 8002322:	d005      	beq.n	8002330 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002324:	4b59      	ldr	r3, [pc, #356]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	4a58      	ldr	r2, [pc, #352]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 800232a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800232e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0308 	and.w	r3, r3, #8
 8002338:	2b00      	cmp	r3, #0
 800233a:	d005      	beq.n	8002348 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800233c:	4b53      	ldr	r3, [pc, #332]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	4a52      	ldr	r2, [pc, #328]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002346:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002348:	4b50      	ldr	r3, [pc, #320]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	494d      	ldr	r1, [pc, #308]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002356:	4313      	orrs	r3, r2
 8002358:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b00      	cmp	r3, #0
 8002364:	d040      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d107      	bne.n	800237e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800236e:	4b47      	ldr	r3, [pc, #284]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d115      	bne.n	80023a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e07f      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	2b02      	cmp	r3, #2
 8002384:	d107      	bne.n	8002396 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002386:	4b41      	ldr	r3, [pc, #260]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d109      	bne.n	80023a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e073      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002396:	4b3d      	ldr	r3, [pc, #244]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e06b      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023a6:	4b39      	ldr	r3, [pc, #228]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f023 0203 	bic.w	r2, r3, #3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	4936      	ldr	r1, [pc, #216]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 80023b4:	4313      	orrs	r3, r2
 80023b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023b8:	f7ff fa28 	bl	800180c <HAL_GetTick>
 80023bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023be:	e00a      	b.n	80023d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023c0:	f7ff fa24 	bl	800180c <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e053      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023d6:	4b2d      	ldr	r3, [pc, #180]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f003 020c 	and.w	r2, r3, #12
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d1eb      	bne.n	80023c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023e8:	4b27      	ldr	r3, [pc, #156]	@ (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	683a      	ldr	r2, [r7, #0]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d210      	bcs.n	8002418 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023f6:	4b24      	ldr	r3, [pc, #144]	@ (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f023 0207 	bic.w	r2, r3, #7
 80023fe:	4922      	ldr	r1, [pc, #136]	@ (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	4313      	orrs	r3, r2
 8002404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002406:	4b20      	ldr	r3, [pc, #128]	@ (8002488 <HAL_RCC_ClockConfig+0x1c0>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	683a      	ldr	r2, [r7, #0]
 8002410:	429a      	cmp	r2, r3
 8002412:	d001      	beq.n	8002418 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e032      	b.n	800247e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d008      	beq.n	8002436 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002424:	4b19      	ldr	r3, [pc, #100]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	4916      	ldr	r1, [pc, #88]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002432:	4313      	orrs	r3, r2
 8002434:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b00      	cmp	r3, #0
 8002440:	d009      	beq.n	8002456 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002442:	4b12      	ldr	r3, [pc, #72]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	490e      	ldr	r1, [pc, #56]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 8002452:	4313      	orrs	r3, r2
 8002454:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002456:	f000 f821 	bl	800249c <HAL_RCC_GetSysClockFreq>
 800245a:	4602      	mov	r2, r0
 800245c:	4b0b      	ldr	r3, [pc, #44]	@ (800248c <HAL_RCC_ClockConfig+0x1c4>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	091b      	lsrs	r3, r3, #4
 8002462:	f003 030f 	and.w	r3, r3, #15
 8002466:	490a      	ldr	r1, [pc, #40]	@ (8002490 <HAL_RCC_ClockConfig+0x1c8>)
 8002468:	5ccb      	ldrb	r3, [r1, r3]
 800246a:	fa22 f303 	lsr.w	r3, r2, r3
 800246e:	4a09      	ldr	r2, [pc, #36]	@ (8002494 <HAL_RCC_ClockConfig+0x1cc>)
 8002470:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002472:	4b09      	ldr	r3, [pc, #36]	@ (8002498 <HAL_RCC_ClockConfig+0x1d0>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff f986 	bl	8001788 <HAL_InitTick>

  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40022000 	.word	0x40022000
 800248c:	40021000 	.word	0x40021000
 8002490:	08002da8 	.word	0x08002da8
 8002494:	20000024 	.word	0x20000024
 8002498:	20000028 	.word	0x20000028

0800249c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800249c:	b480      	push	{r7}
 800249e:	b087      	sub	sp, #28
 80024a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	2300      	movs	r3, #0
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]
 80024ae:	2300      	movs	r3, #0
 80024b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002530 <HAL_RCC_GetSysClockFreq+0x94>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f003 030c 	and.w	r3, r3, #12
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	d002      	beq.n	80024cc <HAL_RCC_GetSysClockFreq+0x30>
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d003      	beq.n	80024d2 <HAL_RCC_GetSysClockFreq+0x36>
 80024ca:	e027      	b.n	800251c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024cc:	4b19      	ldr	r3, [pc, #100]	@ (8002534 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ce:	613b      	str	r3, [r7, #16]
      break;
 80024d0:	e027      	b.n	8002522 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	0c9b      	lsrs	r3, r3, #18
 80024d6:	f003 030f 	and.w	r3, r3, #15
 80024da:	4a17      	ldr	r2, [pc, #92]	@ (8002538 <HAL_RCC_GetSysClockFreq+0x9c>)
 80024dc:	5cd3      	ldrb	r3, [r2, r3]
 80024de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d010      	beq.n	800250c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024ea:	4b11      	ldr	r3, [pc, #68]	@ (8002530 <HAL_RCC_GetSysClockFreq+0x94>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	0c5b      	lsrs	r3, r3, #17
 80024f0:	f003 0301 	and.w	r3, r3, #1
 80024f4:	4a11      	ldr	r2, [pc, #68]	@ (800253c <HAL_RCC_GetSysClockFreq+0xa0>)
 80024f6:	5cd3      	ldrb	r3, [r2, r3]
 80024f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002534 <HAL_RCC_GetSysClockFreq+0x98>)
 80024fe:	fb03 f202 	mul.w	r2, r3, r2
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	fbb2 f3f3 	udiv	r3, r2, r3
 8002508:	617b      	str	r3, [r7, #20]
 800250a:	e004      	b.n	8002516 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4a0c      	ldr	r2, [pc, #48]	@ (8002540 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002510:	fb02 f303 	mul.w	r3, r2, r3
 8002514:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	613b      	str	r3, [r7, #16]
      break;
 800251a:	e002      	b.n	8002522 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800251c:	4b05      	ldr	r3, [pc, #20]	@ (8002534 <HAL_RCC_GetSysClockFreq+0x98>)
 800251e:	613b      	str	r3, [r7, #16]
      break;
 8002520:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002522:	693b      	ldr	r3, [r7, #16]
}
 8002524:	4618      	mov	r0, r3
 8002526:	371c      	adds	r7, #28
 8002528:	46bd      	mov	sp, r7
 800252a:	bc80      	pop	{r7}
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	40021000 	.word	0x40021000
 8002534:	007a1200 	.word	0x007a1200
 8002538:	08002db8 	.word	0x08002db8
 800253c:	08002dc8 	.word	0x08002dc8
 8002540:	003d0900 	.word	0x003d0900

08002544 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800254c:	4b0a      	ldr	r3, [pc, #40]	@ (8002578 <RCC_Delay+0x34>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a0a      	ldr	r2, [pc, #40]	@ (800257c <RCC_Delay+0x38>)
 8002552:	fba2 2303 	umull	r2, r3, r2, r3
 8002556:	0a5b      	lsrs	r3, r3, #9
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	fb02 f303 	mul.w	r3, r2, r3
 800255e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002560:	bf00      	nop
  }
  while (Delay --);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	1e5a      	subs	r2, r3, #1
 8002566:	60fa      	str	r2, [r7, #12]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d1f9      	bne.n	8002560 <RCC_Delay+0x1c>
}
 800256c:	bf00      	nop
 800256e:	bf00      	nop
 8002570:	3714      	adds	r7, #20
 8002572:	46bd      	mov	sp, r7
 8002574:	bc80      	pop	{r7}
 8002576:	4770      	bx	lr
 8002578:	20000024 	.word	0x20000024
 800257c:	10624dd3 	.word	0x10624dd3

08002580 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e041      	b.n	8002616 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002598:	b2db      	uxtb	r3, r3
 800259a:	2b00      	cmp	r3, #0
 800259c:	d106      	bne.n	80025ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7ff f802 	bl	80015b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2202      	movs	r2, #2
 80025b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3304      	adds	r3, #4
 80025bc:	4619      	mov	r1, r3
 80025be:	4610      	mov	r0, r2
 80025c0:	f000 fa56 	bl	8002a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
	...

08002620 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800262e:	b2db      	uxtb	r3, r3
 8002630:	2b01      	cmp	r3, #1
 8002632:	d001      	beq.n	8002638 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e035      	b.n	80026a4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2202      	movs	r2, #2
 800263c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68da      	ldr	r2, [r3, #12]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f042 0201 	orr.w	r2, r2, #1
 800264e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a16      	ldr	r2, [pc, #88]	@ (80026b0 <HAL_TIM_Base_Start_IT+0x90>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d009      	beq.n	800266e <HAL_TIM_Base_Start_IT+0x4e>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002662:	d004      	beq.n	800266e <HAL_TIM_Base_Start_IT+0x4e>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a12      	ldr	r2, [pc, #72]	@ (80026b4 <HAL_TIM_Base_Start_IT+0x94>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d111      	bne.n	8002692 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f003 0307 	and.w	r3, r3, #7
 8002678:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2b06      	cmp	r3, #6
 800267e:	d010      	beq.n	80026a2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f042 0201 	orr.w	r2, r2, #1
 800268e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002690:	e007      	b.n	80026a2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f042 0201 	orr.w	r2, r2, #1
 80026a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3714      	adds	r7, #20
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bc80      	pop	{r7}
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	40012c00 	.word	0x40012c00
 80026b4:	40000400 	.word	0x40000400

080026b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d020      	beq.n	800271c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d01b      	beq.n	800271c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f06f 0202 	mvn.w	r2, #2
 80026ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	f003 0303 	and.w	r3, r3, #3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f000 f998 	bl	8002a38 <HAL_TIM_IC_CaptureCallback>
 8002708:	e005      	b.n	8002716 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 f98b 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f000 f99a 	bl	8002a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	2b00      	cmp	r3, #0
 8002724:	d020      	beq.n	8002768 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f003 0304 	and.w	r3, r3, #4
 800272c:	2b00      	cmp	r3, #0
 800272e:	d01b      	beq.n	8002768 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f06f 0204 	mvn.w	r2, #4
 8002738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2202      	movs	r2, #2
 800273e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	699b      	ldr	r3, [r3, #24]
 8002746:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f000 f972 	bl	8002a38 <HAL_TIM_IC_CaptureCallback>
 8002754:	e005      	b.n	8002762 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f965 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f000 f974 	bl	8002a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	f003 0308 	and.w	r3, r3, #8
 800276e:	2b00      	cmp	r3, #0
 8002770:	d020      	beq.n	80027b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f003 0308 	and.w	r3, r3, #8
 8002778:	2b00      	cmp	r3, #0
 800277a:	d01b      	beq.n	80027b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f06f 0208 	mvn.w	r2, #8
 8002784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2204      	movs	r2, #4
 800278a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	f003 0303 	and.w	r3, r3, #3
 8002796:	2b00      	cmp	r3, #0
 8002798:	d003      	beq.n	80027a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f000 f94c 	bl	8002a38 <HAL_TIM_IC_CaptureCallback>
 80027a0:	e005      	b.n	80027ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 f93f 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f000 f94e 	bl	8002a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	f003 0310 	and.w	r3, r3, #16
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d020      	beq.n	8002800 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f003 0310 	and.w	r3, r3, #16
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d01b      	beq.n	8002800 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f06f 0210 	mvn.w	r2, #16
 80027d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2208      	movs	r2, #8
 80027d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	69db      	ldr	r3, [r3, #28]
 80027de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d003      	beq.n	80027ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 f926 	bl	8002a38 <HAL_TIM_IC_CaptureCallback>
 80027ec:	e005      	b.n	80027fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 f919 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f000 f928 	bl	8002a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00c      	beq.n	8002824 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	2b00      	cmp	r3, #0
 8002812:	d007      	beq.n	8002824 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f06f 0201 	mvn.w	r2, #1
 800281c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7fe fe82 	bl	8001528 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00c      	beq.n	8002848 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002834:	2b00      	cmp	r3, #0
 8002836:	d007      	beq.n	8002848 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 fa6f 	bl	8002d26 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00c      	beq.n	800286c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002858:	2b00      	cmp	r3, #0
 800285a:	d007      	beq.n	800286c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f8f8 	bl	8002a5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	f003 0320 	and.w	r3, r3, #32
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00c      	beq.n	8002890 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f003 0320 	and.w	r3, r3, #32
 800287c:	2b00      	cmp	r3, #0
 800287e:	d007      	beq.n	8002890 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f06f 0220 	mvn.w	r2, #32
 8002888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 fa42 	bl	8002d14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002890:	bf00      	nop
 8002892:	3710      	adds	r7, #16
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d101      	bne.n	80028b4 <HAL_TIM_ConfigClockSource+0x1c>
 80028b0:	2302      	movs	r3, #2
 80028b2:	e0b4      	b.n	8002a1e <HAL_TIM_ConfigClockSource+0x186>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2202      	movs	r2, #2
 80028c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80028d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80028da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68ba      	ldr	r2, [r7, #8]
 80028e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028ec:	d03e      	beq.n	800296c <HAL_TIM_ConfigClockSource+0xd4>
 80028ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028f2:	f200 8087 	bhi.w	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 80028f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028fa:	f000 8086 	beq.w	8002a0a <HAL_TIM_ConfigClockSource+0x172>
 80028fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002902:	d87f      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 8002904:	2b70      	cmp	r3, #112	@ 0x70
 8002906:	d01a      	beq.n	800293e <HAL_TIM_ConfigClockSource+0xa6>
 8002908:	2b70      	cmp	r3, #112	@ 0x70
 800290a:	d87b      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 800290c:	2b60      	cmp	r3, #96	@ 0x60
 800290e:	d050      	beq.n	80029b2 <HAL_TIM_ConfigClockSource+0x11a>
 8002910:	2b60      	cmp	r3, #96	@ 0x60
 8002912:	d877      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 8002914:	2b50      	cmp	r3, #80	@ 0x50
 8002916:	d03c      	beq.n	8002992 <HAL_TIM_ConfigClockSource+0xfa>
 8002918:	2b50      	cmp	r3, #80	@ 0x50
 800291a:	d873      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 800291c:	2b40      	cmp	r3, #64	@ 0x40
 800291e:	d058      	beq.n	80029d2 <HAL_TIM_ConfigClockSource+0x13a>
 8002920:	2b40      	cmp	r3, #64	@ 0x40
 8002922:	d86f      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 8002924:	2b30      	cmp	r3, #48	@ 0x30
 8002926:	d064      	beq.n	80029f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002928:	2b30      	cmp	r3, #48	@ 0x30
 800292a:	d86b      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 800292c:	2b20      	cmp	r3, #32
 800292e:	d060      	beq.n	80029f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002930:	2b20      	cmp	r3, #32
 8002932:	d867      	bhi.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
 8002934:	2b00      	cmp	r3, #0
 8002936:	d05c      	beq.n	80029f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002938:	2b10      	cmp	r3, #16
 800293a:	d05a      	beq.n	80029f2 <HAL_TIM_ConfigClockSource+0x15a>
 800293c:	e062      	b.n	8002a04 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800294e:	f000 f96a 	bl	8002c26 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002960:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	609a      	str	r2, [r3, #8]
      break;
 800296a:	e04f      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800297c:	f000 f953 	bl	8002c26 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800298e:	609a      	str	r2, [r3, #8]
      break;
 8002990:	e03c      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800299e:	461a      	mov	r2, r3
 80029a0:	f000 f8ca 	bl	8002b38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2150      	movs	r1, #80	@ 0x50
 80029aa:	4618      	mov	r0, r3
 80029ac:	f000 f921 	bl	8002bf2 <TIM_ITRx_SetConfig>
      break;
 80029b0:	e02c      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80029be:	461a      	mov	r2, r3
 80029c0:	f000 f8e8 	bl	8002b94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2160      	movs	r1, #96	@ 0x60
 80029ca:	4618      	mov	r0, r3
 80029cc:	f000 f911 	bl	8002bf2 <TIM_ITRx_SetConfig>
      break;
 80029d0:	e01c      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80029de:	461a      	mov	r2, r3
 80029e0:	f000 f8aa 	bl	8002b38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2140      	movs	r1, #64	@ 0x40
 80029ea:	4618      	mov	r0, r3
 80029ec:	f000 f901 	bl	8002bf2 <TIM_ITRx_SetConfig>
      break;
 80029f0:	e00c      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4619      	mov	r1, r3
 80029fc:	4610      	mov	r0, r2
 80029fe:	f000 f8f8 	bl	8002bf2 <TIM_ITRx_SetConfig>
      break;
 8002a02:	e003      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	73fb      	strb	r3, [r7, #15]
      break;
 8002a08:	e000      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a26:	b480      	push	{r7}
 8002a28:	b083      	sub	sp, #12
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a2e:	bf00      	nop
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bc80      	pop	{r7}
 8002a36:	4770      	bx	lr

08002a38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr

08002a4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b083      	sub	sp, #12
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr

08002a5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr
	...

08002a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a2b      	ldr	r2, [pc, #172]	@ (8002b30 <TIM_Base_SetConfig+0xc0>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d007      	beq.n	8002a98 <TIM_Base_SetConfig+0x28>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a8e:	d003      	beq.n	8002a98 <TIM_Base_SetConfig+0x28>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a28      	ldr	r2, [pc, #160]	@ (8002b34 <TIM_Base_SetConfig+0xc4>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d108      	bne.n	8002aaa <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	68fa      	ldr	r2, [r7, #12]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a20      	ldr	r2, [pc, #128]	@ (8002b30 <TIM_Base_SetConfig+0xc0>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d007      	beq.n	8002ac2 <TIM_Base_SetConfig+0x52>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ab8:	d003      	beq.n	8002ac2 <TIM_Base_SetConfig+0x52>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a1d      	ldr	r2, [pc, #116]	@ (8002b34 <TIM_Base_SetConfig+0xc4>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d108      	bne.n	8002ad4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ac8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	689a      	ldr	r2, [r3, #8]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a0d      	ldr	r2, [pc, #52]	@ (8002b30 <TIM_Base_SetConfig+0xc0>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d103      	bne.n	8002b08 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	691a      	ldr	r2, [r3, #16]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d005      	beq.n	8002b26 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	f023 0201 	bic.w	r2, r3, #1
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	611a      	str	r2, [r3, #16]
  }
}
 8002b26:	bf00      	nop
 8002b28:	3714      	adds	r7, #20
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bc80      	pop	{r7}
 8002b2e:	4770      	bx	lr
 8002b30:	40012c00 	.word	0x40012c00
 8002b34:	40000400 	.word	0x40000400

08002b38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b087      	sub	sp, #28
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	f023 0201 	bic.w	r2, r3, #1
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f023 030a 	bic.w	r3, r3, #10
 8002b74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	621a      	str	r2, [r3, #32]
}
 8002b8a:	bf00      	nop
 8002b8c:	371c      	adds	r7, #28
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr

08002b94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b087      	sub	sp, #28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
 8002baa:	f023 0210 	bic.w	r2, r3, #16
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	031b      	lsls	r3, r3, #12
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002bd0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	011b      	lsls	r3, r3, #4
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	621a      	str	r2, [r3, #32]
}
 8002be8:	bf00      	nop
 8002bea:	371c      	adds	r7, #28
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr

08002bf2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002bf2:	b480      	push	{r7}
 8002bf4:	b085      	sub	sp, #20
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
 8002bfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	f043 0307 	orr.w	r3, r3, #7
 8002c14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	609a      	str	r2, [r3, #8]
}
 8002c1c:	bf00      	nop
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bc80      	pop	{r7}
 8002c24:	4770      	bx	lr

08002c26 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c26:	b480      	push	{r7}
 8002c28:	b087      	sub	sp, #28
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	60f8      	str	r0, [r7, #12]
 8002c2e:	60b9      	str	r1, [r7, #8]
 8002c30:	607a      	str	r2, [r7, #4]
 8002c32:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c40:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	021a      	lsls	r2, r3, #8
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	609a      	str	r2, [r3, #8]
}
 8002c5a:	bf00      	nop
 8002c5c:	371c      	adds	r7, #28
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bc80      	pop	{r7}
 8002c62:	4770      	bx	lr

08002c64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d101      	bne.n	8002c7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c78:	2302      	movs	r3, #2
 8002c7a:	e041      	b.n	8002d00 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2202      	movs	r2, #2
 8002c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ca2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68fa      	ldr	r2, [r7, #12]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a14      	ldr	r2, [pc, #80]	@ (8002d0c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d009      	beq.n	8002cd4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cc8:	d004      	beq.n	8002cd4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a10      	ldr	r2, [pc, #64]	@ (8002d10 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d10c      	bne.n	8002cee <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	68ba      	ldr	r2, [r7, #8]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68ba      	ldr	r2, [r7, #8]
 8002cec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bc80      	pop	{r7}
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40012c00 	.word	0x40012c00
 8002d10:	40000400 	.word	0x40000400

08002d14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d1c:	bf00      	nop
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bc80      	pop	{r7}
 8002d24:	4770      	bx	lr

08002d26 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bc80      	pop	{r7}
 8002d36:	4770      	bx	lr

08002d38 <memset>:
 8002d38:	4603      	mov	r3, r0
 8002d3a:	4402      	add	r2, r0
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d100      	bne.n	8002d42 <memset+0xa>
 8002d40:	4770      	bx	lr
 8002d42:	f803 1b01 	strb.w	r1, [r3], #1
 8002d46:	e7f9      	b.n	8002d3c <memset+0x4>

08002d48 <__libc_init_array>:
 8002d48:	b570      	push	{r4, r5, r6, lr}
 8002d4a:	2600      	movs	r6, #0
 8002d4c:	4d0c      	ldr	r5, [pc, #48]	@ (8002d80 <__libc_init_array+0x38>)
 8002d4e:	4c0d      	ldr	r4, [pc, #52]	@ (8002d84 <__libc_init_array+0x3c>)
 8002d50:	1b64      	subs	r4, r4, r5
 8002d52:	10a4      	asrs	r4, r4, #2
 8002d54:	42a6      	cmp	r6, r4
 8002d56:	d109      	bne.n	8002d6c <__libc_init_array+0x24>
 8002d58:	f000 f81a 	bl	8002d90 <_init>
 8002d5c:	2600      	movs	r6, #0
 8002d5e:	4d0a      	ldr	r5, [pc, #40]	@ (8002d88 <__libc_init_array+0x40>)
 8002d60:	4c0a      	ldr	r4, [pc, #40]	@ (8002d8c <__libc_init_array+0x44>)
 8002d62:	1b64      	subs	r4, r4, r5
 8002d64:	10a4      	asrs	r4, r4, #2
 8002d66:	42a6      	cmp	r6, r4
 8002d68:	d105      	bne.n	8002d76 <__libc_init_array+0x2e>
 8002d6a:	bd70      	pop	{r4, r5, r6, pc}
 8002d6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d70:	4798      	blx	r3
 8002d72:	3601      	adds	r6, #1
 8002d74:	e7ee      	b.n	8002d54 <__libc_init_array+0xc>
 8002d76:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d7a:	4798      	blx	r3
 8002d7c:	3601      	adds	r6, #1
 8002d7e:	e7f2      	b.n	8002d66 <__libc_init_array+0x1e>
 8002d80:	08002dcc 	.word	0x08002dcc
 8002d84:	08002dcc 	.word	0x08002dcc
 8002d88:	08002dcc 	.word	0x08002dcc
 8002d8c:	08002dd0 	.word	0x08002dd0

08002d90 <_init>:
 8002d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d92:	bf00      	nop
 8002d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d96:	bc08      	pop	{r3}
 8002d98:	469e      	mov	lr, r3
 8002d9a:	4770      	bx	lr

08002d9c <_fini>:
 8002d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d9e:	bf00      	nop
 8002da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002da2:	bc08      	pop	{r3}
 8002da4:	469e      	mov	lr, r3
 8002da6:	4770      	bx	lr
