Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 16:35:28 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 manta_inst/brx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            manta_inst/brx/addr_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.999ns (23.814%)  route 3.196ns (76.186%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 11.809 - 10.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=205, unplaced)       0.584     2.024    manta_inst/brx/clk_100mhz
                         FDRE                                         r  manta_inst/brx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.480 f  manta_inst/brx/FSM_onehot_state_reg[1]/Q
                         net (fo=5, unplaced)         0.993     3.473    manta_inst/brx/FSM_onehot_state_reg_n_0_[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     3.768 f  manta_inst/brx/FSM_onehot_state[0]_i_3/O
                         net (fo=4, unplaced)         0.926     4.694    manta_inst/urx/valid_o_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.818 f  manta_inst/urx/valid_o_i_1/O
                         net (fo=5, unplaced)         0.477     5.295    manta_inst/brx/valid_o_reg_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.419 r  manta_inst/brx/addr_o[3]_i_1/O
                         net (fo=4, unplaced)         0.800     6.219    manta_inst/brx/addr_o[3]_i_1_n_0
                         FDRE                                         r  manta_inst/brx/addr_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=205, unplaced)       0.439    11.809    manta_inst/brx/clk_100mhz
                         FDRE                                         r  manta_inst/brx/addr_o_reg[0]/C
                         clock pessimism              0.070    11.879    
                         clock uncertainty           -0.035    11.844    
                         FDRE (Setup_fdre_C_R)       -0.433    11.411    manta_inst/brx/addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  5.192    




