Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Fri Mar 11 14:52:26 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/conv1_1/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (481)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (481)
--------------------------------
 There are 481 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.204        0.000                      0                   20        0.125        0.000                      0                   20        1.725        0.000                       0                   501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.204        0.000                      0                   20        0.125        0.000                      0                   20        1.725        0.000                       0                   501  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 genblk1[49].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.605ns (43.414%)  route 2.092ns (56.586%))
  Logic Levels:           14  (CARRY8=9 LUT2=5)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 5.977 - 4.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.521ns (routing 0.757ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.689ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=500, estimated)      1.521     2.467    genblk1[49].reg_in/CLK
    SLICE_X99Y573        FDRE                                         r  genblk1[49].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y573        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.544 r  genblk1[49].reg_in/reg_out_reg[0]/Q
                         net (fo=6, estimated)        0.160     2.704    conv/mul40/reg_out_reg[8]_i_11[0]
    SLICE_X99Y573        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.123     2.827 r  conv/mul40/z__0_carry/O[3]
                         net (fo=1, estimated)        0.246     3.073    conv/add000058/tmp00[40]_7[2]
    SLICE_X98Y575        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     3.136 r  conv/add000058/reg_out_reg[8]_i_166/O[0]
                         net (fo=2, estimated)        0.238     3.374    conv/add000058/reg_out_reg[8]_i_166_n_15
    SLICE_X100Y575       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112     3.486 r  conv/add000058/reg_out[8]_i_89/O
                         net (fo=3, estimated)        0.320     3.806    conv/add000058/reg_out[8]_i_89_n_0
    SLICE_X99Y575        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     4.046 r  conv/add000058/reg_out_reg[8]_i_88/O[5]
                         net (fo=2, estimated)        0.242     4.288    conv/add000058/reg_out_reg[8]_i_88_n_10
    SLICE_X100Y575       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     4.340 r  conv/add000058/reg_out[8]_i_91/O
                         net (fo=1, routed)           0.016     4.356    conv/add000058/reg_out[8]_i_91_n_0
    SLICE_X100Y575       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.473 r  conv/add000058/reg_out_reg[8]_i_55/CO[7]
                         net (fo=1, estimated)        0.026     4.499    conv/add000058/reg_out_reg[8]_i_55_n_0
    SLICE_X100Y576       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.555 r  conv/add000058/reg_out_reg[21]_i_148/O[0]
                         net (fo=1, estimated)        0.286     4.841    conv/add000058/reg_out_reg[21]_i_148_n_15
    SLICE_X98Y578        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.877 r  conv/add000058/reg_out[21]_i_85/O
                         net (fo=1, routed)           0.009     4.886    conv/add000058/reg_out[21]_i_85_n_0
    SLICE_X98Y578        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.119 r  conv/add000058/reg_out_reg[21]_i_37/O[5]
                         net (fo=2, estimated)        0.246     5.365    conv/add000058/reg_out_reg[21]_i_37_n_10
    SLICE_X98Y584        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     5.414 r  conv/add000058/reg_out[21]_i_40/O
                         net (fo=1, routed)           0.011     5.425    conv/add000058/reg_out[21]_i_40_n_0
    SLICE_X98Y584        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.580 r  conv/add000058/reg_out_reg[21]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     5.606    conv/add000058/reg_out_reg[21]_i_20_n_0
    SLICE_X98Y585        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.662 r  conv/add000058/reg_out_reg[21]_i_19/O[0]
                         net (fo=1, estimated)        0.232     5.894    conv/add000058/reg_out_reg[21]_i_19_n_15
    SLICE_X96Y585        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     5.930 r  conv/add000058/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     5.939    conv/add000058/reg_out[21]_i_6_n_0
    SLICE_X96Y585        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     6.139 r  conv/add000058/reg_out_reg[21]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.164    reg_out/D[19]
    SLICE_X96Y585        FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=500, estimated)      1.321     5.977    reg_out/CLK
    SLICE_X96Y585        FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.402     6.378    
                         clock uncertainty           -0.035     6.343    
    SLICE_X96Y585        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.368    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.368    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                  0.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 genblk1[39].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.097ns (46.860%)  route 0.110ns (53.140%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.829ns (routing 0.415ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.460ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.144     0.374    clk_IBUF
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=500, estimated)      0.829     1.220    genblk1[39].reg_in/CLK
    SLICE_X98Y582        FDRE                                         r  genblk1[39].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y582        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.260 r  genblk1[39].reg_in/reg_out_reg[0]/Q
                         net (fo=12, estimated)       0.095     1.355    conv/add000058/O40[0]
    SLICE_X96Y583        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     1.395 r  conv/add000058/reg_out[8]_i_9/O
                         net (fo=1, routed)           0.008     1.403    conv/add000058/reg_out[8]_i_9_n_0
    SLICE_X96Y583        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.420 r  conv/add000058/reg_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.427    reg_out/D[1]
    SLICE_X96Y583        FDRE                                         r  reg_out/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.181     0.596    clk_IBUF
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=500, estimated)      0.936     1.551    reg_out/CLK
    SLICE_X96Y583        FDRE                                         r  reg_out/reg_out_reg[3]/C
                         clock pessimism             -0.296     1.255    
    SLICE_X96Y583        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.301    reg_out/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y206  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X92Y583  genblk1[32].reg_in/reg_out_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X92Y583  genblk1[32].reg_in/reg_out_reg[3]/C



