

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s'
================================================================
* Date:           Fri Apr 11 03:51:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  9.972 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  12.000 ns|  12.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.20>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read613 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3 'read' 'p_read613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read512 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read411 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read310 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read29 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read18, i32 2, i32 15"   --->   Operation 10 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i14 %trunc_ln818_8"   --->   Operation 11 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read29, i32 1, i32 15"   --->   Operation 12 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i15 %trunc_ln818_s"   --->   Operation 13 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i16 %p_read512"   --->   Operation 14 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read512, i2 0"   --->   Operation 15 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i18 %shl_ln1273_7"   --->   Operation 16 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%r_V_17 = sub i19 0, i19 %sext_ln1273_11"   --->   Operation 17 'sub' 'r_V_17' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.16ns)   --->   "%r_V_14 = sub i19 %r_V_17, i19 %sext_ln1273_10"   --->   Operation 18 'sub' 'r_V_14' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_14, i32 3, i32 18"   --->   Operation 19 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln1273_10 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read512, i1 0"   --->   Operation 20 'bitconcatenate' 'shl_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i17 %shl_ln1273_10"   --->   Operation 21 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i17 %shl_ln1273_10"   --->   Operation 22 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.10ns)   --->   "%r_V_15 = sub i18 0, i18 %sext_ln1273_13"   --->   Operation 23 'sub' 'r_V_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %r_V_15, i32 3, i32 17"   --->   Operation 24 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln818_13 = sext i15 %trunc_ln818_19"   --->   Operation 25 'sext' 'sext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%r_V_16 = sub i19 %sext_ln1273_11, i19 %sext_ln1273_10"   --->   Operation 26 'sub' 'r_V_16' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_16, i32 3, i32 18"   --->   Operation 27 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_17, i32 3, i32 18"   --->   Operation 28 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln1273_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read512, i3 0"   --->   Operation 29 'bitconcatenate' 'shl_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_15 = sub i19 0, i19 %shl_ln1273_11"   --->   Operation 30 'sub' 'sub_ln1273_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%r_V_18 = sub i19 %sub_ln1273_15, i19 %sext_ln1273_12"   --->   Operation 31 'sub' 'r_V_18' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_18, i32 3, i32 18"   --->   Operation 32 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i16 %p_read613"   --->   Operation 33 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1273_12 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read613, i2 0"   --->   Operation 34 'bitconcatenate' 'shl_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i18 %shl_ln1273_12"   --->   Operation 35 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%r_V_19 = add i19 %sext_ln1273_15, i19 %sext_ln1273_14"   --->   Operation 36 'add' 'r_V_19' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_19, i32 3, i32 18"   --->   Operation 37 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1273_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read613, i3 0"   --->   Operation 38 'bitconcatenate' 'shl_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_17 = sub i19 0, i19 %shl_ln1273_13"   --->   Operation 39 'sub' 'sub_ln1273_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%r_V_20 = sub i19 %sub_ln1273_17, i19 %sext_ln1273_14"   --->   Operation 40 'sub' 'r_V_20' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_20, i32 3, i32 18"   --->   Operation 41 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read613, i32 2, i32 15"   --->   Operation 42 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln818_26 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read613, i32 1, i32 15"   --->   Operation 43 'partselect' 'trunc_ln818_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln818_5 = sext i15 %trunc_ln818_26"   --->   Operation 44 'sext' 'sext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_21 = add i16 %trunc_ln818_18, i16 %trunc_ln818_23"   --->   Operation 45 'add' 'add_ln813_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (1.94ns)   --->   "%add_ln813_22 = add i16 %sext_ln818_2, i16 %sext_ln818"   --->   Operation 46 'add' 'add_ln813_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_23 = add i16 %add_ln813_22, i16 %add_ln813_21"   --->   Operation 47 'add' 'add_ln813_23' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (2.07ns)   --->   "%add_ln813_28 = add i16 %sext_ln818_13, i16 %trunc_ln818_24"   --->   Operation 48 'add' 'add_ln813_28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_33 = add i16 %trunc_ln818_23, i16 %sext_ln818"   --->   Operation 49 'add' 'add_ln813_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_34 = add i16 %add_ln813_33, i16 %trunc_ln818_20"   --->   Operation 50 'add' 'add_ln813_34' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_43 = add i16 %sext_ln818_2, i16 %sext_ln818_5"   --->   Operation 51 'add' 'add_ln813_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_44 = add i16 %add_ln813_43, i16 %trunc_ln818_22"   --->   Operation 52 'add' 'add_ln813_44' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 9.97>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 53 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 56, void @empty_4, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 54 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %p_read_16"   --->   Operation 55 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_16, i2 0"   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %shl_ln"   --->   Operation 57 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.13ns)   --->   "%r_V = add i19 %sext_ln1273, i19 %sext_ln1270"   --->   Operation 58 'add' 'r_V' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V, i32 3, i32 18"   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_16, i3 0"   --->   Operation 60 'bitconcatenate' 'shl_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i19 0, i19 %shl_ln1273_1"   --->   Operation 61 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%r_V_1 = sub i19 %sub_ln1273, i19 %sext_ln1270"   --->   Operation 62 'sub' 'r_V_1' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_1, i32 3, i32 18"   --->   Operation 63 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_16, i1 0"   --->   Operation 64 'bitconcatenate' 'shl_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i17 %shl_ln1273_2"   --->   Operation 65 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.16ns)   --->   "%r_V_2 = add i19 %shl_ln1273_1, i19 %sext_ln1273_1"   --->   Operation 66 'add' 'r_V_2' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_2, i32 3, i32 18"   --->   Operation 67 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (5.58ns)   --->   "%mul_ln1270 = mul i19 %sext_ln1270, i19 11"   --->   Operation 68 'mul' 'mul_ln1270' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %mul_ln1270, i32 3, i32 18"   --->   Operation 69 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln818_12 = sext i16 %p_read18"   --->   Operation 70 'sext' 'sext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read18, i2 0"   --->   Operation 71 'bitconcatenate' 'shl_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i18 %shl_ln1273_3"   --->   Operation 72 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.13ns)   --->   "%r_V_3 = sub i19 %sext_ln1273_2, i19 %sext_ln818_12"   --->   Operation 73 'sub' 'r_V_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_3, i32 3, i32 18"   --->   Operation 74 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i16 %p_read29"   --->   Operation 75 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read29, i3 0"   --->   Operation 76 'bitconcatenate' 'shl_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read29, i1 0"   --->   Operation 77 'bitconcatenate' 'shl_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i17 %shl_ln1273_5"   --->   Operation 78 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_3 = sub i19 0, i19 %shl_ln1273_4"   --->   Operation 79 'sub' 'sub_ln1273_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%r_V_4 = sub i19 %sub_ln1273_3, i19 %sext_ln1273_3"   --->   Operation 80 'sub' 'r_V_4' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_4, i32 3, i32 18"   --->   Operation 81 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read29, i2 0"   --->   Operation 82 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i18 %shl_ln1273_6"   --->   Operation 83 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (2.13ns)   --->   "%r_V_5 = sub i19 %sext_ln1273_4, i19 %sext_ln1270_1"   --->   Operation 84 'sub' 'r_V_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_5, i32 3, i32 18"   --->   Operation 85 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (5.58ns)   --->   "%mul_ln1270_1 = mul i19 %sext_ln1270_1, i19 524277"   --->   Operation 86 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %mul_ln1270_1, i32 3, i32 18"   --->   Operation 87 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i16 %p_read310"   --->   Operation 88 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read310, i3 0"   --->   Operation 89 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.16ns)   --->   "%sub_ln1270 = sub i19 %sext_ln1273_5, i19 %p_shl3"   --->   Operation 90 'sub' 'sub_ln1270' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %sub_ln1270, i32 3, i32 18"   --->   Operation 91 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.16ns)   --->   "%r_V_6 = add i19 %p_shl3, i19 %sext_ln1273_5"   --->   Operation 92 'add' 'r_V_6' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_6, i32 3, i32 18"   --->   Operation 93 'partselect' 'trunc_ln818_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read310, i2 0"   --->   Operation 94 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i18 %tmp"   --->   Operation 95 'sext' 'sext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (2.13ns)   --->   "%r_V_7 = sub i19 %sext_ln1273_5, i19 %sext_ln1273_6"   --->   Operation 96 'sub' 'r_V_7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_7, i32 3, i32 18"   --->   Operation 97 'partselect' 'trunc_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.16ns)   --->   "%r_V_8 = sub i19 %p_shl3, i19 %sext_ln1273_5"   --->   Operation 98 'sub' 'r_V_8' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_8, i32 3, i32 18"   --->   Operation 99 'partselect' 'trunc_ln818_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i16 %p_read411"   --->   Operation 100 'sext' 'sext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read411, i3 0"   --->   Operation 101 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.16ns)   --->   "%r_V_9 = sub i19 0, i19 %shl_ln1273_8"   --->   Operation 102 'sub' 'r_V_9' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_9, i32 3, i32 18"   --->   Operation 103 'partselect' 'trunc_ln818_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read411, i2 0"   --->   Operation 104 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i18 %shl_ln1273_9"   --->   Operation 105 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.13ns)   --->   "%r_V_10 = sub i19 %sext_ln1273_8, i19 %sext_ln1273_7"   --->   Operation 106 'sub' 'r_V_10' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_10, i32 3, i32 18"   --->   Operation 107 'partselect' 'trunc_ln818_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read411, i1 0"   --->   Operation 108 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i17 %shl_ln1273_s"   --->   Operation 109 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (2.16ns)   --->   "%r_V_11 = sub i19 %sext_ln1273_9, i19 %shl_ln1273_8"   --->   Operation 110 'sub' 'r_V_11' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_11, i32 3, i32 18"   --->   Operation 111 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (2.13ns)   --->   "%r_V_12 = sub i19 %sext_ln1273_7, i19 %sext_ln1273_8"   --->   Operation 112 'sub' 'r_V_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_12, i32 3, i32 18"   --->   Operation 113 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (2.16ns)   --->   "%r_V_13 = sub i19 %r_V_9, i19 %sext_ln1273_7"   --->   Operation 114 'sub' 'r_V_13' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_13, i32 3, i32 18"   --->   Operation 115 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln818_4 = sext i14 %trunc_ln818_25"   --->   Operation 116 'sext' 'sext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i16 %trunc_ln818_17, i16 %p_read512"   --->   Operation 117 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_18 = add i16 %add_ln813, i16 %trunc_ln818_9"   --->   Operation 118 'add' 'add_ln813_18' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (2.07ns)   --->   "%add_ln813_19 = add i16 %trunc_ln818_4, i16 %trunc_ln818_13"   --->   Operation 119 'add' 'add_ln813_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_20 = add i16 %add_ln813_19, i16 %trunc_ln"   --->   Operation 120 'add' 'add_ln813_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_24 = add i16 %add_ln813_23, i16 %add_ln813_20"   --->   Operation 121 'add' 'add_ln813_24' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (2.07ns)   --->   "%add_ln813_25 = add i16 %trunc_ln818_1, i16 %p_read_16"   --->   Operation 122 'add' 'add_ln813_25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_26 = add i16 %add_ln813_25, i16 %p_read18"   --->   Operation 123 'add' 'add_ln813_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_27 = add i16 %trunc_ln818_10, i16 %trunc_ln818_14"   --->   Operation 124 'add' 'add_ln813_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 125 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_29 = add i16 %add_ln813_28, i16 %add_ln813_27"   --->   Operation 125 'add' 'add_ln813_29' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 126 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_30 = add i16 %add_ln813_29, i16 %add_ln813_26"   --->   Operation 126 'add' 'add_ln813_30' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (2.07ns)   --->   "%add_ln813_31 = add i16 %trunc_ln818_2, i16 %trunc_ln818_15"   --->   Operation 127 'add' 'add_ln813_31' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_32 = add i16 %add_ln813_31, i16 %trunc_ln818_5"   --->   Operation 128 'add' 'add_ln813_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_35 = add i16 %add_ln813_34, i16 %add_ln813_32"   --->   Operation 129 'add' 'add_ln813_35' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [1/1] (2.07ns)   --->   "%add_ln813_36 = add i16 %trunc_ln818_6, i16 %trunc_ln818_11"   --->   Operation 130 'add' 'add_ln813_36' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_37 = add i16 %add_ln813_36, i16 %trunc_ln818_3"   --->   Operation 131 'add' 'add_ln813_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_38 = add i16 %trunc_ln818_21, i16 %sext_ln818_4"   --->   Operation 132 'add' 'add_ln813_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 133 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_39 = add i16 %add_ln813_38, i16 %trunc_ln818_16"   --->   Operation 133 'add' 'add_ln813_39' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 134 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_40 = add i16 %add_ln813_39, i16 %add_ln813_37"   --->   Operation 134 'add' 'add_ln813_40' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 135 [1/1] (2.07ns)   --->   "%add_ln813_41 = add i16 %trunc_ln818_12, i16 %p_read18"   --->   Operation 135 'add' 'add_ln813_41' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_42 = add i16 %add_ln813_41, i16 %trunc_ln818_7"   --->   Operation 136 'add' 'add_ln813_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_45 = add i16 %add_ln813_44, i16 %add_ln813_42"   --->   Operation 137 'add' 'add_ln813_45' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%newret = insertvalue i96 <undef>, i16 %add_ln813_24"   --->   Operation 138 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i96 %newret, i16 %add_ln813_30"   --->   Operation 139 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i96 %newret2, i16 %add_ln813_35"   --->   Operation 140 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i96 %newret4, i16 %add_ln813_40"   --->   Operation 141 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i96 %newret6, i16 %add_ln813_45"   --->   Operation 142 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i96 %newret8, i16 %add_ln813_18"   --->   Operation 143 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln813 = ret i96 %newret3"   --->   Operation 144 'ret' 'ret_ln813' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12ns, clock uncertainty: 1.5ns.

 <State 1>: 8.21ns
The critical path consists of the following:
	wire read operation ('p_read512', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read5' (firmware/nnet_utils/nnet_mult.h:70) [11]  (0 ns)
	'sub' operation ('r.V') [85]  (2.14 ns)
	'sub' operation ('r.V') [86]  (2.17 ns)
	'add' operation ('add_ln813_21') [118]  (0 ns)
	'add' operation ('add_ln813_23') [120]  (3.9 ns)

 <State 2>: 9.97ns
The critical path consists of the following:
	'add' operation ('r.V') [58]  (2.17 ns)
	'add' operation ('add_ln813_27') [124]  (0 ns)
	'add' operation ('add_ln813_29') [126]  (3.9 ns)
	'add' operation ('add_ln813_30') [127]  (3.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
