{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512664567679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512664567679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 00:36:07 2017 " "Processing started: Fri Dec 08 00:36:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512664567679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512664567679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512664567679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512664568038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/fpgaProject/sc_computer/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/sc_computer/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmen.v" "" { Text "C:/fpgaProject/sc_computer/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "sc_datamem.v" "" { Text "C:/fpgaProject/sc_computer/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sc_cu.v" "" { Text "C:/fpgaProject/sc_computer/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "sc_cpu.v" "" { Text "C:/fpgaProject/sc_computer/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/fpgaProject/sc_computer/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "C:/fpgaProject/sc_computer/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "C:/fpgaProject/sc_computer/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "C:/fpgaProject/sc_computer/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "C:/fpgaProject/sc_computer/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/fpgaProject/sc_computer/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "C:/fpgaProject/sc_computer/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "dff32.v" "" { Text "C:/fpgaProject/sc_computer/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/fpgaProject/sc_computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_and_mem_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_and_mem_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_mem_clock " "Found entity 1: clock_and_mem_clock" {  } { { "clock_and_mem_clock.v" "" { Text "C:/fpgaProject/sc_computer/clock_and_mem_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "io_output.v" "" { Text "C:/fpgaProject/sc_computer/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "in_port.v" "" { Text "C:/fpgaProject/sc_computer/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer_main.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer_main " "Found entity 1: sc_computer_main" {  } { { "sc_computer_main.v" "" { Text "C:/fpgaProject/sc_computer/sc_computer_main.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568132 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/sc_computer/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1512664568132 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/sc_computer/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664568132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512664568179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_seg out_port_seg:inst7 " "Elaborating entity \"out_port_seg\" for hierarchy \"out_port_seg:inst7\"" {  } { { "test.bdf" "inst7" { Schematic "C:/fpgaProject/sc_computer/test.bdf" { { 368 848 1016 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(12) " "Verilog HDL assignment warning at out_port_seg.v(12): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512664568194 "|test|out_port_seg:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(13) " "Verilog HDL assignment warning at out_port_seg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512664568194 "|test|out_port_seg:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port_seg:inst7\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port_seg:inst7\|sevenseg:display_1\"" {  } { { "out_port_seg.v" "display_1" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_computer_main sc_computer_main:inst4 " "Elaborating entity \"sc_computer_main\" for hierarchy \"sc_computer_main:inst4\"" {  } { { "test.bdf" "inst4" { Schematic "C:/fpgaProject/sc_computer/test.bdf" { { 384 440 680 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cpu sc_computer_main:inst4\|sc_cpu:cpu " "Elaborating entity \"sc_cpu\" for hierarchy \"sc_computer_main:inst4\|sc_cpu:cpu\"" {  } { { "sc_computer_main.v" "cpu" { Text "C:/fpgaProject/sc_computer/sc_computer_main.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 sc_computer_main:inst4\|sc_cpu:cpu\|dff32:ip " "Elaborating entity \"dff32\" for hierarchy \"sc_computer_main:inst4\|sc_cpu:cpu\|dff32:ip\"" {  } { { "sc_cpu.v" "ip" { Text "C:/fpgaProject/sc_computer/sc_cpu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu\"" {  } { { "sc_cpu.v" "cu" { Text "C:/fpgaProject/sc_computer/sc_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 sc_computer_main:inst4\|sc_cpu:cpu\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"sc_computer_main:inst4\|sc_cpu:cpu\|mux2x32:alu_b\"" {  } { { "sc_cpu.v" "alu_b" { Text "C:/fpgaProject/sc_computer/sc_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 sc_computer_main:inst4\|sc_cpu:cpu\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"sc_computer_main:inst4\|sc_cpu:cpu\|mux2x5:reg_wn\"" {  } { { "sc_cpu.v" "reg_wn" { Text "C:/fpgaProject/sc_computer/sc_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 sc_computer_main:inst4\|sc_cpu:cpu\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"sc_computer_main:inst4\|sc_cpu:cpu\|mux4x32:nextpc\"" {  } { { "sc_cpu.v" "nextpc" { Text "C:/fpgaProject/sc_computer/sc_cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\"" {  } { { "sc_cpu.v" "rf" { Text "C:/fpgaProject/sc_computer/sc_cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu sc_computer_main:inst4\|sc_cpu:cpu\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"sc_computer_main:inst4\|sc_cpu:cpu\|alu:al_unit\"" {  } { { "sc_cpu.v" "al_unit" { Text "C:/fpgaProject/sc_computer/sc_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_instmem sc_computer_main:inst4\|sc_instmem:imem " "Elaborating entity \"sc_instmem\" for hierarchy \"sc_computer_main:inst4\|sc_instmem:imem\"" {  } { { "sc_computer_main.v" "imem" { Text "C:/fpgaProject/sc_computer/sc_computer_main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom sc_computer_main:inst4\|sc_instmem:imem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"sc_computer_main:inst4\|sc_instmem:imem\|lpm_rom_irom:irom\"" {  } { { "sc_instmen.v" "irom" { Text "C:/fpgaProject/sc_computer/sc_instmen.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer_main:inst4\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer_main:inst4\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "C:/fpgaProject/sc_computer/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer_main:inst4\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer_main:inst4\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "C:/fpgaProject/sc_computer/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer_main:inst4\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer_main:inst4\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/sc_instmem.mif " "Parameter \"init_file\" = \"./source/sc_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568304 ""}  } { { "lpm_rom_irom.v" "" { Text "C:/fpgaProject/sc_computer/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512664568304 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/fpgaProject/sc_computer/db/altsyncram_oqi1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1512664568366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oqi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqi1 " "Found entity 1: altsyncram_oqi1" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/fpgaProject/sc_computer/db/altsyncram_oqi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqi1 sc_computer_main:inst4\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated " "Elaborating entity \"altsyncram_oqi1\" for hierarchy \"sc_computer_main:inst4\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_datamem sc_computer_main:inst4\|sc_datamem:dmem " "Elaborating entity \"sc_datamem\" for hierarchy \"sc_computer_main:inst4\|sc_datamem:dmem\"" {  } { { "sc_computer_main.v" "dmem" { Text "C:/fpgaProject/sc_computer/sc_computer_main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram sc_computer_main:inst4\|sc_datamem:dmem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"sc_computer_main:inst4\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\"" {  } { { "sc_datamem.v" "dram" { Text "C:/fpgaProject/sc_computer/sc_datamem.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer_main:inst4\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer_main:inst4\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "C:/fpgaProject/sc_computer/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer_main:inst4\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer_main:inst4\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/fpgaProject/sc_computer/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer_main:inst4\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer_main:inst4\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/sc_datamem.mif " "Parameter \"init_file\" = \"./source/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568397 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "C:/fpgaProject/sc_computer/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512664568397 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_59m1.tdf" "" { Text "C:/fpgaProject/sc_computer/db/altsyncram_59m1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1512664568460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59m1 " "Found entity 1: altsyncram_59m1" {  } { { "db/altsyncram_59m1.tdf" "" { Text "C:/fpgaProject/sc_computer/db/altsyncram_59m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664568460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664568460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59m1 sc_computer_main:inst4\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated " "Elaborating entity \"altsyncram_59m1\" for hierarchy \"sc_computer_main:inst4\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output sc_computer_main:inst4\|sc_datamem:dmem\|io_output:io_output_reg " "Elaborating entity \"io_output\" for hierarchy \"sc_computer_main:inst4\|sc_datamem:dmem\|io_output:io_output_reg\"" {  } { { "sc_datamem.v" "io_output_reg" { Text "C:/fpgaProject/sc_computer/sc_datamem.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg " "Elaborating entity \"io_input\" for hierarchy \"sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\"" {  } { { "sc_datamem.v" "io_input_reg" { Text "C:/fpgaProject/sc_computer/sc_datamem.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\"" {  } { { "io_input.v" "io_imput_mux2x32" { Text "C:/fpgaProject/sc_computer/io_input.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568475 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input.v(27) " "Verilog HDL Case Statement warning at io_input.v(27): incomplete case statement has no default case item" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input.v(27) " "Verilog HDL Always Construct warning at io_input.v(27): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input.v(27) " "Inferred latch for \"y\[0\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input.v(27) " "Inferred latch for \"y\[1\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input.v(27) " "Inferred latch for \"y\[2\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input.v(27) " "Inferred latch for \"y\[3\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input.v(27) " "Inferred latch for \"y\[4\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input.v(27) " "Inferred latch for \"y\[5\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input.v(27) " "Inferred latch for \"y\[6\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input.v(27) " "Inferred latch for \"y\[7\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input.v(27) " "Inferred latch for \"y\[8\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input.v(27) " "Inferred latch for \"y\[9\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input.v(27) " "Inferred latch for \"y\[10\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input.v(27) " "Inferred latch for \"y\[11\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input.v(27) " "Inferred latch for \"y\[12\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input.v(27) " "Inferred latch for \"y\[13\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input.v(27) " "Inferred latch for \"y\[14\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input.v(27) " "Inferred latch for \"y\[15\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input.v(27) " "Inferred latch for \"y\[16\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input.v(27) " "Inferred latch for \"y\[17\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input.v(27) " "Inferred latch for \"y\[18\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input.v(27) " "Inferred latch for \"y\[19\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input.v(27) " "Inferred latch for \"y\[20\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input.v(27) " "Inferred latch for \"y\[21\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input.v(27) " "Inferred latch for \"y\[22\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input.v(27) " "Inferred latch for \"y\[23\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input.v(27) " "Inferred latch for \"y\[24\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input.v(27) " "Inferred latch for \"y\[25\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input.v(27) " "Inferred latch for \"y\[26\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input.v(27) " "Inferred latch for \"y\[27\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input.v(27) " "Inferred latch for \"y\[28\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input.v(27) " "Inferred latch for \"y\[29\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input.v(27) " "Inferred latch for \"y\[30\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input.v(27) " "Inferred latch for \"y\[31\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512664568475 "|test|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_and_mem_clock clock_and_mem_clock:inst " "Elaborating entity \"clock_and_mem_clock\" for hierarchy \"clock_and_mem_clock:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/fpgaProject/sc_computer/test.bdf" { { 168 120 304 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_port in_port:inst1 " "Elaborating entity \"in_port\" for hierarchy \"in_port:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "C:/fpgaProject/sc_computer/test.bdf" { { 256 144 296 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664568475 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[31..5\] in_port.v(6) " "Output port \"out\[31..5\]\" at in_port.v(6) has no driver" {  } { { "in_port.v" "" { Text "C:/fpgaProject/sc_computer/in_port.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512664568475 "|test|in_port:inst1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664570538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664570538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664570538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664570538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664570538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664570538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst5\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664570538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst5\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664570538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst5\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664570538 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512664570538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:inst7\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"out_port_seg:inst7\|lpm_divide:Mod1\"" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664570585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:inst7\|lpm_divide:Mod1 " "Instantiated megafunction \"out_port_seg:inst7\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664570585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664570585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664570585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664570585 ""}  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512664570585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/fpgaProject/sc_computer/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664570647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664570647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/fpgaProject/sc_computer/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664570663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664570663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/fpgaProject/sc_computer/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664570694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664570694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:inst7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"out_port_seg:inst7\|lpm_divide:Div0\"" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664570710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:inst7\|lpm_divide:Div0 " "Instantiated megafunction \"out_port_seg:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664570710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664570710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664570710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512664570710 ""}  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512664570710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/fpgaProject/sc_computer/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664570804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664570804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu\|aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu\|aluc\[1\]" {  } { { "sc_cu.v" "" { Text "C:/fpgaProject/sc_computer/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512664571757 ""}  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512664571757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu\|aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu\|aluc\[1\]" {  } { { "sc_cu.v" "" { Text "C:/fpgaProject/sc_computer/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512664571757 ""}  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512664571757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu\|aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu\|aluc\[1\]" {  } { { "sc_cu.v" "" { Text "C:/fpgaProject/sc_computer/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512664571757 ""}  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512664571757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Latch sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu\|aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu\|aluc\[1\]" {  } { { "sc_cu.v" "" { Text "C:/fpgaProject/sc_computer/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512664571757 ""}  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512664571757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch sc_computer_main:inst4\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu\|aluc\[1\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_main:inst4\|sc_cpu:cpu\|sc_cu:cu\|aluc\[1\]" {  } { { "sc_cu.v" "" { Text "C:/fpgaProject/sc_computer/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512664571757 ""}  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512664571757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512664576835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512664579335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512664579335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5523 " "Implemented 5523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512664579835 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512664579835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5405 " "Implemented 5405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512664579835 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512664579835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512664579835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512664579882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 00:36:19 2017 " "Processing ended: Fri Dec 08 00:36:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512664579882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512664579882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512664579882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512664579882 ""}
