Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/TB_isim_beh.exe -prj C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/TB_beh.prj work.TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../hodo_dc_v1/cores/CMD_FIFO_w1r8.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../hodo_dc_v1/cores/CMD_FIFO_w8r32.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../hodo_dc_v1/cores/BMD_DC_CLK_GEN.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../hodo_dc_v1/cores/waveform_fifo_wr32_rd32.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/BMD_definitions.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/TX_DATA_SENDER.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/RX_ADDR_CHECK.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/mppc_bias_dac_AD5672R.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/edge_to_pulse_converter.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/TARGETX_DAC_CONTROL.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/mppc_dac_calb.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/DC_COMM_PARSER.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/BMD_TRIG_LOGIC.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/BMD_TRIG_LOGIC.vhd" Line 127: Actual for formal port t is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/BMD_DC_TOP_V1.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/BMD_DC_TOP_V1.vhd" Line 256: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/BMD_DC_TOP_V1.vhd" Line 264: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/BMD_DC_TOP_V1.vhd" Line 339: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/BMD_DC_TOP_V1.vhd" Line 354: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/BMD_DC_TOP_V1.vhd" Line 389: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../source/BMD_DC_TOP_V1.vhd" Line 403: Actual for formal port c0 is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/../hodo_dc_v1/TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package vcomponents
Compiling package bmd_definitions
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture obufds_v of entity OBUFDS [\OBUFDS("DONT_CARE","LVDS_25","S...]
Compiling architecture ibufds_v of entity IBUFDS [\IBUFDS("DONT_CARE",false,"FALSE...]
Compiling package std_logic_signed
Compiling architecture ibufgds_v of entity IBUFGDS [\IBUFGDS("DONT_CARE",false,"0",t...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture pll_base_v of entity PLL_BASE [\PLL_BASE("OPTIMIZED",20,0.0,40....]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity BMD_DC_CLK_GEN [bmd_dc_clk_gen_default]
Compiling architecture oddr2_v of entity ODDR2 [\ODDR2("NONE",'0',"SYNC")(1,4,1,...]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(1,"0...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/XilinxCoreLib/fifo_generator_v9_3.vhd" Line 632: Range is empty (null range)
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,7,...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,7,"Blan...]
Compiling architecture cmd_fifo_w1r8_a of entity CMD_FIFO_w1r8 [cmd_fifo_w1r8_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(8,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,7,...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,7,"Blan...]
Compiling architecture cmd_fifo_w8r32_a of entity CMD_FIFO_w8r32 [cmd_fifo_w8r32_default]
Compiling architecture behavioral of entity RX_ADDR_CHECKER [rx_addr_checker_default]
Compiling architecture behavioral of entity fifo_generator_v8_2_bhv_as [\fifo_generator_v8_2_bhv_as(32,"...]
Compiling architecture behavioral of entity fifo_generator_v8_2_conv [\fifo_generator_v8_2_conv(0,0,8,...]
Compiling architecture behavioral of entity fifo_generator_v8_2 [\fifo_generator_v8_2(0,0,8,"Blan...]
Compiling architecture waveform_fifo_wr32_rd32_a of entity waveform_fifo_wr32_rd32 [waveform_fifo_wr32_rd32_default]
Compiling architecture behavioral of entity TX_DATA_SENDER [tx_data_sender_default]
Compiling architecture behavioral of entity DC_COMM_PARSER [dc_comm_parser_default]
Compiling architecture behavioral of entity TARGETX_DAC_CONTROL [targetx_dac_control_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture behavioral of entity edge_to_pulse_converter [edge_to_pulse_converter_default]
Compiling architecture behavioral of entity BMD_TRIG_LOGIC [bmd_trig_logic_default]
Compiling architecture behavioral of entity mppc_bias_dac_AD5672R [mppc_bias_dac_ad5672r_default]
Compiling architecture behavioral of entity mppc_dac_calb [mppc_dac_calb_default]
Compiling architecture behavioral of entity BMD_DC_TOP_V2 [bmd_dc_top_v2_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 74 VHDL Units
Built simulation executable C:/Users/Kevin/Dropbox/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ise/TB_isim_beh.exe
Fuse Memory Usage: 73276 KB
Fuse CPU Usage: 1671 ms
