INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_projects/riscv_cpu/riscv_cpu.srcs/sim_1/new/riscv_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'riscv_tb'
