#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Oct 12 15:41:41 2016
# Process ID: 619
# Log file: /media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.runs/impl_1/HighLevel.vdi
# Journal file: /media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source HighLevel.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'MASTER_CLOCK'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'MASTER_CLOCK/inst'
Finished Parsing XDC File [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'MASTER_CLOCK/inst'
Parsing XDC File [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'MASTER_CLOCK/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1899.676 ; gain = 609.773 ; free physical = 2470 ; free virtual = 118647
Finished Parsing XDC File [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'MASTER_CLOCK/inst'
Parsing XDC File [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//LEDS' is not supported in the xdc constraint file. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'LEDS<0>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<0>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<1>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<1>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<2>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<2>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<3>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<3>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<4>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<4>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<5>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<5>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<6>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<6>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<7>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS<7>'. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '//CLOCK' is not supported in the xdc constraint file. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command '//RESET' is not supported in the xdc constraint file. [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc:26]
Finished Parsing XDC File [/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.srcs/constrs_1/new/testConstaints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1899.676 ; gain = 975.703 ; free physical = 2470 ; free virtual = 118646
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2016.03' and will expire in -195 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1912.703 ; gain = 13.020 ; free physical = 2465 ; free virtual = 118641

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
INFO: [Opt 31-194] Inserted BUFG CLK_BUFG_inst to drive 147 load(s) on clock net CLK
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13cbb92f5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1912.703 ; gain = 0.000 ; free physical = 2465 ; free virtual = 118641

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 25 cells.
Phase 2 Constant Propagation | Checksum: 1dbbc9a96

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1912.703 ; gain = 0.000 ; free physical = 2465 ; free virtual = 118641

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 76 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 8 unconnected cells.
Phase 3 Sweep | Checksum: 1493a1702

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1912.703 ; gain = 0.000 ; free physical = 2465 ; free virtual = 118641
Ending Logic Optimization Task | Checksum: 1493a1702

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1912.703 ; gain = 0.000 ; free physical = 2465 ; free virtual = 118641
Implement Debug Cores | Checksum: 11c0c4f8e
Logic Optimization | Checksum: 11c0c4f8e
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 16 Warnings, 19 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1932.711 ; gain = 0.000 ; free physical = 2461 ; free virtual = 118640
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/KAYDISK2/MISCComputer/Vivado_project/Vivado_project.runs/impl_1/HighLevel_drc_opted.rpt.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2016.03' and will expire in -195 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: a29ec16b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1976.715 ; gain = 0.004 ; free physical = 2401 ; free virtual = 118578

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1976.715 ; gain = 0.000 ; free physical = 2401 ; free virtual = 118578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1976.715 ; gain = 0.000 ; free physical = 2401 ; free virtual = 118578

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 0e9ca641

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1976.715 ; gain = 0.004 ; free physical = 2401 ; free virtual = 118578
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 0e9ca641

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.742 ; gain = 158.031 ; free physical = 2322 ; free virtual = 118499

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 0e9ca641

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.742 ; gain = 158.031 ; free physical = 2322 ; free virtual = 118499

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 9d767f06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.742 ; gain = 158.031 ; free physical = 2322 ; free virtual = 118499
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1985881ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.742 ; gain = 158.031 ; free physical = 2322 ; free virtual = 118499

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 23cdf8e92

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.742 ; gain = 158.031 ; free physical = 2323 ; free virtual = 118500
Phase 2.1.2.1 Place Init Design | Checksum: 28a223aa9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.742 ; gain = 158.031 ; free physical = 2323 ; free virtual = 118500
Phase 2.1.2 Build Placer Netlist Model | Checksum: 28a223aa9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.742 ; gain = 158.031 ; free physical = 2323 ; free virtual = 118500

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 28a223aa9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.742 ; gain = 158.031 ; free physical = 2323 ; free virtual = 118500
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 28a223aa9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.742 ; gain = 158.031 ; free physical = 2323 ; free virtual = 118500
Phase 2.1 Placer Initialization Core | Checksum: 28a223aa9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.742 ; gain = 158.031 ; free physical = 2323 ; free virtual = 118500
Phase 2 Placer Initialization | Checksum: 28a223aa9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.742 ; gain = 158.031 ; free physical = 2323 ; free virtual = 118500

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 25789a8a3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2311 ; free virtual = 118488

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 25789a8a3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2311 ; free virtual = 118488

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2811123a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2311 ; free virtual = 118488

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1dabf9aa6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2311 ; free virtual = 118488

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1dabf9aa6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2311 ; free virtual = 118488

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1cfd2a976

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2311 ; free virtual = 118488

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 207152e5d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2311 ; free virtual = 118488

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1aec233af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1aec233af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1aec233af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1aec233af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480
Phase 4.6 Small Shape Detail Placement | Checksum: 1aec233af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1aec233af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480
Phase 4 Detail Placement | Checksum: 1aec233af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 247e213ab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 247e213ab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=97.839. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 25d463036

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480
Phase 5.2.2 Post Placement Optimization | Checksum: 25d463036

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480
Phase 5.2 Post Commit Optimization | Checksum: 25d463036

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 25d463036

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 25d463036

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 25d463036

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480
Phase 5.5 Placer Reporting | Checksum: 25d463036

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1b544a875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1b544a875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480
Ending Placer Task | Checksum: d6673695

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.785 ; gain = 268.074 ; free physical = 2303 ; free virtual = 118480
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 16 Warnings, 19 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.785 ; gain = 274.074 ; free physical = 2303 ; free virtual = 118480
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2244.785 ; gain = 0.000 ; free physical = 2299 ; free virtual = 118479
report_io: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2244.785 ; gain = 0.000 ; free physical = 2303 ; free virtual = 118480
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2244.785 ; gain = 0.000 ; free physical = 2298 ; free virtual = 118475
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2244.785 ; gain = 0.000 ; free physical = 2298 ; free virtual = 118476
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2016.03' and will expire in -195 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
