
---------- Begin Simulation Statistics ----------
final_tick                               13750531311393                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189143                       # Simulator instruction rate (inst/s)
host_mem_usage                               17161676                       # Number of bytes of host memory used
host_op_rate                                   309954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4149.58                       # Real time elapsed on the host
host_tick_rate                                7586017                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   784865480                       # Number of instructions simulated
sim_ops                                    1286178583                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031479                       # Number of seconds simulated
sim_ticks                                 31478773383                       # Number of ticks simulated
system.cpu0.committedInsts                         20                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1107151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2213833                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          247                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu0.num_fp_insts                           15                       # number of float instructions
system.cpu0.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 13                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu0.num_int_insts                          15                       # number of integer instructions
system.cpu0.num_int_register_reads                 39                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        6     27.27%     27.27% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 3     13.64%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      4.55%     63.64% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     63.64% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  6     27.27%     90.91% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2      9.09%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2638927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          221                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5278433                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          221                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu1.num_int_insts                           2                       # number of integer instructions
system.cpu1.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu1.num_load_insts                          1                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059499                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          215                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     9                       # Number of float alu accesses
system.cpu2.num_fp_insts                            9                       # number of float instructions
system.cpu2.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu2.num_int_insts                          18                       # number of integer instructions
system.cpu2.num_int_register_reads                 32                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                13                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       12     50.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      2      8.33%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      4.17%     62.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  3     12.50%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      8.33%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     12.50%     95.83% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     95.83% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.17%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests         5163                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1639396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3279746                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu3.num_int_insts                          28                       # number of integer instructions
system.cpu3.num_int_register_reads                 65                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            9                       # number of memory refs
system.cpu3.num_store_insts                         5                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       19     67.86%     67.86% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     14.29%     82.14% # Class of executed instruction
system.cpu3.op_class::MemWrite                      5     17.86%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        28                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1695700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3428650                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1614791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3309252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         95189468                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        66879435                       # number of cc regfile writes
system.switch_cpus0.committedInsts          223773707                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            354938614                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.422439                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.422439                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        263601789                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       144518066                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  49906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         5620                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        22466984                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.755982                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            99229428                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          24822737                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       23519101                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     74421663                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         2575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     24831261                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    355132431                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     74406691                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        16173                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    355056087                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         46459                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       175640                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          6666                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       255239                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         1788                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         2558                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         3062                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        471242366                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            355046259                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.585802                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        276054583                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.755878                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             355050356                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       368897070                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      159706564                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.367204                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.367204                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         4115      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    173257428     48.79%     48.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       597831      0.17%     48.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     48.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      8855939      2.49%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      5905506      1.66%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      4133804      1.16%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     24766472      6.98%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      4130328      1.16%     62.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2948116      0.83%     63.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     30057954      8.47%     71.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1177506      0.33%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     28378903      7.99%     80.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     10651799      3.00%     83.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     46034725     12.96%     96.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     14171838      3.99%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     355072264                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      169685760                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    336644633                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    166948869                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    167027089                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5384836                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015165                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1193392     22.16%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         34878      0.65%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            4      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        36574      0.68%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       179877      3.34%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1436877     26.68%     53.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27493      0.51%     54.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      2474832     45.96%     99.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          909      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     190767225                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    473367537                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    188097390                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    188300870                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         355132431                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        355072264                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       193745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         1896                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       249011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     94480914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.758137                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.980310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26871002     28.44%     28.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2945706      3.12%     31.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5981284      6.33%     37.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7346658      7.78%     45.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8478479      8.97%     54.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10532816     11.15%     65.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      9327300      9.87%     75.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      8399132      8.89%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14598537     15.45%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     94480914                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.756153                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      4145342                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       846853                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     74421663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     24831261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      159519715                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                94530820                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          2682739                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         1269287                       # number of cc regfile writes
system.switch_cpus1.committedInsts           74668246                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             82086292                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.266011                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.266011                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        137157723                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        61881640                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   8550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         1618                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches          473603                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.016242                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            46186576                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           9185037                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       15297608                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     23073470                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts           42                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9196749                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts     82156566                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     37001539                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1632                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts     96066225                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        114690                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     11685158                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          1896                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     11834083                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          599                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1602                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect           16                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        112651171                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count             82119806                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.536530                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers         60440742                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.868709                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent              82120709                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       102856721                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       10580522                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.789883                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.789883                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11933447     12.42%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu           16      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23352356     24.31%     36.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       460854      0.48%     37.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     37.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     14133017     14.71%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12384848     12.89%     64.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite           12      0.00%     64.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     24618261     25.63%     90.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      9185046      9.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      96067857                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       87205342                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    166022560                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     71066390                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     71139525                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           10661558                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.110979                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         150108      1.41%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      1885149     17.68%     19.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     19.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     19.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     19.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     19.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     19.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      1550847     14.55%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     33.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2272765     21.32%     54.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite            0      0.00%     54.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      4182139     39.23%     94.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       620550      5.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      19524073                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    131298738                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11053416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     11087862                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded          82156566                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued         96067857                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        70222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         1756                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       123477                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     94522270                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016352                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.120691                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     72997346     77.23%     77.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2311959      2.45%     79.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2286936      2.42%     82.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1879362      1.99%     84.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4792749      5.07%     89.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3538873      3.74%     92.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2535399      2.68%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1970983      2.09%     97.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      2208663      2.34%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     94522270                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.016260                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       741360                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       216967                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     23073470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9196749                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       48670272                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                94530820                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165500652                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117704635                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.378123                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.378123                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362172661                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162814230                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  61869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118017                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338770                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.547838                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52560022                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292172                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        3817347                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50437364                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305451                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431520659                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50267850                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128800                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429910841                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24647                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       156575                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174351                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       182444                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644020353                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429032608                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589640                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379740211                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.538547                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429796122                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379262036                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225144665                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.644640                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.644640                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684652      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215305016     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35846      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28733      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956177      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952030      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520745     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950629      8.82%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39331315      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924586      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10980523      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369375      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430039649                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174418910                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348200404                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173716267                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178381393                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1450578                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003373                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         386630     26.65%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3355      0.23%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          683      0.05%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91767      6.33%     33.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       334248     23.04%     56.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438997     30.26%     86.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194898     13.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256386665                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    607800579                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255316341                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261524368                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431520108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430039649                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          551                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8385028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2164                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          468                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4867033                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     94468951                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.552180                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.768957                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     14891672     15.76%     15.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3084369      3.26%     19.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6414247      6.79%     25.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7203898      7.63%     33.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10484335     11.10%     44.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12399924     13.13%     57.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10697747     11.32%     68.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9950422     10.53%     79.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19342337     20.47%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     94468951                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.549200                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14643                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        47763                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50437364                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305451                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111302997                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                94530820                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193541588                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        95131302                       # number of cc regfile writes
system.switch_cpus3.committedInsts          236423459                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            426018075                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.399837                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.399837                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        139169907                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        79740953                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 104418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1053062                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        43836227                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.806750                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           133367967                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          40330125                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        5868573                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     97537044                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          287                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     42872339                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    476030510                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     93037842                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2933953                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    454386056                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents          9056                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       187299                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        945314                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       200202                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        16340                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       701720                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       351342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        595139598                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            452670507                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.567169                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        337544496                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.788602                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             453865312                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       629210231                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      283533718                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.501020                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.501020                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      2482257      0.54%      0.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    274170692     59.95%     60.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       901985      0.20%     60.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      1032007      0.23%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2845850      0.62%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        76064      0.02%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     16602097      3.63%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        58337      0.01%     65.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      7197209      1.57%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       577812      0.13%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     16468106      3.60%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt        37836      0.01%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     58369345     12.76%     83.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     34616230      7.57%     90.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     35879168      7.85%     98.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6005019      1.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     457320014                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       97656261                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    190509297                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     91452351                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    103252469                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           12871281                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028145                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3763416     29.24%     29.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        10187      0.08%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        226983      1.76%     31.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     31.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     31.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            1      0.00%     31.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     31.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     31.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     31.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     31.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     31.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     31.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       490517      3.81%     34.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     34.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     34.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        51622      0.40%     35.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       334606      2.60%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3075341     23.89%     61.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1066295      8.28%     70.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3369763     26.18%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       482550      3.75%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     370052777                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    832047603                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    361218156                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    422806575                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         476030507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        457320014                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     50012367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       619194                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     72135608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     94426402                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.843137                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.701803                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     13334051     14.12%     14.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2600715      2.75%     16.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      4854314      5.14%     22.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6317949      6.69%     28.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8858562      9.38%     38.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     11537770     12.22%     50.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     14387655     15.24%     65.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     13675292     14.48%     80.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     18860094     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     94426402                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.837787                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4908681                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2413655                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     97537044                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     42872339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      223843521                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                94530820                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            6                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     89467388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89467394                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            6                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     89467388                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89467394                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1580610                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1580613                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1580610                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1580613                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  18619284411                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18619284411                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  18619284411                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18619284411                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     91047998                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     91048007                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     91047998                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     91048007                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.333333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.017360                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017360                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.333333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.017360                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017360                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 11779.809321                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11779.786963                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 11779.809321                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11779.786963                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          584                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   194.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1105990                       # number of writebacks
system.cpu0.dcache.writebacks::total          1105990                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       472951                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       472951                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       472951                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       472951                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1107659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1107659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1107659                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1107659                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  14509254555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14509254555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  14509254555                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14509254555                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.012166                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012166                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.012166                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012166                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13099.026465                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13099.026465                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13099.026465                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13099.026465                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1105990                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            4                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     64653120                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       64653124                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1578267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1578270                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  18575702703                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18575702703                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     66231387                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     66231394                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.428571                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.023830                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023830                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11769.683268                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11769.660896                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       472949                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       472949                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1105318                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1105318                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  14466457728                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14466457728                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.016689                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016689                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 13088.050433                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13088.050433                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24814268                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24814270                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2343                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2343                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     43581708                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     43581708                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     24816611                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     24816613                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000094                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000094                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 18600.814341                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18600.814341                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2341                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2341                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     42796827                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     42796827                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 18281.429731                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18281.429731                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.525318                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90575057                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1106502                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            81.857111                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052539009                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.001287                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.524031                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003909                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995164                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999073                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          345                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        729490558                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       729490558                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           26                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     26023603                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        26023629                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           26                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     26023603                       # number of overall hits
system.cpu0.icache.overall_hits::total       26023629                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          228                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           231                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          228                       # number of overall misses
system.cpu0.icache.overall_misses::total          231                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     46420866                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46420866                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     46420866                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46420866                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     26023831                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     26023860                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     26023831                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     26023860                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.103448                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.103448                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 203600.289474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200956.129870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 203600.289474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200956.129870                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           51                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           51                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          177                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          177                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          177                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     34245054                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34245054                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     34245054                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34245054                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 193474.881356                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 193474.881356                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 193474.881356                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 193474.881356                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           26                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     26023603                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       26023629                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          228                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     46420866                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46420866                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     26023831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     26023860                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.103448                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 203600.289474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200956.129870                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           51                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          177                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     34245054                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34245054                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 193474.881356                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 193474.881356                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          167.262869                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           26023809                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              180                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         144576.716667                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   164.262869                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.320826                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.326685                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.351562                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        208191060                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       208191060                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1105501                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       332083                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       819728                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         1161                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         1161                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq          1181                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp         1181                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1105501                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          360                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3321316                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3321676                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        11520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    141599488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           141611008                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        45821                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                2932544                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1153664                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000214                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.014631                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1153417     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 247      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1153664                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1473793731                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           4.7                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         176823                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1105779114                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          3.5                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1056807                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1056807                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1056807                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1056807                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          177                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        49692                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        49875                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          177                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        49692                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        49875                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     34126506                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   9807305544                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   9841432050                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     34126506                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   9807305544                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   9841432050                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          177                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1106499                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1106682                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          177                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1106499                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1106682                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.044909                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.045067                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.044909                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.045067                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 192805.118644                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 197361.859937                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 197321.945865                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 192805.118644                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 197361.859937                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 197321.945865                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        45821                       # number of writebacks
system.cpu0.l2cache.writebacks::total           45821                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          177                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        49692                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        49869                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          177                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        49692                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        49869                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     34067565                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   9790758108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   9824825673                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     34067565                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   9790758108                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   9824825673                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.044909                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.045062                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.044909                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.045062                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 192472.118644                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 197028.859937                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 197012.686699                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 192472.118644                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 197028.859937                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 197012.686699                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                45821                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       328695                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       328695                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       328695                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       328695                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       777295                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       777295                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       777295                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       777295                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         1161                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1161                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         1161                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1161                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          923                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          923                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          258                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          258                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     33465834                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     33465834                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data         1181                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         1181                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.218459                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.218459                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 129712.534884                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 129712.534884                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          258                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          258                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     33379920                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     33379920                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.218459                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.218459                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 129379.534884                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 129379.534884                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1055884                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1055884                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          177                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        49434                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        49617                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     34126506                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   9773839710                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   9807966216                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          177                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1105318                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1105501                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.044724                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.044882                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 192805.118644                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 197714.927176                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 197673.503356                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          177                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        49434                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        49611                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     34067565                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   9757378188                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   9791445753                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.044724                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.044876                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 192472.118644                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 197381.927176                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 197364.410171                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4008.257834                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2213833                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           49917                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           44.350281                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.437940                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.143979                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.118033                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     7.588427                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3994.969454                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001328                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000035                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000029                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.001853                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.975334                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.978579                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1297                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1638                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          957                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        35471245                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       35471245                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052548333                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  31478763060                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-372.numInsts                     0                       # Number of Instructions committed
system.cpu0.thread-372.numOps                       0                       # Number of Ops committed
system.cpu0.thread-372.numMemRefs                   0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     21386994                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21386994                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     22280439                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22280439                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2087079                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2087080                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      7222268                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7222269                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 116005032824                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 116005032824                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 116005032824                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 116005032824                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     23474073                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23474074                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     29502707                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29502708                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.088910                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.088910                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.244800                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.244800                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 55582.482898                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55582.456266                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 16062.133505                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16062.131281                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     32364131                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1234201                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    26.222739                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2638927                       # number of writebacks
system.cpu1.dcache.writebacks::total          2638927                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1991822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1991822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1991822                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1991822                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        95257                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95257                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2639454                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2639454                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   6235217874                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6235217874                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 375906894156                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 375906894156                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.004058                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004058                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.089465                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089465                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 65456.794503                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65456.794503                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 142418.429780                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 142418.429780                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2638927                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     12432727                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12432727                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1857472                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1857473                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 107172271116                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 107172271116                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     14290199                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14290200                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.129982                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.129982                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 57697.920139                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57697.889076                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1849450                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1849450                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         8022                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8022                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   1091072502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1091072502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 136010.035153                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 136010.035153                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      8954267                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8954267                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       229607                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       229607                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   8832761708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8832761708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      9183874                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9183874                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.025001                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025001                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 38469.043662                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38469.043662                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       142372                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       142372                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        87235                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        87235                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   5144145372                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5144145372                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.009499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 58968.824119                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58968.824119                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       893445                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       893445                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      5135189                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      5135189                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6028634                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6028634                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.851800                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.851800                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      2544197                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      2544197                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 369671676282                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 369671676282                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.422019                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.422019                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 145299.941900                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 145299.941900                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.896731                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24919878                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2639439                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.441354                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052548000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.011505                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.885226                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000022                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999776                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        238661103                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       238661103                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      6511739                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6511766                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      6511739                       # number of overall hits
system.cpu1.icache.overall_hits::total        6511766                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5597397                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5597397                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5597397                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5597397                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      6511790                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6511819                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      6511790                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6511819                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 109752.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 105611.264151                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 109752.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 105611.264151                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5281047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5281047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5281047                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5281047                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 107776.469388                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 107776.469388                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 107776.469388                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 107776.469388                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      6511739                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6511766                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5597397                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5597397                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      6511790                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6511819                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 109752.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 105611.264151                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5281047                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5281047                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 107776.469388                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 107776.469388                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           50.993968                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6511817                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         127682.686275                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    48.993968                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.095691                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.099598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         52094603                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        52094603                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2552255                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      3436178                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       799174                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         87235                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        87235                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2552271                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7917821                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7917923                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    337815424                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           337818688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1596425                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              102171200                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4235931                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000052                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.007223                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4235710     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 221      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4235931                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3515242572                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization          11.2                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2636798562                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          8.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1039129                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1039129                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1039129                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1039129                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1600325                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1600377                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1600325                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1600377                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      5248413                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 368767764765                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 368773013178                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      5248413                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 368767764765                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 368773013178                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2639454                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2639506                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2639454                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2639506                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.606309                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.606317                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.606309                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.606317                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 107110.469388                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 230433.046266                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 230428.838441                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 107110.469388                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 230433.046266                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 230428.838441                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1596425                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1596425                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1600325                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1600374                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1600325                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1600374                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      5232096                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 368234861868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 368240093964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      5232096                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 368234861868                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 368240093964                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606309                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.606316                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606309                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.606316                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 106777.469388                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 230100.049595                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 230096.273724                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 106777.469388                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 230100.049595                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 230096.273724                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1596425                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2239032                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2239032                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2239032                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2239032                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       399895                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       399895                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       399895                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       399895                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        39682                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        39682                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        47553                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        47553                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   4885076367                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   4885076367                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        87235                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        87235                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.545114                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.545114                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 102729.088953                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 102729.088953                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        47553                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        47553                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4869241218                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   4869241218                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.545114                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.545114                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 102396.088953                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 102396.088953                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       999447                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       999447                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1552772                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1552824                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5248413                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 363882688398                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 363887936811                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2552219                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2552271                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.608401                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.608409                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 107110.469388                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 234343.927117                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 234339.459469                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1552772                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1552821                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5232096                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 363365620650                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 363370852746                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.608401                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608408                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 106777.469388                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 234010.930549                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 234006.915637                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4092.632680                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5278417                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1600521                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.297937                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.938923                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003121                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.001466                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.069624                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4091.619547                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000229                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000017                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.998931                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.999178                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3584                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        86055449                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       86055449                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052548333                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  31478763060                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31192.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31192.numOps                      0                       # Number of Ops committed
system.cpu1.thread31192.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42680359                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42680361                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42963771                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42963773                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7504709                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7504711                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7562757                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7562759                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  41568014654                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41568014654                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  41568014654                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41568014654                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50185068                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50185072                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526528                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526532                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149541                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149541                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149679                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149679                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  5538.924248                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  5538.922772                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  5496.410192                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5496.408738                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        68923                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            211                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   326.649289                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529397                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529397                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4988993                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4988993                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4988993                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4988993                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515716                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515716                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529908                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529908                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  18081023489                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  18081023489                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  21431887604                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  21431887604                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7187.227608                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7187.227608                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  8471.409871                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8471.409871                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529397                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42280606                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42280608                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7487973                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7487975                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  38044301616                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38044301616                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768579                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768583                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150456                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150456                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  5080.720993                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5080.719636                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4988989                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4988989                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498984                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498984                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  14563353402                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14563353402                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  5827.709742                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5827.709742                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3523713038                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3523713038                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040184                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040184                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 210546.907146                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 210546.907146                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16732                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16732                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3517670087                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3517670087                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 210236.079787                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 210236.079787                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       283412                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       283412                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        58048                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        58048                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341460                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341460                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.169999                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.169999                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14192                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14192                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3350864115                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3350864115                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 236109.365488                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 236109.365488                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.662921                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45493683                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529909                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.982340                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052540008                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.002733                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.660188                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000005                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999336                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999342                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406742165                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406742165                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356485                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356503                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356485                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356503                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          211                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           213                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          211                       # number of overall misses
system.cpu2.icache.overall_misses::total          213                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     40011282                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     40011282                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     40011282                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     40011282                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356696                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356716                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356696                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356716                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 189626.928910                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 187846.394366                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 189626.928910                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 187846.394366                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           21                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     35784846                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     35784846                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     35784846                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     35784846                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 188341.294737                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 188341.294737                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 188341.294737                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 188341.294737                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356485                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356503                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          211                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          213                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     40011282                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     40011282                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356696                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356716                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 189626.928910                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 187846.394366                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     35784846                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     35784846                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 188341.294737                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 188341.294737                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          130.200374                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356695                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106024.453125                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   128.200374                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.250391                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.254298                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162853920                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162853920                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513370                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        70001                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2503089                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16731                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16731                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513370                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589217                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589600                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323795584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323807808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43694                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2796416                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573795                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000085                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009203                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573577     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 218      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573795                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369390237                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          10.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527377426                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          8.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482332                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482332                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482332                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482332                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47575                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47768                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47575                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47768                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     35654976                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  10574135613                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  10609790589                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     35654976                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  10574135613                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  10609790589                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529907                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530100                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529907                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530100                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018805                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018880                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018805                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018880                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 188650.666667                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 222262.440631                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 222110.839663                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 188650.666667                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 222262.440631                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 222110.839663                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43693                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43693                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47575                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47764                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47575                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47764                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     35592039                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  10558293138                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  10593885177                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     35592039                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  10558293138                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  10593885177                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018805                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018878                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018805                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018878                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 188317.666667                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 221929.440631                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 221796.440353                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 188317.666667                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 221929.440631                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 221796.440353                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43693                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        54247                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        54247                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        54247                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        54247                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2475149                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2475149                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2475149                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2475149                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15245                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15245                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3500447382                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3500447382                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.911183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.911183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 229612.816136                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 229612.816136                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15245                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15245                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3495370797                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3495370797                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.911183                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.911183                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 229279.816136                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 229279.816136                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480846                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480846                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32330                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32523                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     35654976                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7073688231                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   7109343207                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513176                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513369                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012864                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012940                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 188650.666667                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 218796.419146                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 218594.324232                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32330                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32519                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     35592039                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7062922341                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   7098514380                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012864                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012938                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 188317.666667                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 218463.419146                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 218288.212430                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3929.521750                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059496                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47789                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          105.871560                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.547217                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.350752                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.491616                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    11.553371                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3914.578794                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000622                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000086                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000120                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002821                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.955708                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.959356                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          494                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2667                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80999741                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80999741                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052548333                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  31478763060                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31192.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31192.numOps                      0                       # Number of Ops committed
system.cpu2.thread31192.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    110525831                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       110525835                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    110526911                       # number of overall hits
system.cpu3.dcache.overall_hits::total      110526915                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3244412                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3244417                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3266289                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3266294                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  15679101204                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15679101204                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  15679101204                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15679101204                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            9                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    113770243                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    113770252                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            9                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    113793200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    113793209                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.555556                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.028517                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028517                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.555556                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.028704                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028704                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  4832.648013                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4832.640565                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  4800.279829                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4800.272481                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1639247                       # number of writebacks
system.cpu3.dcache.writebacks::total          1639247                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1611943                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1611943                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1611943                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1611943                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1632469                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1632469                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1639762                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1639762                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   7497505656                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7497505656                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   7529358438                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7529358438                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.014349                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014349                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.014410                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014410                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  4592.739988                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4592.739988                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  4591.738580                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4591.738580                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1639247                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     72665107                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72665107                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2919265                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2919269                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  14044818123                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14044818123                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     75584372                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     75584376                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038623                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038623                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  4811.080228                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4811.073636                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1605492                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1605492                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1313773                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1313773                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   5988312693                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5988312693                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017382                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017382                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  4558.103031                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4558.103031                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            4                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     37860724                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37860728                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       325147                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       325148                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1634283081                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1634283081                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     38185871                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     38185876                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.200000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.008515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5026.289897                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5026.274438                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         6451                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6451                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       318696                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       318696                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1509192963                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1509192963                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.008346                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008346                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4735.525275                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4735.525275                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1080                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1080                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        21877                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        21877                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        22957                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        22957                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.952956                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.952956                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7293                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7293                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     31852782                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     31852782                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.317681                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.317681                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4367.582888                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4367.582888                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          507.033397                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          112166683                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1639759                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.404371                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052539342                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.999999                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   502.033398                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.009766                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.980534                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990300                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        911985431                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       911985431                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          5                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           14                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     43025560                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        43025574                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           14                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     43025560                       # number of overall hits
system.cpu3.icache.overall_hits::total       43025574                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          659                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           663                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          659                       # number of overall misses
system.cpu3.icache.overall_misses::total          663                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     67545387                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     67545387                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     67545387                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     67545387                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     43026219                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     43026237                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     43026219                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     43026237                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.222222                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.222222                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 102496.793627                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 101878.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 102496.793627                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 101878.411765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          140                       # number of writebacks
system.cpu3.icache.writebacks::total              140                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           71                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          588                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          588                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          588                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          588                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     59473467                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59473467                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     59473467                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     59473467                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 101145.352041                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 101145.352041                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 101145.352041                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 101145.352041                       # average overall mshr miss latency
system.cpu3.icache.replacements                   140                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           14                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     43025560                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       43025574                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            4                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          659                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          663                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     67545387                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     67545387                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     43026219                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     43026237                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 102496.793627                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 101878.411765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          588                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          588                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     59473467                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59473467                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 101145.352041                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 101145.352041                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          438.509330                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           43026166                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              592                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         72679.334459                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     4.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   434.509331                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.007812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.848651                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.856464                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        344210488                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       344210488                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1321662                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       446166                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1193221                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        318689                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       318689                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1321662                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1316                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4918781                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            4920097                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        46336                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    209856384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           209902720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            8                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                    512                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1640359                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003153                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.056063                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1635187     99.68%     99.68% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5172      0.32%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1640359                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2183984163                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         589072                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1638116910                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          127                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1638839                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1638966                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          127                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1638839                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1638966                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          453                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          915                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1377                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          453                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          915                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1377                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     58588686                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data    152806041                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    211394727                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     58588686                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data    152806041                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    211394727                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          580                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1639754                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1640343                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          580                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1639754                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1640343                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.781034                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.000558                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.000839                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.781034                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.000558                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.000839                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 129334.847682                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 167001.137705                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 153518.320261                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 129334.847682                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 167001.137705                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 153518.320261                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          449                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          915                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1364                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          449                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          915                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1364                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     57452157                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data    152501346                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    209953503                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     57452157                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data    152501346                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    209953503                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.774138                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.000558                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.000832                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.774138                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.000558                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.000832                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 127955.806236                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 166668.137705                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 153924.855572                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 127955.806236                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 166668.137705                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 153924.855572                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       446166                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       446166                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       446166                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       446166                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1193167                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1193167                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1193167                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1193167                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            8                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       318312                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       318312                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          376                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          377                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     79521732                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     79521732                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       318688                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       318689                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.001180                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.001183                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 211493.968085                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 210932.976127                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          376                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          376                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     79396524                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     79396524                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.001180                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.001180                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 211160.968085                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 211160.968085                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          127                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1320527                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1320654                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          453                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          539                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1000                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     58588686                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     73284309                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    131872995                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          580                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1321066                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1321654                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.781034                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000408                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.000757                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 129334.847682                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 135963.467532                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 131872.995000                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_hits::.switch_cpus3.inst            4                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          449                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          539                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          988                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     57452157                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     73104822                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    130556979                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.774138                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000408                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000748                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 127955.806236                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 135630.467532                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 132142.691296                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1195.361362                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3279680                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1373                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs         2388.696286                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     4.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.999999                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   445.467906                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   740.893458                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000977                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.108757                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.180882                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.291836                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1373                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1268                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.335205                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        52476317                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       52476317                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052548333                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  31478763060                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1635944                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       2383905                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        468969                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            447174                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              63433                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             63433                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1635960                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       145324                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      4796942                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       139017                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         2746                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5084029                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      6108736                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    204580160                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5839808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        87872                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                216616576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1614791                       # Total snoops (count)
system.l3bus.snoopTraffic                    74727488                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3347742                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3347742    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3347742                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1714490585                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            33212754                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          1065869968                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               3.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            31812153                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy              908424                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data         3648                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         1282                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                4930                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data         3648                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         1282                       # number of overall hits
system.l3cache.overall_hits::total               4930                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          177                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        46044                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1600325                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        46293                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          449                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          915                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1694463                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          177                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        46044                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1600325                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        46293                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          449                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          915                       # number of overall misses
system.l3cache.overall_misses::total          1694463                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     33344284                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   9538670034                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      5036292                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 361742861095                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     34827468                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  10347814686                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     55649961                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data    148825357                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 381907029177                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     33344284                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   9538670034                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      5036292                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 361742861095                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     34827468                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  10347814686                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     55649961                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data    148825357                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 381907029177                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          177                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        49692                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1600325                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47575                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          449                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          915                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1699393                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          177                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        49692                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1600325                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47575                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          449                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          915                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1699393                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.926588                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.973053                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.997099                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.926588                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.973053                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.997099                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 188385.785311                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 207164.234949                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 102781.469388                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 226043.373124                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 184272.317460                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 223528.712462                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 123942.006682                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 162650.663388                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 225385.286770                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 188385.785311                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 207164.234949                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 102781.469388                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 226043.373124                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 184272.317460                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 223528.712462                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 123942.006682                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 162650.663388                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 225385.286770                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1167617                       # number of writebacks
system.l3cache.writebacks::total              1167617                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          177                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        46044                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1600325                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        46293                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          449                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          915                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1694441                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          177                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        46044                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1600325                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        46293                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          449                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          915                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1694441                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     32165464                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   9232016994                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      4709952                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 351084803155                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     33568728                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10039503306                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     52659621                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data    142731457                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 370622158677                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     32165464                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   9232016994                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      4709952                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 351084803155                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     33568728                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10039503306                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     52659621                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data    142731457                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 370622158677                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.926588                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.973053                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.997086                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.926588                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.973053                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.997086                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 181725.785311                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 200504.234949                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 96121.469388                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 219383.439711                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 177612.317460                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 216868.712462                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 117282.006682                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 155990.663388                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 218728.275978                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 181725.785311                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 200504.234949                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 96121.469388                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 219383.439711                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 177612.317460                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 216868.712462                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 117282.006682                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 155990.663388                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 218728.275978                       # average overall mshr miss latency
system.l3cache.replacements                   1614791                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1216288                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1216288                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1216288                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1216288                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       468969                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       468969                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       468969                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       468969                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data          118                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          872                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              990                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          140                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        47553                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        14373                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          376                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          62443                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     30650980                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4679158131                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   3421732797                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     77881705                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   8209423613                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          258                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        47553                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15245                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          376                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        63433                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.542636                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.942801                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.984393                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 218935.571429                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 98398.799886                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 238066.708203                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 207132.194149                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 131470.679067                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          140                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        47553                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        14373                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          376                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        62442                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     29718580                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4362455151                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3326008617                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     75377545                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   7793559893                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.542636                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.942801                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.984377                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 212275.571429                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 91738.799886                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 231406.708203                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 200472.194149                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 124812.784552                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         3530                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data          410                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3940                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          177                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        45904                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      1552772                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        31920                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          449                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          539                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1632020                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     33344284                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   9508019054                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5036292                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 357063702964                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     34827468                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   6926081889                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     55649961                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     70943652                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 373697605564                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          177                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        49434                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1552772                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32330                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          449                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          539                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1635960                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.928592                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.987318                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.997592                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 188385.785311                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 207128.334219                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 102781.469388                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 229952.435363                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 184272.317460                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 216982.515320                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 123942.006682                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 131620.875696                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 228978.569848                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          177                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        45904                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1552772                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        31920                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          449                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          539                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1631999                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     32165464                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   9202298414                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      4709952                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 346722348004                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     33568728                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6713494689                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     52659621                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     67353912                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 362828598784                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.928592                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.987318                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.997579                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 181725.785311                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 200468.334219                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 96121.469388                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 223292.503989                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 177612.317460                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 210322.515320                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 117282.006682                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 124960.875696                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 222321.581560                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64620.626487                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1690187                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1685257                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.002925                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719088335843                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64620.626487                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.986033                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.986033                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65536                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          537                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4949                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        51465                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         8585                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             55839673                       # Number of tag accesses
system.l3cache.tags.data_accesses            55839673                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1167617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     46043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1600323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     46293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000023750782                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        72939                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        72940                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2409439                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1117972                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1694439                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1167617                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1694439                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1167617                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      11.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      67.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1694439                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1167617                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   84152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   84020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   94864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  108663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  130583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  150225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  149498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  134648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  129146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  121416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 118241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 103978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  86225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  67773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  52616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  44534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  26548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  38609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  53920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  71408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  90233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 110211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 126182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 125380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  64104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  54344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  45353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  36327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  28522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  22812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  18141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  14550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  11940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  10147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   8504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   6589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   5901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   5439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   4866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   4317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   4049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   3908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   3799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   3691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   3378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   3381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   3314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   3303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   3450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   3422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   3679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   4032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   4303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  4720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  4907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  4982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  5146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  5258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  5009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  4956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  5142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  5032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                   775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                    62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        72940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.230381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.222577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    261.522333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        72939    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-71679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72940                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.142654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            72679     99.64%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      0.14%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              101      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72939                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               108444096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             74727488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3444.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2373.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31478689800                       # Total gap between requests
system.mem_ctrls.avgGap                      10998.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        11328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2946752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    102419776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2962752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        28736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        58560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     74723392                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 359861.544227693637                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 93610763.168789252639                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 99622.687385067722                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 3253613943.398170471191                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 384258.937056689814                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 94119042.186060011387                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 912869.115018273704                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1860301.203210958512                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2373770765.806081295013                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          177                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        46044                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1600323                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        46293                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          449                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          915                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1167617                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     25509442                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   7503539299                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      2874347                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 290869297609                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     26480996                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   8300958546                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     35832189                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    108425876                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2102644832841                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    144121.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    162964.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     58660.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    181756.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    140111.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    179313.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     79804.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    118498.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1800800.12                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        11328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2946816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    102419776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2962752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        28736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        58560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     108444608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        11328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        56000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     74727488                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     74727488                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          177                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        46044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1600309                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        46293                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          449                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          915                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1694447                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1167617                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1167617                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         6099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         8132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        10166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       359862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     93612796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        99623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   3253613943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       384259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     94119042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       912869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data      1860301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3445007424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         8132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       359862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        99623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       384259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       912869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1778977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2373900885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2373900885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2373900885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         6099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         8132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        10166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       359862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     93612796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        99623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   3253613943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       384259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     94119042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       912869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data      1860301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5818908309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1694424                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1167553                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        52755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        53203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        53161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        54054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        52791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        53044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        52954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        52038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        52862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        53191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        53424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        52721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        52424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        52667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        52681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        52427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        53190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        52784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        53007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        53903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        52788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        52141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        52540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        53368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        53818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        53218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        52609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        53377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        52624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        52674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        53035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        52951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        36184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        36975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        36578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        37259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        36279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        36382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        36250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        36014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        36498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        36963                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        36777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        36443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        36108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        36237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        36249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        35888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        36820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        36414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        36472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        37382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        36639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        35678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        36177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        36713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        36873                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        36582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        36181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        37074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        36375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        36190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        36643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        36256                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            277234053696                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5645820768                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       306872918304                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               163615.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          181107.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1323474                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             578082                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           49.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       960403                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   190.711941                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.200230                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   240.187376                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       508070     52.90%     52.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       254983     26.55%     79.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        73744      7.68%     87.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        29361      3.06%     90.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        18779      1.96%     92.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        13151      1.37%     93.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9347      0.97%     94.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7619      0.79%     95.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        45349      4.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       960403                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             108443136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           74723392                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3444.960662                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2373.770766                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   30.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              12.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    2995311795.840007                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3982158143.342390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   7127284137.523196                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4388216970.816000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11221558780.318937                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 26550942677.078632                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 148564614.374394                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  56414037119.294479                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1792.129459                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2835000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28643690133                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1632004                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1167617                       # Transaction distribution
system.membus.trans_dist::CleanEvict           447173                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62443                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62443                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1632018                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      5003699                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      5003699                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5003699                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    183172096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    183172096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               183172096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1694462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1694462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1694462                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2657255754                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3101693720                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       22490165                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     14801781                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         5478                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4759375                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4759040                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.992961                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2363936                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2364048                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2362924                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         1124                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           86                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       194127                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         5062                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     94451683                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.757886                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.682272                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     35882471     37.99%     37.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      9668338     10.24%     48.23% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1805828      1.91%     50.14% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      3595101      3.81%     53.94% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2350708      2.49%     56.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1443275      1.53%     57.96% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       641404      0.68%     58.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2110778      2.23%     60.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     36953780     39.12%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     94451683                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    223773707                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     354938614                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           99189306                       # Number of memory references committed
system.switch_cpus0.commit.loads             74372692                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22460052                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         166929967                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          252323753                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2362634                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         3432      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    173179756     48.79%     48.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       597548      0.17%     48.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     48.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      8854646      2.49%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      5904626      1.66%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      4133446      1.16%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     24765626      6.98%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      4128953      1.16%     62.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2947921      0.83%     63.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     30057192      8.47%     71.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt      1176162      0.33%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     28355489      7.99%     80.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     10647503      3.00%     83.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     46017203     12.96%     96.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     14169111      3.99%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    354938614                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     36953780                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         4687696                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     42118561                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         38925859                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      8742126                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          6666                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      4754588                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          427                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     355226859                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2023                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           74406684                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           24822737                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                29847                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  525                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        27077                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             224077982                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           22490165                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      9485900                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             94446755                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          14164                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         26023831                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     94480914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.761546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.603492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37237041     39.41%     39.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3653830      3.87%     43.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         3489864      3.69%     46.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         6751640      7.15%     54.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2298995      2.43%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2324905      2.46%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1848072      1.96%     60.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2415617      2.56%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        34460950     36.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     94480914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.237914                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.370422                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           26023831                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   12                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            8175269                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          48946                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         1788                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         14644                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  31478773383                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          6666                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8846144                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       24473416                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         43450119                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     17704563                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     355189266                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       518797                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5253167                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       9048887                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         53146                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    371258862                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          887589511                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       369088434                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        263676675                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    370978447                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          280322                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         45935334                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               412630644                       # The number of ROB reads
system.switch_cpus0.rob.writes              710294942                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        223773707                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          354938614                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups         474780                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       474768                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         1619                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       165950                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         165948                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998795                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts        70492                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         1618                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     94512291                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.868525                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.238747                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     76388404     80.82%     80.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      5245394      5.55%     86.37% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2206673      2.33%     88.71% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      1388218      1.47%     90.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       914065      0.97%     91.14% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       436794      0.46%     91.61% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       385474      0.41%     92.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       268328      0.28%     92.30% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      7278941      7.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     94512291                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     74668246                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      82086292                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           32212454                       # Number of memory references committed
system.switch_cpus1.commit.loads             23028570                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            473527                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          71058994                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           37076005                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     11930010     14.53%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23350035     28.45%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       460854      0.56%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14132939     17.22%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      6163747      7.51%     68.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     16864823     20.55%     88.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      9183884     11.19%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     82086292                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      7278941                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1315095                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     82731223                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles          7633046                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2840936                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          1896                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       164785                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts      82168489                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts            6                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           23070122                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            9185037                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                24499                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  524                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles         7216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              74822100                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches             474780                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       165955                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             94513157                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles           3794                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines          6511790                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            8                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     94522270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.870181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.277910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        80824982     85.51%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1          736265      0.78%     86.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          581197      0.61%     86.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3          790882      0.84%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1475592      1.56%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1854044      1.96%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         1153143      1.22%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7          960622      1.02%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8         6145543      6.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     94522270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.005022                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.791510                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses            6511790                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            2751263                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          44867                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          599                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         12854                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       1232102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  31478773383                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          1896                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2556690                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       27645630                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles          9193863                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     55124117                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts      82160957                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       5385522                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      44927472                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       7725385                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands     73759811                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          249665250                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups        75033797                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        137192019                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps     73695845                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps           63922                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         15012908                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               169390134                       # The number of ROB reads
system.switch_cpus1.rob.writes              164323599                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         74668246                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           82086292                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876527                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683490                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117264                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251550                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251357                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998117                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14378                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7797                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7579                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          218                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7123751                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117199                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     93471450                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.526896                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.454703                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     16153519     17.28%     17.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19350364     20.70%     37.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       104160      0.11%     38.10% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9702796     10.38%     48.48% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       154646      0.17%     48.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       340964      0.36%     49.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21796      0.02%     49.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9131385      9.77%     58.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38511820     41.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     93471450                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135507                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821149                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404660                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133346                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081284                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737083                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212942017     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956145      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952007      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454303     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950626      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795580      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609080      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135507                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38511820                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6887581                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     32869420                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40804245                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13733352                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174351                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144560                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434232179                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          330                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50264299                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292172                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157476                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258431400                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876527                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273314                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             94142670                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348832                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356696                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     94468951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.659223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.580487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        24144788     25.56%     25.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9187403      9.73%     35.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          792124      0.84%     36.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985084      8.45%     44.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1709316      1.81%     46.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          996939      1.06%     47.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          945933      1.00%     48.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1731457      1.83%     50.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46975907     49.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     94468951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.316051                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.733832                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356696                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153919                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2032690                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888962                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           211                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  31478773383                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174351                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13363887                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        4229617                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          900                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48019783                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     28680411                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432900863                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13718                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12310443                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         55717                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      10986292                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508898788                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025815155                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381687569                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365807048                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241899                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8656724                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69010859                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               484476536                       # The number of ROB reads
system.switch_cpus2.rob.writes              861516148                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135507                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       49825500                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     31059024                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       989817                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     21264278                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       20845528                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.030735                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        7860007                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           35                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2733132                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2548666                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       184466                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted       114863                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     50012396                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       930954                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     87719816                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.856577                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.283733                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     15248469     17.38%     17.38% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      6903975      7.87%     25.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4821555      5.50%     30.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9618921     10.97%     41.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3053720      3.48%     45.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2144962      2.45%     47.64% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3240972      3.69%     51.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3269231      3.73%     55.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     39418011     44.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     87719816                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    236423459                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     426018075                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          124986712                       # Number of memory references committed
system.switch_cpus3.commit.loads             86800833                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          41866477                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          88680454                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          374259050                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6559469                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2282200      0.54%      0.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    254071671     59.64%     60.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       892988      0.21%     60.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       966798      0.23%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      2780314      0.65%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        76054      0.02%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     16251691      3.81%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp        58337      0.01%     65.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      7018555      1.65%     66.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       563208      0.13%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     16039008      3.76%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt        30539      0.01%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     53579953     12.58%     83.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     32270849      7.57%     90.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     33220880      7.80%     98.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      5915030      1.39%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    426018075                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     39418011                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5637018                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     14454711                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         67625632                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5763725                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        945314                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     20218564                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        59370                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     494146899                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       343475                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           93235831                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           40330125                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               609435                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               102971                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       943339                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             279165095                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           49825500                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     31254201                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             92478886                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2008354                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         43026219                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          288                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     94426402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.360120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.946975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        11079286     11.73%     11.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3970799      4.21%     15.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6265656      6.64%     22.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4103683      4.35%     26.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11413825     12.09%     39.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3086926      3.27%     42.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8048650      8.52%     50.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3718776      3.94%     54.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        42738801     45.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     94426402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.527082                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.953165                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           43026219                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   56                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750531311393                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           17359752                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       10736192                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         5613                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        16340                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       4686459                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        57112                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  31478773383                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        945314                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8464046                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        6281408                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         70474877                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      8260754                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     487987849                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        36116                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2227944                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1716360                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       2892431                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    493711324                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1285735637                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       682583617                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        149337846                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    430488409                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        63222818                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         21786682                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               524332276                       # The number of ROB reads
system.switch_cpus3.rob.writes              958768612                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        236423459                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          426018075                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
