

================================================================
== Vitis HLS Report for 'fuse_9x9_1x1_Pipeline_acc1'
================================================================
* Date:           Tue Oct 21 14:52:40 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- acc1    |       27|       27|         4|          3|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      26|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      49|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|      42|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      42|     158|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_9_4_32_1_1_U349  |mux_9_4_32_1_1  |        0|   0|  0|  49|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  49|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln126_fu_150_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln126_fu_144_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|           9|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |acc1_1_fu_52                    |   9|          2|   32|         64|
    |ap_NS_fsm                       |  20|          4|    1|          4|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc1_1_load_1  |   9|          2|   32|         64|
    |i_fu_56                         |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  83|         18|   73|        148|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |acc1_1_fu_52                 |  32|   0|   32|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_56                      |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  42|   0|   42|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|grp_fu_3060_p_din0    |  out|   32|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|grp_fu_3060_p_din1    |  out|   32|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|grp_fu_3060_p_opcode  |  out|    2|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|grp_fu_3060_p_dout0   |   in|   32|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|grp_fu_3060_p_ce      |  out|    1|  ap_ctrl_hs|  fuse_9x9_1x1_Pipeline_acc1|  return value|
|acc1                  |   in|   32|     ap_none|                        acc1|        scalar|
|add5129_i_i_reload    |   in|   32|     ap_none|          add5129_i_i_reload|        scalar|
|add51_130_i_i_reload  |   in|   32|     ap_none|        add51_130_i_i_reload|        scalar|
|add51_231_i_i_reload  |   in|   32|     ap_none|        add51_231_i_i_reload|        scalar|
|add51_332_i_i_reload  |   in|   32|     ap_none|        add51_332_i_i_reload|        scalar|
|add51_433_i_i_reload  |   in|   32|     ap_none|        add51_433_i_i_reload|        scalar|
|add51_534_i_i_reload  |   in|   32|     ap_none|        add51_534_i_i_reload|        scalar|
|add51_635_i_i_reload  |   in|   32|     ap_none|        add51_635_i_i_reload|        scalar|
|add51_736_i_i_reload  |   in|   32|     ap_none|        add51_736_i_i_reload|        scalar|
|add51_837_i_i_reload  |   in|   32|     ap_none|        add51_837_i_i_reload|        scalar|
|acc1_2_out            |  out|   32|      ap_vld|                  acc1_2_out|       pointer|
|acc1_2_out_ap_vld     |  out|    1|      ap_vld|                  acc1_2_out|       pointer|
+----------------------+-----+-----+------------+----------------------------+--------------+

