vhdl xil_defaultlib  \
"../../../bd/ultrasoon_test/ip/ultrasoon_test_clk_divider_0_0/sim/ultrasoon_test_clk_divider_0_0.vhd" \
"../../../bd/ultrasoon_test/ip/ultrasoon_test_seven_segment_contro_0_0/sim/ultrasoon_test_seven_segment_contro_0_0.vhd" \
"../../../bd/ultrasoon_test/ip/ultrasoon_test_controller_ultrasoni_0_0/sim/ultrasoon_test_controller_ultrasoni_0_0.vhd" \
"../../../bd/ultrasoon_test/ip/ultrasoon_test_system_ila_0_1/bd_0/sim/bd_d804.vhd" \
"../../../bd/ultrasoon_test/ip/ultrasoon_test_system_ila_0_1/bd_0/ip/ip_0/sim/bd_d804_ila_lib_0.vhd" \
"../../../bd/ultrasoon_test/ip/ultrasoon_test_system_ila_0_1/sim/ultrasoon_test_system_ila_0_1.vhd" \
"../../../bd/ultrasoon_test/sim/ultrasoon_test.vhd" \

# Do not sort compile order
nosort
