# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model oehb
.inputs clk rst ins[0] ins[1] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs_valid
.names $false
.names $true
1
.names $undef
.latch $0\dataReg[1:0][0] dataReg[0] re clk 0
.latch $0\dataReg[1:0][1] dataReg[1] re clk 0
.names dataReg[0] ins[0] regEn $procmux$17_Y[0]
1-0 1
-11 1
.names dataReg[1] ins[1] regEn $procmux$17_Y[1]
1-0 1
-11 1
.names $procmux$17_Y[0] $false rst $0\dataReg[1:0][0]
1-0 1
-11 1
.names $procmux$17_Y[1] $false rst $0\dataReg[1:0][1]
1-0 1
-11 1
.names control.ins_ready ins_valid regEn
11 1
.latch $flatten\control.$0\outputValid[0:0] control.outputValid re clk 0
.names $flatten\control.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$10_Y $false rst $flatten\control.$0\outputValid[0:0]
1-0 1
-11 1
.names outs_ready $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$8_Y
0 1
.names control.outputValid $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:23$11_Y
0 1
.names $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$8_Y control.outputValid $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$9_Y
11 1
.names ins_valid $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$9_Y $flatten\control.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$10_Y
1- 1
-1 1
.names $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:23$11_Y outs_ready control.ins_ready
1- 1
-1 1
.names rst control.rst
1 1
.names control.outputValid control.outs_valid
1 1
.names outs_ready control.outs_ready
1 1
.names ins_valid control.ins_valid
1 1
.names clk control.clk
1 1
.names control.ins_ready inputReady
1 1
.names control.ins_ready ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names control.outputValid outs_valid
1 1
.end
