{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685920187307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685920187307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 00:09:47 2023 " "Processing started: Mon Jun 05 00:09:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685920187307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920187307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LSD_Projeto -c LSD_Projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off LSD_Projeto -c LSD_Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920187307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685920187599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685920187600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/ProjetoLSD_verFinal/Bin2BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194313 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/ProjetoLSD_verFinal/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/ProjetoLSD_verFinal/TimerAuxFSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194314 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/ProjetoLSD_verFinal/TimerAuxFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Behavioral " "Found design unit 1: Reg-Behavioral" {  } { { "Reg.vhd" "" { Text "C:/ProjetoLSD_verFinal/Reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194316 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/ProjetoLSD_verFinal/Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paotop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paotop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PaoTop-Shell " "Found design unit 1: PaoTop-Shell" {  } { { "PaoTop.vhd" "" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194317 ""} { "Info" "ISGN_ENTITY_NAME" "1 PaoTop " "Found entity 1: PaoTop" {  } { { "PaoTop.vhd" "" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinadepao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquinadepao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaquinaDePao-Behavioral " "Found design unit 1: MaquinaDePao-Behavioral" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194318 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaquinaDePao " "Found entity 1: MaquinaDePao" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/ProjetoLSD_verFinal/ClkDividerN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194320 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/ProjetoLSD_verFinal/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/ProjetoLSD_verFinal/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194321 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/ProjetoLSD_verFinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinadepao_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquinadepao_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaquinaDePao_tb-Behavioral " "Found design unit 1: MaquinaDePao_tb-Behavioral" {  } { { "MaquinaDePao_tb.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194322 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaquinaDePao_tb " "Found entity 1: MaquinaDePao_tb" {  } { { "MaquinaDePao_tb.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PaoTop " "Elaborating entity \"PaoTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685920194355 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_startStop PaoTop.vhd(21) " "VHDL Signal Declaration warning at PaoTop.vhd(21): used implicit default value for signal \"s_startStop\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PaoTop.vhd" "" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685920194355 "|PaoTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:clkDivider A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"ClkDividerN:clkDivider\"" {  } { { "PaoTop.vhd" "clkDivider" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685920194355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MaquinaDePao MaquinaDePao:maquina_pao_fsm A:behavioral " "Elaborating entity \"MaquinaDePao\" using architecture \"A:behavioral\" for hierarchy \"MaquinaDePao:maquina_pao_fsm\"" {  } { { "PaoTop.vhd" "maquina_pao_fsm" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685920194357 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clken MaquinaDePao.vhd(43) " "VHDL Process Statement warning at MaquinaDePao.vhd(43): signal \"clken\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685920194357 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_total MaquinaDePao.vhd(61) " "VHDL Process Statement warning at MaquinaDePao.vhd(61): signal \"time_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685920194357 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop MaquinaDePao.vhd(62) " "VHDL Process Statement warning at MaquinaDePao.vhd(62): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685920194357 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_amassar MaquinaDePao.vhd(71) " "VHDL Process Statement warning at MaquinaDePao.vhd(71): signal \"time_amassar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685920194357 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_levedura MaquinaDePao.vhd(95) " "VHDL Process Statement warning at MaquinaDePao.vhd(95): signal \"time_levedura\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_cozedura MaquinaDePao.vhd(118) " "VHDL Process Statement warning at MaquinaDePao.vhd(118): signal \"time_cozedura\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_extra MaquinaDePao.vhd(141) " "VHDL Process Statement warning at MaquinaDePao.vhd(141): signal \"time_extra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledr0 MaquinaDePao.vhd(52) " "VHDL Process Statement warning at MaquinaDePao.vhd(52): inferring latch(es) for signal or variable \"ledr0\", which holds its previous value in one or more paths through the process" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledg0 MaquinaDePao.vhd(52) " "VHDL Process Statement warning at MaquinaDePao.vhd(52): inferring latch(es) for signal or variable \"ledg0\", which holds its previous value in one or more paths through the process" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledg1 MaquinaDePao.vhd(52) " "VHDL Process Statement warning at MaquinaDePao.vhd(52): inferring latch(es) for signal or variable \"ledg1\", which holds its previous value in one or more paths through the process" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledg2 MaquinaDePao.vhd(52) " "VHDL Process Statement warning at MaquinaDePao.vhd(52): inferring latch(es) for signal or variable \"ledg2\", which holds its previous value in one or more paths through the process" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "timeVal MaquinaDePao.vhd(52) " "VHDL Process Statement warning at MaquinaDePao.vhd(52): inferring latch(es) for signal or variable \"timeVal\", which holds its previous value in one or more paths through the process" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[0\] MaquinaDePao.vhd(52) " "Inferred latch for \"timeVal\[0\]\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[1\] MaquinaDePao.vhd(52) " "Inferred latch for \"timeVal\[1\]\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[2\] MaquinaDePao.vhd(52) " "Inferred latch for \"timeVal\[2\]\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[3\] MaquinaDePao.vhd(52) " "Inferred latch for \"timeVal\[3\]\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[4\] MaquinaDePao.vhd(52) " "Inferred latch for \"timeVal\[4\]\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[5\] MaquinaDePao.vhd(52) " "Inferred latch for \"timeVal\[5\]\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[6\] MaquinaDePao.vhd(52) " "Inferred latch for \"timeVal\[6\]\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeVal\[7\] MaquinaDePao.vhd(52) " "Inferred latch for \"timeVal\[7\]\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg2 MaquinaDePao.vhd(52) " "Inferred latch for \"ledg2\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg1 MaquinaDePao.vhd(52) " "Inferred latch for \"ledg1\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg0 MaquinaDePao.vhd(52) " "Inferred latch for \"ledg0\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr0 MaquinaDePao.vhd(52) " "Inferred latch for \"ledr0\" at MaquinaDePao.vhd(52)" {  } { { "MaquinaDePao.vhd" "" { Text "C:/ProjetoLSD_verFinal/MaquinaDePao.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194358 "|PaoTop|MaquinaDePao:maquina_pao_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerAuxFSM TimerAuxFSM:timeraux_fsm A:behavioral " "Elaborating entity \"TimerAuxFSM\" using architecture \"A:behavioral\" for hierarchy \"TimerAuxFSM:timeraux_fsm\"" {  } { { "PaoTop.vhd" "timeraux_fsm" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685920194359 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkEn TimerAuxFSM.vhd(23) " "VHDL Process Statement warning at TimerAuxFSM.vhd(23): signal \"clkEn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/ProjetoLSD_verFinal/TimerAuxFSM.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685920194359 "|PaoTop|TimerAuxFSM:timer_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Reg Reg:reg A:behavioral " "Elaborating entity \"Reg\" using architecture \"A:behavioral\" for hierarchy \"Reg:reg\"" {  } { { "PaoTop.vhd" "reg" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685920194359 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "time_cozedura Reg.vhd(11) " "VHDL Signal Declaration warning at Reg.vhd(11): used implicit default value for signal \"time_cozedura\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Reg.vhd" "" { Text "C:/ProjetoLSD_verFinal/Reg.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685920194360 "|PaoTop|Reg:reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD Bin2BCD:bin2bcd A:behavioral " "Elaborating entity \"Bin2BCD\" using architecture \"A:behavioral\" for hierarchy \"Bin2BCD:bin2bcd\"" {  } { { "PaoTop.vhd" "bin2bcd" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685920194360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:displayR A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:displayR\"" {  } { { "PaoTop.vhd" "displayR" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 97 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685920194362 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2bcd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2bcd\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/ProjetoLSD_verFinal/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685920194575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2bcd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2bcd\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/ProjetoLSD_verFinal/Bin2BCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685920194575 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685920194575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:bin2bcd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Bin2BCD:bin2bcd\|lpm_divide:Mod0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/ProjetoLSD_verFinal/Bin2BCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685920194612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:bin2bcd\|lpm_divide:Mod0 " "Instantiated megafunction \"Bin2BCD:bin2bcd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685920194612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685920194612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685920194612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685920194612 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/ProjetoLSD_verFinal/Bin2BCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685920194612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/ProjetoLSD_verFinal/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/ProjetoLSD_verFinal/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/ProjetoLSD_verFinal/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/ProjetoLSD_verFinal/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/ProjetoLSD_verFinal/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:bin2bcd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin2BCD:bin2bcd\|lpm_divide:Div0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/ProjetoLSD_verFinal/Bin2BCD.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685920194748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:bin2bcd\|lpm_divide:Div0 " "Instantiated megafunction \"Bin2BCD:bin2bcd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685920194748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685920194748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685920194748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685920194748 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/ProjetoLSD_verFinal/Bin2BCD.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685920194748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/ProjetoLSD_verFinal/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685920194783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920194783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "PaoTop.vhd" "" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685920195002 "|PaoTop|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685920195002 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685920195067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685920195483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685920195483 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "PaoTop.vhd" "" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685920195516 "|PaoTop|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "PaoTop.vhd" "" { Text "C:/ProjetoLSD_verFinal/PaoTop.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685920195516 "|PaoTop|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685920195516 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685920195516 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685920195516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "278 " "Implemented 278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685920195516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685920195516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685920195527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 00:09:55 2023 " "Processing ended: Mon Jun 05 00:09:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685920195527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685920195527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685920195527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685920195527 ""}
