
adc_timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036a0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  080037ac  080037ac  000137ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800387c  0800387c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800387c  0800387c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800387c  0800387c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800387c  0800387c  0001387c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003880  08003880  00013880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003884  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  20000070  080038f4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  080038f4  0002016c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000af7d  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001db5  00000000  00000000  0002b016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc8  00000000  00000000  0002cdd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ad0  00000000  00000000  0002d998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a5b  00000000  00000000  0002e468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c9a4  00000000  00000000  00046ec3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e787  00000000  00000000  00053867  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e1fee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003804  00000000  00000000  000e2040  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003794 	.word	0x08003794

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003794 	.word	0x08003794

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fb9a 	bl	8000888 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f82e 	bl	80001b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f962 	bl	8000420 <MX_GPIO_Init>
  MX_ADC1_Init();
 800015c:	f000 f886 	bl	800026c <MX_ADC1_Init>
  MX_TIM2_Init();
 8000160:	f000 f8c2 	bl	80002e8 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000164:	f000 f90e 	bl	8000384 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  if(HAL_ADC_Start_IT(&hadc1) != HAL_OK)
 8000168:	480c      	ldr	r0, [pc, #48]	; (800019c <main+0x50>)
 800016a:	f000 fcc7 	bl	8000afc <HAL_ADC_Start_IT>
 800016e:	4603      	mov	r3, r0
 8000170:	2b00      	cmp	r3, #0
 8000172:	d001      	beq.n	8000178 <main+0x2c>
 	  Error_Handler();
 8000174:	f000 f9ba 	bl	80004ec <Error_Handler>

  HAL_TIM_Base_Start_IT(&htim4);
 8000178:	4809      	ldr	r0, [pc, #36]	; (80001a0 <main+0x54>)
 800017a:	f001 ff97 	bl	80020ac <HAL_TIM_Base_Start_IT>
   HAL_TIM_Base_Start_IT(&htim2);
 800017e:	4809      	ldr	r0, [pc, #36]	; (80001a4 <main+0x58>)
 8000180:	f001 ff94 	bl	80020ac <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 adc_val1=adc_val;
 8000184:	4b08      	ldr	r3, [pc, #32]	; (80001a8 <main+0x5c>)
 8000186:	681b      	ldr	r3, [r3, #0]
 8000188:	4a08      	ldr	r2, [pc, #32]	; (80001ac <main+0x60>)
 800018a:	6013      	str	r3, [r2, #0]
	  printf("Valor del ADC: %d\n", adc_val1);
 800018c:	4b07      	ldr	r3, [pc, #28]	; (80001ac <main+0x60>)
 800018e:	681b      	ldr	r3, [r3, #0]
 8000190:	4619      	mov	r1, r3
 8000192:	4807      	ldr	r0, [pc, #28]	; (80001b0 <main+0x64>)
 8000194:	f002 fb6a 	bl	800286c <iprintf>
  {
 8000198:	e7f4      	b.n	8000184 <main+0x38>
 800019a:	bf00      	nop
 800019c:	2000008c 	.word	0x2000008c
 80001a0:	20000104 	.word	0x20000104
 80001a4:	200000bc 	.word	0x200000bc
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	20000150 	.word	0x20000150
 80001b0:	080037ac 	.word	0x080037ac

080001b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b094      	sub	sp, #80	; 0x50
 80001b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001be:	2228      	movs	r2, #40	; 0x28
 80001c0:	2100      	movs	r1, #0
 80001c2:	4618      	mov	r0, r3
 80001c4:	f002 fb4a 	bl	800285c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001c8:	f107 0314 	add.w	r3, r7, #20
 80001cc:	2200      	movs	r2, #0
 80001ce:	601a      	str	r2, [r3, #0]
 80001d0:	605a      	str	r2, [r3, #4]
 80001d2:	609a      	str	r2, [r3, #8]
 80001d4:	60da      	str	r2, [r3, #12]
 80001d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001d8:	1d3b      	adds	r3, r7, #4
 80001da:	2200      	movs	r2, #0
 80001dc:	601a      	str	r2, [r3, #0]
 80001de:	605a      	str	r2, [r3, #4]
 80001e0:	609a      	str	r2, [r3, #8]
 80001e2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001e4:	2301      	movs	r3, #1
 80001e6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001ee:	2300      	movs	r3, #0
 80001f0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001f2:	2301      	movs	r3, #1
 80001f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001f6:	2302      	movs	r3, #2
 80001f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000200:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000204:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000206:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800020a:	4618      	mov	r0, r3
 800020c:	f001 fa6a 	bl	80016e4 <HAL_RCC_OscConfig>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d001      	beq.n	800021a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000216:	f000 f969 	bl	80004ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800021a:	230f      	movs	r3, #15
 800021c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800021e:	2302      	movs	r3, #2
 8000220:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000222:	2300      	movs	r3, #0
 8000224:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000226:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800022a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800022c:	2300      	movs	r3, #0
 800022e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000230:	f107 0314 	add.w	r3, r7, #20
 8000234:	2102      	movs	r1, #2
 8000236:	4618      	mov	r0, r3
 8000238:	f001 fcd6 	bl	8001be8 <HAL_RCC_ClockConfig>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d001      	beq.n	8000246 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000242:	f000 f953 	bl	80004ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000246:	2302      	movs	r3, #2
 8000248:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800024a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800024e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000250:	1d3b      	adds	r3, r7, #4
 8000252:	4618      	mov	r0, r3
 8000254:	f001 fe24 	bl	8001ea0 <HAL_RCCEx_PeriphCLKConfig>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d001      	beq.n	8000262 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800025e:	f000 f945 	bl	80004ec <Error_Handler>
  }
}
 8000262:	bf00      	nop
 8000264:	3750      	adds	r7, #80	; 0x50
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
	...

0800026c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b084      	sub	sp, #16
 8000270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000272:	1d3b      	adds	r3, r7, #4
 8000274:	2200      	movs	r2, #0
 8000276:	601a      	str	r2, [r3, #0]
 8000278:	605a      	str	r2, [r3, #4]
 800027a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800027c:	4b18      	ldr	r3, [pc, #96]	; (80002e0 <MX_ADC1_Init+0x74>)
 800027e:	4a19      	ldr	r2, [pc, #100]	; (80002e4 <MX_ADC1_Init+0x78>)
 8000280:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000282:	4b17      	ldr	r3, [pc, #92]	; (80002e0 <MX_ADC1_Init+0x74>)
 8000284:	2200      	movs	r2, #0
 8000286:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000288:	4b15      	ldr	r3, [pc, #84]	; (80002e0 <MX_ADC1_Init+0x74>)
 800028a:	2201      	movs	r2, #1
 800028c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800028e:	4b14      	ldr	r3, [pc, #80]	; (80002e0 <MX_ADC1_Init+0x74>)
 8000290:	2200      	movs	r2, #0
 8000292:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000294:	4b12      	ldr	r3, [pc, #72]	; (80002e0 <MX_ADC1_Init+0x74>)
 8000296:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800029a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800029c:	4b10      	ldr	r3, [pc, #64]	; (80002e0 <MX_ADC1_Init+0x74>)
 800029e:	2200      	movs	r2, #0
 80002a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80002a2:	4b0f      	ldr	r3, [pc, #60]	; (80002e0 <MX_ADC1_Init+0x74>)
 80002a4:	2201      	movs	r2, #1
 80002a6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002a8:	480d      	ldr	r0, [pc, #52]	; (80002e0 <MX_ADC1_Init+0x74>)
 80002aa:	f000 fb4f 	bl	800094c <HAL_ADC_Init>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d001      	beq.n	80002b8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80002b4:	f000 f91a 	bl	80004ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80002b8:	2306      	movs	r3, #6
 80002ba:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002bc:	2301      	movs	r3, #1
 80002be:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80002c0:	2300      	movs	r3, #0
 80002c2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	4619      	mov	r1, r3
 80002c8:	4805      	ldr	r0, [pc, #20]	; (80002e0 <MX_ADC1_Init+0x74>)
 80002ca:	f000 fdab 	bl	8000e24 <HAL_ADC_ConfigChannel>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d001      	beq.n	80002d8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80002d4:	f000 f90a 	bl	80004ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80002d8:	bf00      	nop
 80002da:	3710      	adds	r7, #16
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	2000008c 	.word	0x2000008c
 80002e4:	40012400 	.word	0x40012400

080002e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b086      	sub	sp, #24
 80002ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002ee:	f107 0308 	add.w	r3, r7, #8
 80002f2:	2200      	movs	r2, #0
 80002f4:	601a      	str	r2, [r3, #0]
 80002f6:	605a      	str	r2, [r3, #4]
 80002f8:	609a      	str	r2, [r3, #8]
 80002fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002fc:	463b      	mov	r3, r7
 80002fe:	2200      	movs	r2, #0
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000304:	4b1e      	ldr	r3, [pc, #120]	; (8000380 <MX_TIM2_Init+0x98>)
 8000306:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800030a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 800030c:	4b1c      	ldr	r3, [pc, #112]	; (8000380 <MX_TIM2_Init+0x98>)
 800030e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8000312:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000314:	4b1a      	ldr	r3, [pc, #104]	; (8000380 <MX_TIM2_Init+0x98>)
 8000316:	2200      	movs	r2, #0
 8000318:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 800031a:	4b19      	ldr	r3, [pc, #100]	; (8000380 <MX_TIM2_Init+0x98>)
 800031c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000320:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000322:	4b17      	ldr	r3, [pc, #92]	; (8000380 <MX_TIM2_Init+0x98>)
 8000324:	2200      	movs	r2, #0
 8000326:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000328:	4b15      	ldr	r3, [pc, #84]	; (8000380 <MX_TIM2_Init+0x98>)
 800032a:	2200      	movs	r2, #0
 800032c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800032e:	4814      	ldr	r0, [pc, #80]	; (8000380 <MX_TIM2_Init+0x98>)
 8000330:	f001 fe6c 	bl	800200c <HAL_TIM_Base_Init>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800033a:	f000 f8d7 	bl	80004ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800033e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000342:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000344:	f107 0308 	add.w	r3, r7, #8
 8000348:	4619      	mov	r1, r3
 800034a:	480d      	ldr	r0, [pc, #52]	; (8000380 <MX_TIM2_Init+0x98>)
 800034c:	f002 f808 	bl	8002360 <HAL_TIM_ConfigClockSource>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000356:	f000 f8c9 	bl	80004ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800035a:	2300      	movs	r3, #0
 800035c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800035e:	2300      	movs	r3, #0
 8000360:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000362:	463b      	mov	r3, r7
 8000364:	4619      	mov	r1, r3
 8000366:	4806      	ldr	r0, [pc, #24]	; (8000380 <MX_TIM2_Init+0x98>)
 8000368:	f002 f9de 	bl	8002728 <HAL_TIMEx_MasterConfigSynchronization>
 800036c:	4603      	mov	r3, r0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d001      	beq.n	8000376 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000372:	f000 f8bb 	bl	80004ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000376:	bf00      	nop
 8000378:	3718      	adds	r7, #24
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	200000bc 	.word	0x200000bc

08000384 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b086      	sub	sp, #24
 8000388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800038a:	f107 0308 	add.w	r3, r7, #8
 800038e:	2200      	movs	r2, #0
 8000390:	601a      	str	r2, [r3, #0]
 8000392:	605a      	str	r2, [r3, #4]
 8000394:	609a      	str	r2, [r3, #8]
 8000396:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000398:	463b      	mov	r3, r7
 800039a:	2200      	movs	r2, #0
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80003a0:	4b1d      	ldr	r3, [pc, #116]	; (8000418 <MX_TIM4_Init+0x94>)
 80003a2:	4a1e      	ldr	r2, [pc, #120]	; (800041c <MX_TIM4_Init+0x98>)
 80003a4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200 -1;
 80003a6:	4b1c      	ldr	r3, [pc, #112]	; (8000418 <MX_TIM4_Init+0x94>)
 80003a8:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80003ac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003ae:	4b1a      	ldr	r3, [pc, #104]	; (8000418 <MX_TIM4_Init+0x94>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3000;
 80003b4:	4b18      	ldr	r3, [pc, #96]	; (8000418 <MX_TIM4_Init+0x94>)
 80003b6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80003ba:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003bc:	4b16      	ldr	r3, [pc, #88]	; (8000418 <MX_TIM4_Init+0x94>)
 80003be:	2200      	movs	r2, #0
 80003c0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003c2:	4b15      	ldr	r3, [pc, #84]	; (8000418 <MX_TIM4_Init+0x94>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80003c8:	4813      	ldr	r0, [pc, #76]	; (8000418 <MX_TIM4_Init+0x94>)
 80003ca:	f001 fe1f 	bl	800200c <HAL_TIM_Base_Init>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d001      	beq.n	80003d8 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80003d4:	f000 f88a 	bl	80004ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80003de:	f107 0308 	add.w	r3, r7, #8
 80003e2:	4619      	mov	r1, r3
 80003e4:	480c      	ldr	r0, [pc, #48]	; (8000418 <MX_TIM4_Init+0x94>)
 80003e6:	f001 ffbb 	bl	8002360 <HAL_TIM_ConfigClockSource>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80003f0:	f000 f87c 	bl	80004ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003f4:	2300      	movs	r3, #0
 80003f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003f8:	2300      	movs	r3, #0
 80003fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80003fc:	463b      	mov	r3, r7
 80003fe:	4619      	mov	r1, r3
 8000400:	4805      	ldr	r0, [pc, #20]	; (8000418 <MX_TIM4_Init+0x94>)
 8000402:	f002 f991 	bl	8002728 <HAL_TIMEx_MasterConfigSynchronization>
 8000406:	4603      	mov	r3, r0
 8000408:	2b00      	cmp	r3, #0
 800040a:	d001      	beq.n	8000410 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800040c:	f000 f86e 	bl	80004ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000410:	bf00      	nop
 8000412:	3718      	adds	r7, #24
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}
 8000418:	20000104 	.word	0x20000104
 800041c:	40000800 	.word	0x40000800

08000420 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b086      	sub	sp, #24
 8000424:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000426:	f107 0308 	add.w	r3, r7, #8
 800042a:	2200      	movs	r2, #0
 800042c:	601a      	str	r2, [r3, #0]
 800042e:	605a      	str	r2, [r3, #4]
 8000430:	609a      	str	r2, [r3, #8]
 8000432:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000434:	4b17      	ldr	r3, [pc, #92]	; (8000494 <MX_GPIO_Init+0x74>)
 8000436:	699b      	ldr	r3, [r3, #24]
 8000438:	4a16      	ldr	r2, [pc, #88]	; (8000494 <MX_GPIO_Init+0x74>)
 800043a:	f043 0320 	orr.w	r3, r3, #32
 800043e:	6193      	str	r3, [r2, #24]
 8000440:	4b14      	ldr	r3, [pc, #80]	; (8000494 <MX_GPIO_Init+0x74>)
 8000442:	699b      	ldr	r3, [r3, #24]
 8000444:	f003 0320 	and.w	r3, r3, #32
 8000448:	607b      	str	r3, [r7, #4]
 800044a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800044c:	4b11      	ldr	r3, [pc, #68]	; (8000494 <MX_GPIO_Init+0x74>)
 800044e:	699b      	ldr	r3, [r3, #24]
 8000450:	4a10      	ldr	r2, [pc, #64]	; (8000494 <MX_GPIO_Init+0x74>)
 8000452:	f043 0304 	orr.w	r3, r3, #4
 8000456:	6193      	str	r3, [r2, #24]
 8000458:	4b0e      	ldr	r3, [pc, #56]	; (8000494 <MX_GPIO_Init+0x74>)
 800045a:	699b      	ldr	r3, [r3, #24]
 800045c:	f003 0304 	and.w	r3, r3, #4
 8000460:	603b      	str	r3, [r7, #0]
 8000462:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000464:	2200      	movs	r2, #0
 8000466:	2102      	movs	r1, #2
 8000468:	480b      	ldr	r0, [pc, #44]	; (8000498 <MX_GPIO_Init+0x78>)
 800046a:	f001 f909 	bl	8001680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800046e:	2302      	movs	r3, #2
 8000470:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000472:	2301      	movs	r3, #1
 8000474:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000476:	2300      	movs	r3, #0
 8000478:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800047a:	2302      	movs	r3, #2
 800047c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800047e:	f107 0308 	add.w	r3, r7, #8
 8000482:	4619      	mov	r1, r3
 8000484:	4804      	ldr	r0, [pc, #16]	; (8000498 <MX_GPIO_Init+0x78>)
 8000486:	f000 ff77 	bl	8001378 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800048a:	bf00      	nop
 800048c:	3718      	adds	r7, #24
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	40021000 	.word	0x40021000
 8000498:	40010800 	.word	0x40010800

0800049c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]


	if (htim->Instance == TIM4) {
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4a0b      	ldr	r2, [pc, #44]	; (80004d8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80004aa:	4293      	cmp	r3, r2
 80004ac:	d10f      	bne.n	80004ce <HAL_TIM_PeriodElapsedCallback+0x32>
		adc_val= HAL_ADC_GetValue(&hadc1);
 80004ae:	480b      	ldr	r0, [pc, #44]	; (80004dc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80004b0:	f000 fbda 	bl	8000c68 <HAL_ADC_GetValue>
 80004b4:	4603      	mov	r3, r0
 80004b6:	4a0a      	ldr	r2, [pc, #40]	; (80004e0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80004b8:	6013      	str	r3, [r2, #0]
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80004ba:	2102      	movs	r1, #2
 80004bc:	4809      	ldr	r0, [pc, #36]	; (80004e4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80004be:	f001 f8f7 	bl	80016b0 <HAL_GPIO_TogglePin>
		  printf("Valor del ADC: %d\n", adc_val);
 80004c2:	4b07      	ldr	r3, [pc, #28]	; (80004e0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4619      	mov	r1, r3
 80004c8:	4807      	ldr	r0, [pc, #28]	; (80004e8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80004ca:	f002 f9cf 	bl	800286c <iprintf>

				  //}


    }
}
 80004ce:	bf00      	nop
 80004d0:	3708      	adds	r7, #8
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	40000800 	.word	0x40000800
 80004dc:	2000008c 	.word	0x2000008c
 80004e0:	2000014c 	.word	0x2000014c
 80004e4:	40010800 	.word	0x40010800
 80004e8:	080037ac 	.word	0x080037ac

080004ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f0:	b672      	cpsid	i
}
 80004f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004f4:	e7fe      	b.n	80004f4 <Error_Handler+0x8>
	...

080004f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b085      	sub	sp, #20
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004fe:	4b15      	ldr	r3, [pc, #84]	; (8000554 <HAL_MspInit+0x5c>)
 8000500:	699b      	ldr	r3, [r3, #24]
 8000502:	4a14      	ldr	r2, [pc, #80]	; (8000554 <HAL_MspInit+0x5c>)
 8000504:	f043 0301 	orr.w	r3, r3, #1
 8000508:	6193      	str	r3, [r2, #24]
 800050a:	4b12      	ldr	r3, [pc, #72]	; (8000554 <HAL_MspInit+0x5c>)
 800050c:	699b      	ldr	r3, [r3, #24]
 800050e:	f003 0301 	and.w	r3, r3, #1
 8000512:	60bb      	str	r3, [r7, #8]
 8000514:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000516:	4b0f      	ldr	r3, [pc, #60]	; (8000554 <HAL_MspInit+0x5c>)
 8000518:	69db      	ldr	r3, [r3, #28]
 800051a:	4a0e      	ldr	r2, [pc, #56]	; (8000554 <HAL_MspInit+0x5c>)
 800051c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000520:	61d3      	str	r3, [r2, #28]
 8000522:	4b0c      	ldr	r3, [pc, #48]	; (8000554 <HAL_MspInit+0x5c>)
 8000524:	69db      	ldr	r3, [r3, #28]
 8000526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800052a:	607b      	str	r3, [r7, #4]
 800052c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800052e:	4b0a      	ldr	r3, [pc, #40]	; (8000558 <HAL_MspInit+0x60>)
 8000530:	685b      	ldr	r3, [r3, #4]
 8000532:	60fb      	str	r3, [r7, #12]
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800053a:	60fb      	str	r3, [r7, #12]
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	4a04      	ldr	r2, [pc, #16]	; (8000558 <HAL_MspInit+0x60>)
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800054a:	bf00      	nop
 800054c:	3714      	adds	r7, #20
 800054e:	46bd      	mov	sp, r7
 8000550:	bc80      	pop	{r7}
 8000552:	4770      	bx	lr
 8000554:	40021000 	.word	0x40021000
 8000558:	40010000 	.word	0x40010000

0800055c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b088      	sub	sp, #32
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000564:	f107 0310 	add.w	r3, r7, #16
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	4a18      	ldr	r2, [pc, #96]	; (80005d8 <HAL_ADC_MspInit+0x7c>)
 8000578:	4293      	cmp	r3, r2
 800057a:	d129      	bne.n	80005d0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800057c:	4b17      	ldr	r3, [pc, #92]	; (80005dc <HAL_ADC_MspInit+0x80>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4a16      	ldr	r2, [pc, #88]	; (80005dc <HAL_ADC_MspInit+0x80>)
 8000582:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000586:	6193      	str	r3, [r2, #24]
 8000588:	4b14      	ldr	r3, [pc, #80]	; (80005dc <HAL_ADC_MspInit+0x80>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000594:	4b11      	ldr	r3, [pc, #68]	; (80005dc <HAL_ADC_MspInit+0x80>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	4a10      	ldr	r2, [pc, #64]	; (80005dc <HAL_ADC_MspInit+0x80>)
 800059a:	f043 0304 	orr.w	r3, r3, #4
 800059e:	6193      	str	r3, [r2, #24]
 80005a0:	4b0e      	ldr	r3, [pc, #56]	; (80005dc <HAL_ADC_MspInit+0x80>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	f003 0304 	and.w	r3, r3, #4
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80005ac:	2340      	movs	r3, #64	; 0x40
 80005ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005b0:	2303      	movs	r3, #3
 80005b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b4:	f107 0310 	add.w	r3, r7, #16
 80005b8:	4619      	mov	r1, r3
 80005ba:	4809      	ldr	r0, [pc, #36]	; (80005e0 <HAL_ADC_MspInit+0x84>)
 80005bc:	f000 fedc 	bl	8001378 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80005c0:	2200      	movs	r2, #0
 80005c2:	2100      	movs	r1, #0
 80005c4:	2012      	movs	r0, #18
 80005c6:	f000 fea0 	bl	800130a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80005ca:	2012      	movs	r0, #18
 80005cc:	f000 feb9 	bl	8001342 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80005d0:	bf00      	nop
 80005d2:	3720      	adds	r7, #32
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	40012400 	.word	0x40012400
 80005dc:	40021000 	.word	0x40021000
 80005e0:	40010800 	.word	0x40010800

080005e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005f4:	d114      	bne.n	8000620 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80005f6:	4b19      	ldr	r3, [pc, #100]	; (800065c <HAL_TIM_Base_MspInit+0x78>)
 80005f8:	69db      	ldr	r3, [r3, #28]
 80005fa:	4a18      	ldr	r2, [pc, #96]	; (800065c <HAL_TIM_Base_MspInit+0x78>)
 80005fc:	f043 0301 	orr.w	r3, r3, #1
 8000600:	61d3      	str	r3, [r2, #28]
 8000602:	4b16      	ldr	r3, [pc, #88]	; (800065c <HAL_TIM_Base_MspInit+0x78>)
 8000604:	69db      	ldr	r3, [r3, #28]
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	60fb      	str	r3, [r7, #12]
 800060c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800060e:	2200      	movs	r2, #0
 8000610:	2100      	movs	r1, #0
 8000612:	201c      	movs	r0, #28
 8000614:	f000 fe79 	bl	800130a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000618:	201c      	movs	r0, #28
 800061a:	f000 fe92 	bl	8001342 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800061e:	e018      	b.n	8000652 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0e      	ldr	r2, [pc, #56]	; (8000660 <HAL_TIM_Base_MspInit+0x7c>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d113      	bne.n	8000652 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800062a:	4b0c      	ldr	r3, [pc, #48]	; (800065c <HAL_TIM_Base_MspInit+0x78>)
 800062c:	69db      	ldr	r3, [r3, #28]
 800062e:	4a0b      	ldr	r2, [pc, #44]	; (800065c <HAL_TIM_Base_MspInit+0x78>)
 8000630:	f043 0304 	orr.w	r3, r3, #4
 8000634:	61d3      	str	r3, [r2, #28]
 8000636:	4b09      	ldr	r3, [pc, #36]	; (800065c <HAL_TIM_Base_MspInit+0x78>)
 8000638:	69db      	ldr	r3, [r3, #28]
 800063a:	f003 0304 	and.w	r3, r3, #4
 800063e:	60bb      	str	r3, [r7, #8]
 8000640:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000642:	2200      	movs	r2, #0
 8000644:	2100      	movs	r1, #0
 8000646:	201e      	movs	r0, #30
 8000648:	f000 fe5f 	bl	800130a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800064c:	201e      	movs	r0, #30
 800064e:	f000 fe78 	bl	8001342 <HAL_NVIC_EnableIRQ>
}
 8000652:	bf00      	nop
 8000654:	3710      	adds	r7, #16
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40021000 	.word	0x40021000
 8000660:	40000800 	.word	0x40000800

08000664 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000668:	e7fe      	b.n	8000668 <NMI_Handler+0x4>

0800066a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800066a:	b480      	push	{r7}
 800066c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800066e:	e7fe      	b.n	800066e <HardFault_Handler+0x4>

08000670 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000674:	e7fe      	b.n	8000674 <MemManage_Handler+0x4>

08000676 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000676:	b480      	push	{r7}
 8000678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800067a:	e7fe      	b.n	800067a <BusFault_Handler+0x4>

0800067c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000680:	e7fe      	b.n	8000680 <UsageFault_Handler+0x4>

08000682 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000682:	b480      	push	{r7}
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000686:	bf00      	nop
 8000688:	46bd      	mov	sp, r7
 800068a:	bc80      	pop	{r7}
 800068c:	4770      	bx	lr

0800068e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800068e:	b480      	push	{r7}
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000692:	bf00      	nop
 8000694:	46bd      	mov	sp, r7
 8000696:	bc80      	pop	{r7}
 8000698:	4770      	bx	lr

0800069a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800069a:	b480      	push	{r7}
 800069c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800069e:	bf00      	nop
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bc80      	pop	{r7}
 80006a4:	4770      	bx	lr

080006a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006a6:	b580      	push	{r7, lr}
 80006a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006aa:	f000 f933 	bl	8000914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006ae:	bf00      	nop
 80006b0:	bd80      	pop	{r7, pc}
	...

080006b4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80006b8:	4802      	ldr	r0, [pc, #8]	; (80006c4 <ADC1_2_IRQHandler+0x10>)
 80006ba:	f000 fae1 	bl	8000c80 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	2000008c 	.word	0x2000008c

080006c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80006cc:	4802      	ldr	r0, [pc, #8]	; (80006d8 <TIM2_IRQHandler+0x10>)
 80006ce:	f001 fd3f 	bl	8002150 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80006d2:	bf00      	nop
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	200000bc 	.word	0x200000bc

080006dc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80006e0:	4802      	ldr	r0, [pc, #8]	; (80006ec <TIM4_IRQHandler+0x10>)
 80006e2:	f001 fd35 	bl	8002150 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80006e6:	bf00      	nop
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	20000104 	.word	0x20000104

080006f0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b086      	sub	sp, #24
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	60f8      	str	r0, [r7, #12]
 80006f8:	60b9      	str	r1, [r7, #8]
 80006fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006fc:	2300      	movs	r3, #0
 80006fe:	617b      	str	r3, [r7, #20]
 8000700:	e00a      	b.n	8000718 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000702:	f3af 8000 	nop.w
 8000706:	4601      	mov	r1, r0
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	1c5a      	adds	r2, r3, #1
 800070c:	60ba      	str	r2, [r7, #8]
 800070e:	b2ca      	uxtb	r2, r1
 8000710:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000712:	697b      	ldr	r3, [r7, #20]
 8000714:	3301      	adds	r3, #1
 8000716:	617b      	str	r3, [r7, #20]
 8000718:	697a      	ldr	r2, [r7, #20]
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	429a      	cmp	r2, r3
 800071e:	dbf0      	blt.n	8000702 <_read+0x12>
  }

  return len;
 8000720:	687b      	ldr	r3, [r7, #4]
}
 8000722:	4618      	mov	r0, r3
 8000724:	3718      	adds	r7, #24
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}

0800072a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800072a:	b580      	push	{r7, lr}
 800072c:	b086      	sub	sp, #24
 800072e:	af00      	add	r7, sp, #0
 8000730:	60f8      	str	r0, [r7, #12]
 8000732:	60b9      	str	r1, [r7, #8]
 8000734:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000736:	2300      	movs	r3, #0
 8000738:	617b      	str	r3, [r7, #20]
 800073a:	e009      	b.n	8000750 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	1c5a      	adds	r2, r3, #1
 8000740:	60ba      	str	r2, [r7, #8]
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	4618      	mov	r0, r3
 8000746:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800074a:	697b      	ldr	r3, [r7, #20]
 800074c:	3301      	adds	r3, #1
 800074e:	617b      	str	r3, [r7, #20]
 8000750:	697a      	ldr	r2, [r7, #20]
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	429a      	cmp	r2, r3
 8000756:	dbf1      	blt.n	800073c <_write+0x12>
  }
  return len;
 8000758:	687b      	ldr	r3, [r7, #4]
}
 800075a:	4618      	mov	r0, r3
 800075c:	3718      	adds	r7, #24
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}

08000762 <_close>:

int _close(int file)
{
 8000762:	b480      	push	{r7}
 8000764:	b083      	sub	sp, #12
 8000766:	af00      	add	r7, sp, #0
 8000768:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800076a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800076e:	4618      	mov	r0, r3
 8000770:	370c      	adds	r7, #12
 8000772:	46bd      	mov	sp, r7
 8000774:	bc80      	pop	{r7}
 8000776:	4770      	bx	lr

08000778 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000788:	605a      	str	r2, [r3, #4]
  return 0;
 800078a:	2300      	movs	r3, #0
}
 800078c:	4618      	mov	r0, r3
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr

08000796 <_isatty>:

int _isatty(int file)
{
 8000796:	b480      	push	{r7}
 8000798:	b083      	sub	sp, #12
 800079a:	af00      	add	r7, sp, #0
 800079c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800079e:	2301      	movs	r3, #1
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	370c      	adds	r7, #12
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bc80      	pop	{r7}
 80007a8:	4770      	bx	lr

080007aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80007aa:	b480      	push	{r7}
 80007ac:	b085      	sub	sp, #20
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	60f8      	str	r0, [r7, #12]
 80007b2:	60b9      	str	r1, [r7, #8]
 80007b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80007b6:	2300      	movs	r3, #0
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3714      	adds	r7, #20
 80007bc:	46bd      	mov	sp, r7
 80007be:	bc80      	pop	{r7}
 80007c0:	4770      	bx	lr
	...

080007c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007cc:	4a14      	ldr	r2, [pc, #80]	; (8000820 <_sbrk+0x5c>)
 80007ce:	4b15      	ldr	r3, [pc, #84]	; (8000824 <_sbrk+0x60>)
 80007d0:	1ad3      	subs	r3, r2, r3
 80007d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007d8:	4b13      	ldr	r3, [pc, #76]	; (8000828 <_sbrk+0x64>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d102      	bne.n	80007e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <_sbrk+0x64>)
 80007e2:	4a12      	ldr	r2, [pc, #72]	; (800082c <_sbrk+0x68>)
 80007e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007e6:	4b10      	ldr	r3, [pc, #64]	; (8000828 <_sbrk+0x64>)
 80007e8:	681a      	ldr	r2, [r3, #0]
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	4413      	add	r3, r2
 80007ee:	693a      	ldr	r2, [r7, #16]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	d207      	bcs.n	8000804 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007f4:	f002 f808 	bl	8002808 <__errno>
 80007f8:	4603      	mov	r3, r0
 80007fa:	220c      	movs	r2, #12
 80007fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000802:	e009      	b.n	8000818 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000804:	4b08      	ldr	r3, [pc, #32]	; (8000828 <_sbrk+0x64>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800080a:	4b07      	ldr	r3, [pc, #28]	; (8000828 <_sbrk+0x64>)
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4413      	add	r3, r2
 8000812:	4a05      	ldr	r2, [pc, #20]	; (8000828 <_sbrk+0x64>)
 8000814:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000816:	68fb      	ldr	r3, [r7, #12]
}
 8000818:	4618      	mov	r0, r3
 800081a:	3718      	adds	r7, #24
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	20005000 	.word	0x20005000
 8000824:	00000400 	.word	0x00000400
 8000828:	20000154 	.word	0x20000154
 800082c:	20000170 	.word	0x20000170

08000830 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr

0800083c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800083c:	f7ff fff8 	bl	8000830 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000840:	480b      	ldr	r0, [pc, #44]	; (8000870 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000842:	490c      	ldr	r1, [pc, #48]	; (8000874 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000844:	4a0c      	ldr	r2, [pc, #48]	; (8000878 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000846:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000848:	e002      	b.n	8000850 <LoopCopyDataInit>

0800084a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800084a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800084c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800084e:	3304      	adds	r3, #4

08000850 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000850:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000852:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000854:	d3f9      	bcc.n	800084a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000856:	4a09      	ldr	r2, [pc, #36]	; (800087c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000858:	4c09      	ldr	r4, [pc, #36]	; (8000880 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800085a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800085c:	e001      	b.n	8000862 <LoopFillZerobss>

0800085e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800085e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000860:	3204      	adds	r2, #4

08000862 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000862:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000864:	d3fb      	bcc.n	800085e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000866:	f001 ffd5 	bl	8002814 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800086a:	f7ff fc6f 	bl	800014c <main>
  bx lr
 800086e:	4770      	bx	lr
  ldr r0, =_sdata
 8000870:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000874:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000878:	08003884 	.word	0x08003884
  ldr r2, =_sbss
 800087c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000880:	2000016c 	.word	0x2000016c

08000884 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000884:	e7fe      	b.n	8000884 <CAN1_RX1_IRQHandler>
	...

08000888 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800088c:	4b08      	ldr	r3, [pc, #32]	; (80008b0 <HAL_Init+0x28>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a07      	ldr	r2, [pc, #28]	; (80008b0 <HAL_Init+0x28>)
 8000892:	f043 0310 	orr.w	r3, r3, #16
 8000896:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000898:	2003      	movs	r0, #3
 800089a:	f000 fd2b 	bl	80012f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800089e:	200f      	movs	r0, #15
 80008a0:	f000 f808 	bl	80008b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008a4:	f7ff fe28 	bl	80004f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008a8:	2300      	movs	r3, #0
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40022000 	.word	0x40022000

080008b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008bc:	4b12      	ldr	r3, [pc, #72]	; (8000908 <HAL_InitTick+0x54>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4b12      	ldr	r3, [pc, #72]	; (800090c <HAL_InitTick+0x58>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	4619      	mov	r1, r3
 80008c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80008d2:	4618      	mov	r0, r3
 80008d4:	f000 fd43 	bl	800135e <HAL_SYSTICK_Config>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008de:	2301      	movs	r3, #1
 80008e0:	e00e      	b.n	8000900 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2b0f      	cmp	r3, #15
 80008e6:	d80a      	bhi.n	80008fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008e8:	2200      	movs	r2, #0
 80008ea:	6879      	ldr	r1, [r7, #4]
 80008ec:	f04f 30ff 	mov.w	r0, #4294967295
 80008f0:	f000 fd0b 	bl	800130a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008f4:	4a06      	ldr	r2, [pc, #24]	; (8000910 <HAL_InitTick+0x5c>)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008fa:	2300      	movs	r3, #0
 80008fc:	e000      	b.n	8000900 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008fe:	2301      	movs	r3, #1
}
 8000900:	4618      	mov	r0, r3
 8000902:	3708      	adds	r7, #8
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	20000000 	.word	0x20000000
 800090c:	20000008 	.word	0x20000008
 8000910:	20000004 	.word	0x20000004

08000914 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000918:	4b05      	ldr	r3, [pc, #20]	; (8000930 <HAL_IncTick+0x1c>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	461a      	mov	r2, r3
 800091e:	4b05      	ldr	r3, [pc, #20]	; (8000934 <HAL_IncTick+0x20>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4413      	add	r3, r2
 8000924:	4a03      	ldr	r2, [pc, #12]	; (8000934 <HAL_IncTick+0x20>)
 8000926:	6013      	str	r3, [r2, #0]
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr
 8000930:	20000008 	.word	0x20000008
 8000934:	20000158 	.word	0x20000158

08000938 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  return uwTick;
 800093c:	4b02      	ldr	r3, [pc, #8]	; (8000948 <HAL_GetTick+0x10>)
 800093e:	681b      	ldr	r3, [r3, #0]
}
 8000940:	4618      	mov	r0, r3
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr
 8000948:	20000158 	.word	0x20000158

0800094c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b086      	sub	sp, #24
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000954:	2300      	movs	r3, #0
 8000956:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000958:	2300      	movs	r3, #0
 800095a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800095c:	2300      	movs	r3, #0
 800095e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000960:	2300      	movs	r3, #0
 8000962:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d101      	bne.n	800096e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800096a:	2301      	movs	r3, #1
 800096c:	e0be      	b.n	8000aec <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	689b      	ldr	r3, [r3, #8]
 8000972:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000978:	2b00      	cmp	r3, #0
 800097a:	d109      	bne.n	8000990 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2200      	movs	r2, #0
 8000980:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2200      	movs	r2, #0
 8000986:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f7ff fde6 	bl	800055c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000990:	6878      	ldr	r0, [r7, #4]
 8000992:	f000 fb99 	bl	80010c8 <ADC_ConversionStop_Disable>
 8000996:	4603      	mov	r3, r0
 8000998:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800099e:	f003 0310 	and.w	r3, r3, #16
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	f040 8099 	bne.w	8000ada <HAL_ADC_Init+0x18e>
 80009a8:	7dfb      	ldrb	r3, [r7, #23]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	f040 8095 	bne.w	8000ada <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009b4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80009b8:	f023 0302 	bic.w	r3, r3, #2
 80009bc:	f043 0202 	orr.w	r2, r3, #2
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009cc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	7b1b      	ldrb	r3, [r3, #12]
 80009d2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80009d4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009d6:	68ba      	ldr	r2, [r7, #8]
 80009d8:	4313      	orrs	r3, r2
 80009da:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	689b      	ldr	r3, [r3, #8]
 80009e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80009e4:	d003      	beq.n	80009ee <HAL_ADC_Init+0xa2>
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	689b      	ldr	r3, [r3, #8]
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d102      	bne.n	80009f4 <HAL_ADC_Init+0xa8>
 80009ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009f2:	e000      	b.n	80009f6 <HAL_ADC_Init+0xaa>
 80009f4:	2300      	movs	r3, #0
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	4313      	orrs	r3, r2
 80009fa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	7d1b      	ldrb	r3, [r3, #20]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d119      	bne.n	8000a38 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	7b1b      	ldrb	r3, [r3, #12]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d109      	bne.n	8000a20 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	699b      	ldr	r3, [r3, #24]
 8000a10:	3b01      	subs	r3, #1
 8000a12:	035a      	lsls	r2, r3, #13
 8000a14:	693b      	ldr	r3, [r7, #16]
 8000a16:	4313      	orrs	r3, r2
 8000a18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000a1c:	613b      	str	r3, [r7, #16]
 8000a1e:	e00b      	b.n	8000a38 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a24:	f043 0220 	orr.w	r2, r3, #32
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a30:	f043 0201 	orr.w	r2, r3, #1
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	693a      	ldr	r2, [r7, #16]
 8000a48:	430a      	orrs	r2, r1
 8000a4a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	689a      	ldr	r2, [r3, #8]
 8000a52:	4b28      	ldr	r3, [pc, #160]	; (8000af4 <HAL_ADC_Init+0x1a8>)
 8000a54:	4013      	ands	r3, r2
 8000a56:	687a      	ldr	r2, [r7, #4]
 8000a58:	6812      	ldr	r2, [r2, #0]
 8000a5a:	68b9      	ldr	r1, [r7, #8]
 8000a5c:	430b      	orrs	r3, r1
 8000a5e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a68:	d003      	beq.n	8000a72 <HAL_ADC_Init+0x126>
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	689b      	ldr	r3, [r3, #8]
 8000a6e:	2b01      	cmp	r3, #1
 8000a70:	d104      	bne.n	8000a7c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	691b      	ldr	r3, [r3, #16]
 8000a76:	3b01      	subs	r3, #1
 8000a78:	051b      	lsls	r3, r3, #20
 8000a7a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a82:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	68fa      	ldr	r2, [r7, #12]
 8000a8c:	430a      	orrs	r2, r1
 8000a8e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	689a      	ldr	r2, [r3, #8]
 8000a96:	4b18      	ldr	r3, [pc, #96]	; (8000af8 <HAL_ADC_Init+0x1ac>)
 8000a98:	4013      	ands	r3, r2
 8000a9a:	68ba      	ldr	r2, [r7, #8]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d10b      	bne.n	8000ab8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000aaa:	f023 0303 	bic.w	r3, r3, #3
 8000aae:	f043 0201 	orr.w	r2, r3, #1
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ab6:	e018      	b.n	8000aea <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000abc:	f023 0312 	bic.w	r3, r3, #18
 8000ac0:	f043 0210 	orr.w	r2, r3, #16
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000acc:	f043 0201 	orr.w	r2, r3, #1
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ad8:	e007      	b.n	8000aea <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ade:	f043 0210 	orr.w	r2, r3, #16
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3718      	adds	r7, #24
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	ffe1f7fd 	.word	0xffe1f7fd
 8000af8:	ff1f0efe 	.word	0xff1f0efe

08000afc <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b04:	2300      	movs	r3, #0
 8000b06:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d101      	bne.n	8000b16 <HAL_ADC_Start_IT+0x1a>
 8000b12:	2302      	movs	r3, #2
 8000b14:	e0a0      	b.n	8000c58 <HAL_ADC_Start_IT+0x15c>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2201      	movs	r2, #1
 8000b1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f000 fa78 	bl	8001014 <ADC_Enable>
 8000b24:	4603      	mov	r3, r0
 8000b26:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000b28:	7bfb      	ldrb	r3, [r7, #15]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	f040 808f 	bne.w	8000c4e <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b34:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000b38:	f023 0301 	bic.w	r3, r3, #1
 8000b3c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a45      	ldr	r2, [pc, #276]	; (8000c60 <HAL_ADC_Start_IT+0x164>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d105      	bne.n	8000b5a <HAL_ADC_Start_IT+0x5e>
 8000b4e:	4b45      	ldr	r3, [pc, #276]	; (8000c64 <HAL_ADC_Start_IT+0x168>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d115      	bne.n	8000b86 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b5e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d026      	beq.n	8000bc2 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b78:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000b7c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000b84:	e01d      	b.n	8000bc2 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b8a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4a33      	ldr	r2, [pc, #204]	; (8000c64 <HAL_ADC_Start_IT+0x168>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d004      	beq.n	8000ba6 <HAL_ADC_Start_IT+0xaa>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a2f      	ldr	r2, [pc, #188]	; (8000c60 <HAL_ADC_Start_IT+0x164>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d10d      	bne.n	8000bc2 <HAL_ADC_Start_IT+0xc6>
 8000ba6:	4b2f      	ldr	r3, [pc, #188]	; (8000c64 <HAL_ADC_Start_IT+0x168>)
 8000ba8:	685b      	ldr	r3, [r3, #4]
 8000baa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d007      	beq.n	8000bc2 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bb6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000bba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bc6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d006      	beq.n	8000bdc <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bd2:	f023 0206 	bic.w	r2, r3, #6
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	62da      	str	r2, [r3, #44]	; 0x2c
 8000bda:	e002      	b.n	8000be2 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2200      	movs	r2, #0
 8000be0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2200      	movs	r2, #0
 8000be6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f06f 0202 	mvn.w	r2, #2
 8000bf2:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	685a      	ldr	r2, [r3, #4]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f042 0220 	orr.w	r2, r2, #32
 8000c02:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000c0e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000c12:	d113      	bne.n	8000c3c <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c18:	4a11      	ldr	r2, [pc, #68]	; (8000c60 <HAL_ADC_Start_IT+0x164>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d105      	bne.n	8000c2a <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000c1e:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <HAL_ADC_Start_IT+0x168>)
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d108      	bne.n	8000c3c <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	689a      	ldr	r2, [r3, #8]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	e00c      	b.n	8000c56 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	689a      	ldr	r2, [r3, #8]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000c4a:	609a      	str	r2, [r3, #8]
 8000c4c:	e003      	b.n	8000c56 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2200      	movs	r2, #0
 8000c52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	40012800 	.word	0x40012800
 8000c64:	40012400 	.word	0x40012400

08000c68 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr

08000c80 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	f003 0320 	and.w	r3, r3, #32
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d03e      	beq.n	8000d20 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	f003 0302 	and.w	r3, r3, #2
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d039      	beq.n	8000d20 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cb0:	f003 0310 	and.w	r3, r3, #16
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d105      	bne.n	8000cc4 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cbc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000cce:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000cd2:	d11d      	bne.n	8000d10 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d119      	bne.n	8000d10 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	685a      	ldr	r2, [r3, #4]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f022 0220 	bic.w	r2, r2, #32
 8000cea:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d105      	bne.n	8000d10 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d08:	f043 0201 	orr.w	r2, r3, #1
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f000 f874 	bl	8000dfe <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f06f 0212 	mvn.w	r2, #18
 8000d1e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d04d      	beq.n	8000dc6 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	f003 0304 	and.w	r3, r3, #4
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d048      	beq.n	8000dc6 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d38:	f003 0310 	and.w	r3, r3, #16
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d105      	bne.n	8000d4c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d44:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	689b      	ldr	r3, [r3, #8]
 8000d52:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8000d56:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8000d5a:	d012      	beq.n	8000d82 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d125      	bne.n	8000db6 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000d74:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000d78:	d11d      	bne.n	8000db6 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d119      	bne.n	8000db6 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	685a      	ldr	r2, [r3, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000d90:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d105      	bne.n	8000db6 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dae:	f043 0201 	orr.w	r2, r3, #1
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f000 f9c7 	bl	800114a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f06f 020c 	mvn.w	r2, #12
 8000dc4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d012      	beq.n	8000df6 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d00d      	beq.n	8000df6 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dde:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f000 f812 	bl	8000e10 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f06f 0201 	mvn.w	r2, #1
 8000df4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8000df6:	bf00      	nop
 8000df8:	3710      	adds	r7, #16
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	b083      	sub	sp, #12
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000e06:	bf00      	nop
 8000e08:	370c      	adds	r7, #12
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr

08000e10 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8000e18:	bf00      	nop
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bc80      	pop	{r7}
 8000e20:	4770      	bx	lr
	...

08000e24 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000e24:	b480      	push	{r7}
 8000e26:	b085      	sub	sp, #20
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000e32:	2300      	movs	r3, #0
 8000e34:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d101      	bne.n	8000e44 <HAL_ADC_ConfigChannel+0x20>
 8000e40:	2302      	movs	r3, #2
 8000e42:	e0dc      	b.n	8000ffe <HAL_ADC_ConfigChannel+0x1da>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2201      	movs	r2, #1
 8000e48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	2b06      	cmp	r3, #6
 8000e52:	d81c      	bhi.n	8000e8e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	685a      	ldr	r2, [r3, #4]
 8000e5e:	4613      	mov	r3, r2
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	4413      	add	r3, r2
 8000e64:	3b05      	subs	r3, #5
 8000e66:	221f      	movs	r2, #31
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	4019      	ands	r1, r3
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	6818      	ldr	r0, [r3, #0]
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685a      	ldr	r2, [r3, #4]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	4413      	add	r3, r2
 8000e7e:	3b05      	subs	r3, #5
 8000e80:	fa00 f203 	lsl.w	r2, r0, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	430a      	orrs	r2, r1
 8000e8a:	635a      	str	r2, [r3, #52]	; 0x34
 8000e8c:	e03c      	b.n	8000f08 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	2b0c      	cmp	r3, #12
 8000e94:	d81c      	bhi.n	8000ed0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685a      	ldr	r2, [r3, #4]
 8000ea0:	4613      	mov	r3, r2
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	4413      	add	r3, r2
 8000ea6:	3b23      	subs	r3, #35	; 0x23
 8000ea8:	221f      	movs	r2, #31
 8000eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000eae:	43db      	mvns	r3, r3
 8000eb0:	4019      	ands	r1, r3
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	6818      	ldr	r0, [r3, #0]
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685a      	ldr	r2, [r3, #4]
 8000eba:	4613      	mov	r3, r2
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	4413      	add	r3, r2
 8000ec0:	3b23      	subs	r3, #35	; 0x23
 8000ec2:	fa00 f203 	lsl.w	r2, r0, r3
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	430a      	orrs	r2, r1
 8000ecc:	631a      	str	r2, [r3, #48]	; 0x30
 8000ece:	e01b      	b.n	8000f08 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	685a      	ldr	r2, [r3, #4]
 8000eda:	4613      	mov	r3, r2
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	4413      	add	r3, r2
 8000ee0:	3b41      	subs	r3, #65	; 0x41
 8000ee2:	221f      	movs	r2, #31
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	4019      	ands	r1, r3
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	6818      	ldr	r0, [r3, #0]
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	685a      	ldr	r2, [r3, #4]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	009b      	lsls	r3, r3, #2
 8000ef8:	4413      	add	r3, r2
 8000efa:	3b41      	subs	r3, #65	; 0x41
 8000efc:	fa00 f203 	lsl.w	r2, r0, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	430a      	orrs	r2, r1
 8000f06:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b09      	cmp	r3, #9
 8000f0e:	d91c      	bls.n	8000f4a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	68d9      	ldr	r1, [r3, #12]
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	005b      	lsls	r3, r3, #1
 8000f1e:	4413      	add	r3, r2
 8000f20:	3b1e      	subs	r3, #30
 8000f22:	2207      	movs	r2, #7
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	4019      	ands	r1, r3
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	6898      	ldr	r0, [r3, #8]
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	4613      	mov	r3, r2
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	4413      	add	r3, r2
 8000f3a:	3b1e      	subs	r3, #30
 8000f3c:	fa00 f203 	lsl.w	r2, r0, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	430a      	orrs	r2, r1
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	e019      	b.n	8000f7e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	6919      	ldr	r1, [r3, #16]
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4613      	mov	r3, r2
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	4413      	add	r3, r2
 8000f5a:	2207      	movs	r2, #7
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	4019      	ands	r1, r3
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	6898      	ldr	r0, [r3, #8]
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	4413      	add	r3, r2
 8000f72:	fa00 f203 	lsl.w	r2, r0, r3
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	430a      	orrs	r2, r1
 8000f7c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2b10      	cmp	r3, #16
 8000f84:	d003      	beq.n	8000f8e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000f8a:	2b11      	cmp	r3, #17
 8000f8c:	d132      	bne.n	8000ff4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a1d      	ldr	r2, [pc, #116]	; (8001008 <HAL_ADC_ConfigChannel+0x1e4>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d125      	bne.n	8000fe4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d126      	bne.n	8000ff4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	689a      	ldr	r2, [r3, #8]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000fb4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2b10      	cmp	r3, #16
 8000fbc:	d11a      	bne.n	8000ff4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000fbe:	4b13      	ldr	r3, [pc, #76]	; (800100c <HAL_ADC_ConfigChannel+0x1e8>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a13      	ldr	r2, [pc, #76]	; (8001010 <HAL_ADC_ConfigChannel+0x1ec>)
 8000fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fc8:	0c9a      	lsrs	r2, r3, #18
 8000fca:	4613      	mov	r3, r2
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	4413      	add	r3, r2
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000fd4:	e002      	b.n	8000fdc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d1f9      	bne.n	8000fd6 <HAL_ADC_ConfigChannel+0x1b2>
 8000fe2:	e007      	b.n	8000ff4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fe8:	f043 0220 	orr.w	r2, r3, #32
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr
 8001008:	40012400 	.word	0x40012400
 800100c:	20000000 	.word	0x20000000
 8001010:	431bde83 	.word	0x431bde83

08001014 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800101c:	2300      	movs	r3, #0
 800101e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001020:	2300      	movs	r3, #0
 8001022:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	f003 0301 	and.w	r3, r3, #1
 800102e:	2b01      	cmp	r3, #1
 8001030:	d040      	beq.n	80010b4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	689a      	ldr	r2, [r3, #8]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f042 0201 	orr.w	r2, r2, #1
 8001040:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001042:	4b1f      	ldr	r3, [pc, #124]	; (80010c0 <ADC_Enable+0xac>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a1f      	ldr	r2, [pc, #124]	; (80010c4 <ADC_Enable+0xb0>)
 8001048:	fba2 2303 	umull	r2, r3, r2, r3
 800104c:	0c9b      	lsrs	r3, r3, #18
 800104e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001050:	e002      	b.n	8001058 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	3b01      	subs	r3, #1
 8001056:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1f9      	bne.n	8001052 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800105e:	f7ff fc6b 	bl	8000938 <HAL_GetTick>
 8001062:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001064:	e01f      	b.n	80010a6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001066:	f7ff fc67 	bl	8000938 <HAL_GetTick>
 800106a:	4602      	mov	r2, r0
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	2b02      	cmp	r3, #2
 8001072:	d918      	bls.n	80010a6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	2b01      	cmp	r3, #1
 8001080:	d011      	beq.n	80010a6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001086:	f043 0210 	orr.w	r2, r3, #16
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001092:	f043 0201 	orr.w	r2, r3, #1
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2200      	movs	r2, #0
 800109e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e007      	b.n	80010b6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d1d8      	bne.n	8001066 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	20000000 	.word	0x20000000
 80010c4:	431bde83 	.word	0x431bde83

080010c8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80010d0:	2300      	movs	r3, #0
 80010d2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d12e      	bne.n	8001140 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	689a      	ldr	r2, [r3, #8]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f022 0201 	bic.w	r2, r2, #1
 80010f0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80010f2:	f7ff fc21 	bl	8000938 <HAL_GetTick>
 80010f6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80010f8:	e01b      	b.n	8001132 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80010fa:	f7ff fc1d 	bl	8000938 <HAL_GetTick>
 80010fe:	4602      	mov	r2, r0
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	2b02      	cmp	r3, #2
 8001106:	d914      	bls.n	8001132 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	f003 0301 	and.w	r3, r3, #1
 8001112:	2b01      	cmp	r3, #1
 8001114:	d10d      	bne.n	8001132 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800111a:	f043 0210 	orr.w	r2, r3, #16
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001126:	f043 0201 	orr.w	r2, r3, #1
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e007      	b.n	8001142 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	f003 0301 	and.w	r3, r3, #1
 800113c:	2b01      	cmp	r3, #1
 800113e:	d0dc      	beq.n	80010fa <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001140:	2300      	movs	r3, #0
}
 8001142:	4618      	mov	r0, r3
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800114a:	b480      	push	{r7}
 800114c:	b083      	sub	sp, #12
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001152:	bf00      	nop
 8001154:	370c      	adds	r7, #12
 8001156:	46bd      	mov	sp, r7
 8001158:	bc80      	pop	{r7}
 800115a:	4770      	bx	lr

0800115c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <__NVIC_SetPriorityGrouping+0x44>)
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001172:	68ba      	ldr	r2, [r7, #8]
 8001174:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001178:	4013      	ands	r3, r2
 800117a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001184:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001188:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800118c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800118e:	4a04      	ldr	r2, [pc, #16]	; (80011a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	60d3      	str	r3, [r2, #12]
}
 8001194:	bf00      	nop
 8001196:	3714      	adds	r7, #20
 8001198:	46bd      	mov	sp, r7
 800119a:	bc80      	pop	{r7}
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011a8:	4b04      	ldr	r3, [pc, #16]	; (80011bc <__NVIC_GetPriorityGrouping+0x18>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	0a1b      	lsrs	r3, r3, #8
 80011ae:	f003 0307 	and.w	r3, r3, #7
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bc80      	pop	{r7}
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	db0b      	blt.n	80011ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	f003 021f 	and.w	r2, r3, #31
 80011d8:	4906      	ldr	r1, [pc, #24]	; (80011f4 <__NVIC_EnableIRQ+0x34>)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	095b      	lsrs	r3, r3, #5
 80011e0:	2001      	movs	r0, #1
 80011e2:	fa00 f202 	lsl.w	r2, r0, r2
 80011e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr
 80011f4:	e000e100 	.word	0xe000e100

080011f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	6039      	str	r1, [r7, #0]
 8001202:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001208:	2b00      	cmp	r3, #0
 800120a:	db0a      	blt.n	8001222 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	b2da      	uxtb	r2, r3
 8001210:	490c      	ldr	r1, [pc, #48]	; (8001244 <__NVIC_SetPriority+0x4c>)
 8001212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001216:	0112      	lsls	r2, r2, #4
 8001218:	b2d2      	uxtb	r2, r2
 800121a:	440b      	add	r3, r1
 800121c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001220:	e00a      	b.n	8001238 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	b2da      	uxtb	r2, r3
 8001226:	4908      	ldr	r1, [pc, #32]	; (8001248 <__NVIC_SetPriority+0x50>)
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	f003 030f 	and.w	r3, r3, #15
 800122e:	3b04      	subs	r3, #4
 8001230:	0112      	lsls	r2, r2, #4
 8001232:	b2d2      	uxtb	r2, r2
 8001234:	440b      	add	r3, r1
 8001236:	761a      	strb	r2, [r3, #24]
}
 8001238:	bf00      	nop
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	bc80      	pop	{r7}
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	e000e100 	.word	0xe000e100
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800124c:	b480      	push	{r7}
 800124e:	b089      	sub	sp, #36	; 0x24
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	f003 0307 	and.w	r3, r3, #7
 800125e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	f1c3 0307 	rsb	r3, r3, #7
 8001266:	2b04      	cmp	r3, #4
 8001268:	bf28      	it	cs
 800126a:	2304      	movcs	r3, #4
 800126c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	3304      	adds	r3, #4
 8001272:	2b06      	cmp	r3, #6
 8001274:	d902      	bls.n	800127c <NVIC_EncodePriority+0x30>
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	3b03      	subs	r3, #3
 800127a:	e000      	b.n	800127e <NVIC_EncodePriority+0x32>
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001280:	f04f 32ff 	mov.w	r2, #4294967295
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	43da      	mvns	r2, r3
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	401a      	ands	r2, r3
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001294:	f04f 31ff 	mov.w	r1, #4294967295
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	fa01 f303 	lsl.w	r3, r1, r3
 800129e:	43d9      	mvns	r1, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a4:	4313      	orrs	r3, r2
         );
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3724      	adds	r7, #36	; 0x24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bc80      	pop	{r7}
 80012ae:	4770      	bx	lr

080012b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	3b01      	subs	r3, #1
 80012bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012c0:	d301      	bcc.n	80012c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012c2:	2301      	movs	r3, #1
 80012c4:	e00f      	b.n	80012e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012c6:	4a0a      	ldr	r2, [pc, #40]	; (80012f0 <SysTick_Config+0x40>)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	3b01      	subs	r3, #1
 80012cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012ce:	210f      	movs	r1, #15
 80012d0:	f04f 30ff 	mov.w	r0, #4294967295
 80012d4:	f7ff ff90 	bl	80011f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012d8:	4b05      	ldr	r3, [pc, #20]	; (80012f0 <SysTick_Config+0x40>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012de:	4b04      	ldr	r3, [pc, #16]	; (80012f0 <SysTick_Config+0x40>)
 80012e0:	2207      	movs	r2, #7
 80012e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	e000e010 	.word	0xe000e010

080012f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff ff2d 	bl	800115c <__NVIC_SetPriorityGrouping>
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800130a:	b580      	push	{r7, lr}
 800130c:	b086      	sub	sp, #24
 800130e:	af00      	add	r7, sp, #0
 8001310:	4603      	mov	r3, r0
 8001312:	60b9      	str	r1, [r7, #8]
 8001314:	607a      	str	r2, [r7, #4]
 8001316:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800131c:	f7ff ff42 	bl	80011a4 <__NVIC_GetPriorityGrouping>
 8001320:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	68b9      	ldr	r1, [r7, #8]
 8001326:	6978      	ldr	r0, [r7, #20]
 8001328:	f7ff ff90 	bl	800124c <NVIC_EncodePriority>
 800132c:	4602      	mov	r2, r0
 800132e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001332:	4611      	mov	r1, r2
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff5f 	bl	80011f8 <__NVIC_SetPriority>
}
 800133a:	bf00      	nop
 800133c:	3718      	adds	r7, #24
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	b082      	sub	sp, #8
 8001346:	af00      	add	r7, sp, #0
 8001348:	4603      	mov	r3, r0
 800134a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800134c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ff35 	bl	80011c0 <__NVIC_EnableIRQ>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b082      	sub	sp, #8
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff ffa2 	bl	80012b0 <SysTick_Config>
 800136c:	4603      	mov	r3, r0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
	...

08001378 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001378:	b480      	push	{r7}
 800137a:	b08b      	sub	sp, #44	; 0x2c
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001382:	2300      	movs	r3, #0
 8001384:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001386:	2300      	movs	r3, #0
 8001388:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800138a:	e169      	b.n	8001660 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800138c:	2201      	movs	r2, #1
 800138e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	69fa      	ldr	r2, [r7, #28]
 800139c:	4013      	ands	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	f040 8158 	bne.w	800165a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	4a9a      	ldr	r2, [pc, #616]	; (8001618 <HAL_GPIO_Init+0x2a0>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d05e      	beq.n	8001472 <HAL_GPIO_Init+0xfa>
 80013b4:	4a98      	ldr	r2, [pc, #608]	; (8001618 <HAL_GPIO_Init+0x2a0>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d875      	bhi.n	80014a6 <HAL_GPIO_Init+0x12e>
 80013ba:	4a98      	ldr	r2, [pc, #608]	; (800161c <HAL_GPIO_Init+0x2a4>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d058      	beq.n	8001472 <HAL_GPIO_Init+0xfa>
 80013c0:	4a96      	ldr	r2, [pc, #600]	; (800161c <HAL_GPIO_Init+0x2a4>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d86f      	bhi.n	80014a6 <HAL_GPIO_Init+0x12e>
 80013c6:	4a96      	ldr	r2, [pc, #600]	; (8001620 <HAL_GPIO_Init+0x2a8>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d052      	beq.n	8001472 <HAL_GPIO_Init+0xfa>
 80013cc:	4a94      	ldr	r2, [pc, #592]	; (8001620 <HAL_GPIO_Init+0x2a8>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d869      	bhi.n	80014a6 <HAL_GPIO_Init+0x12e>
 80013d2:	4a94      	ldr	r2, [pc, #592]	; (8001624 <HAL_GPIO_Init+0x2ac>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d04c      	beq.n	8001472 <HAL_GPIO_Init+0xfa>
 80013d8:	4a92      	ldr	r2, [pc, #584]	; (8001624 <HAL_GPIO_Init+0x2ac>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d863      	bhi.n	80014a6 <HAL_GPIO_Init+0x12e>
 80013de:	4a92      	ldr	r2, [pc, #584]	; (8001628 <HAL_GPIO_Init+0x2b0>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d046      	beq.n	8001472 <HAL_GPIO_Init+0xfa>
 80013e4:	4a90      	ldr	r2, [pc, #576]	; (8001628 <HAL_GPIO_Init+0x2b0>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d85d      	bhi.n	80014a6 <HAL_GPIO_Init+0x12e>
 80013ea:	2b12      	cmp	r3, #18
 80013ec:	d82a      	bhi.n	8001444 <HAL_GPIO_Init+0xcc>
 80013ee:	2b12      	cmp	r3, #18
 80013f0:	d859      	bhi.n	80014a6 <HAL_GPIO_Init+0x12e>
 80013f2:	a201      	add	r2, pc, #4	; (adr r2, 80013f8 <HAL_GPIO_Init+0x80>)
 80013f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f8:	08001473 	.word	0x08001473
 80013fc:	0800144d 	.word	0x0800144d
 8001400:	0800145f 	.word	0x0800145f
 8001404:	080014a1 	.word	0x080014a1
 8001408:	080014a7 	.word	0x080014a7
 800140c:	080014a7 	.word	0x080014a7
 8001410:	080014a7 	.word	0x080014a7
 8001414:	080014a7 	.word	0x080014a7
 8001418:	080014a7 	.word	0x080014a7
 800141c:	080014a7 	.word	0x080014a7
 8001420:	080014a7 	.word	0x080014a7
 8001424:	080014a7 	.word	0x080014a7
 8001428:	080014a7 	.word	0x080014a7
 800142c:	080014a7 	.word	0x080014a7
 8001430:	080014a7 	.word	0x080014a7
 8001434:	080014a7 	.word	0x080014a7
 8001438:	080014a7 	.word	0x080014a7
 800143c:	08001455 	.word	0x08001455
 8001440:	08001469 	.word	0x08001469
 8001444:	4a79      	ldr	r2, [pc, #484]	; (800162c <HAL_GPIO_Init+0x2b4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d013      	beq.n	8001472 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800144a:	e02c      	b.n	80014a6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	623b      	str	r3, [r7, #32]
          break;
 8001452:	e029      	b.n	80014a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	3304      	adds	r3, #4
 800145a:	623b      	str	r3, [r7, #32]
          break;
 800145c:	e024      	b.n	80014a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	68db      	ldr	r3, [r3, #12]
 8001462:	3308      	adds	r3, #8
 8001464:	623b      	str	r3, [r7, #32]
          break;
 8001466:	e01f      	b.n	80014a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	330c      	adds	r3, #12
 800146e:	623b      	str	r3, [r7, #32]
          break;
 8001470:	e01a      	b.n	80014a8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d102      	bne.n	8001480 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800147a:	2304      	movs	r3, #4
 800147c:	623b      	str	r3, [r7, #32]
          break;
 800147e:	e013      	b.n	80014a8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	2b01      	cmp	r3, #1
 8001486:	d105      	bne.n	8001494 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001488:	2308      	movs	r3, #8
 800148a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	69fa      	ldr	r2, [r7, #28]
 8001490:	611a      	str	r2, [r3, #16]
          break;
 8001492:	e009      	b.n	80014a8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001494:	2308      	movs	r3, #8
 8001496:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	69fa      	ldr	r2, [r7, #28]
 800149c:	615a      	str	r2, [r3, #20]
          break;
 800149e:	e003      	b.n	80014a8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014a0:	2300      	movs	r3, #0
 80014a2:	623b      	str	r3, [r7, #32]
          break;
 80014a4:	e000      	b.n	80014a8 <HAL_GPIO_Init+0x130>
          break;
 80014a6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	2bff      	cmp	r3, #255	; 0xff
 80014ac:	d801      	bhi.n	80014b2 <HAL_GPIO_Init+0x13a>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	e001      	b.n	80014b6 <HAL_GPIO_Init+0x13e>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	3304      	adds	r3, #4
 80014b6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	2bff      	cmp	r3, #255	; 0xff
 80014bc:	d802      	bhi.n	80014c4 <HAL_GPIO_Init+0x14c>
 80014be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	e002      	b.n	80014ca <HAL_GPIO_Init+0x152>
 80014c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c6:	3b08      	subs	r3, #8
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	210f      	movs	r1, #15
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	fa01 f303 	lsl.w	r3, r1, r3
 80014d8:	43db      	mvns	r3, r3
 80014da:	401a      	ands	r2, r3
 80014dc:	6a39      	ldr	r1, [r7, #32]
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	fa01 f303 	lsl.w	r3, r1, r3
 80014e4:	431a      	orrs	r2, r3
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	f000 80b1 	beq.w	800165a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014f8:	4b4d      	ldr	r3, [pc, #308]	; (8001630 <HAL_GPIO_Init+0x2b8>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	4a4c      	ldr	r2, [pc, #304]	; (8001630 <HAL_GPIO_Init+0x2b8>)
 80014fe:	f043 0301 	orr.w	r3, r3, #1
 8001502:	6193      	str	r3, [r2, #24]
 8001504:	4b4a      	ldr	r3, [pc, #296]	; (8001630 <HAL_GPIO_Init+0x2b8>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	60bb      	str	r3, [r7, #8]
 800150e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001510:	4a48      	ldr	r2, [pc, #288]	; (8001634 <HAL_GPIO_Init+0x2bc>)
 8001512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001514:	089b      	lsrs	r3, r3, #2
 8001516:	3302      	adds	r3, #2
 8001518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800151c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800151e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001520:	f003 0303 	and.w	r3, r3, #3
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	220f      	movs	r2, #15
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	43db      	mvns	r3, r3
 800152e:	68fa      	ldr	r2, [r7, #12]
 8001530:	4013      	ands	r3, r2
 8001532:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4a40      	ldr	r2, [pc, #256]	; (8001638 <HAL_GPIO_Init+0x2c0>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d013      	beq.n	8001564 <HAL_GPIO_Init+0x1ec>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	4a3f      	ldr	r2, [pc, #252]	; (800163c <HAL_GPIO_Init+0x2c4>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d00d      	beq.n	8001560 <HAL_GPIO_Init+0x1e8>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	4a3e      	ldr	r2, [pc, #248]	; (8001640 <HAL_GPIO_Init+0x2c8>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d007      	beq.n	800155c <HAL_GPIO_Init+0x1e4>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4a3d      	ldr	r2, [pc, #244]	; (8001644 <HAL_GPIO_Init+0x2cc>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d101      	bne.n	8001558 <HAL_GPIO_Init+0x1e0>
 8001554:	2303      	movs	r3, #3
 8001556:	e006      	b.n	8001566 <HAL_GPIO_Init+0x1ee>
 8001558:	2304      	movs	r3, #4
 800155a:	e004      	b.n	8001566 <HAL_GPIO_Init+0x1ee>
 800155c:	2302      	movs	r3, #2
 800155e:	e002      	b.n	8001566 <HAL_GPIO_Init+0x1ee>
 8001560:	2301      	movs	r3, #1
 8001562:	e000      	b.n	8001566 <HAL_GPIO_Init+0x1ee>
 8001564:	2300      	movs	r3, #0
 8001566:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001568:	f002 0203 	and.w	r2, r2, #3
 800156c:	0092      	lsls	r2, r2, #2
 800156e:	4093      	lsls	r3, r2
 8001570:	68fa      	ldr	r2, [r7, #12]
 8001572:	4313      	orrs	r3, r2
 8001574:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001576:	492f      	ldr	r1, [pc, #188]	; (8001634 <HAL_GPIO_Init+0x2bc>)
 8001578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157a:	089b      	lsrs	r3, r3, #2
 800157c:	3302      	adds	r3, #2
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d006      	beq.n	800159e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001590:	4b2d      	ldr	r3, [pc, #180]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 8001592:	689a      	ldr	r2, [r3, #8]
 8001594:	492c      	ldr	r1, [pc, #176]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	4313      	orrs	r3, r2
 800159a:	608b      	str	r3, [r1, #8]
 800159c:	e006      	b.n	80015ac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800159e:	4b2a      	ldr	r3, [pc, #168]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 80015a0:	689a      	ldr	r2, [r3, #8]
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	43db      	mvns	r3, r3
 80015a6:	4928      	ldr	r1, [pc, #160]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 80015a8:	4013      	ands	r3, r2
 80015aa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d006      	beq.n	80015c6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015b8:	4b23      	ldr	r3, [pc, #140]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 80015ba:	68da      	ldr	r2, [r3, #12]
 80015bc:	4922      	ldr	r1, [pc, #136]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	60cb      	str	r3, [r1, #12]
 80015c4:	e006      	b.n	80015d4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015c6:	4b20      	ldr	r3, [pc, #128]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 80015c8:	68da      	ldr	r2, [r3, #12]
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	43db      	mvns	r3, r3
 80015ce:	491e      	ldr	r1, [pc, #120]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 80015d0:	4013      	ands	r3, r2
 80015d2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d006      	beq.n	80015ee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015e0:	4b19      	ldr	r3, [pc, #100]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 80015e2:	685a      	ldr	r2, [r3, #4]
 80015e4:	4918      	ldr	r1, [pc, #96]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	604b      	str	r3, [r1, #4]
 80015ec:	e006      	b.n	80015fc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015ee:	4b16      	ldr	r3, [pc, #88]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 80015f0:	685a      	ldr	r2, [r3, #4]
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	43db      	mvns	r3, r3
 80015f6:	4914      	ldr	r1, [pc, #80]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 80015f8:	4013      	ands	r3, r2
 80015fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d021      	beq.n	800164c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001608:	4b0f      	ldr	r3, [pc, #60]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	490e      	ldr	r1, [pc, #56]	; (8001648 <HAL_GPIO_Init+0x2d0>)
 800160e:	69bb      	ldr	r3, [r7, #24]
 8001610:	4313      	orrs	r3, r2
 8001612:	600b      	str	r3, [r1, #0]
 8001614:	e021      	b.n	800165a <HAL_GPIO_Init+0x2e2>
 8001616:	bf00      	nop
 8001618:	10320000 	.word	0x10320000
 800161c:	10310000 	.word	0x10310000
 8001620:	10220000 	.word	0x10220000
 8001624:	10210000 	.word	0x10210000
 8001628:	10120000 	.word	0x10120000
 800162c:	10110000 	.word	0x10110000
 8001630:	40021000 	.word	0x40021000
 8001634:	40010000 	.word	0x40010000
 8001638:	40010800 	.word	0x40010800
 800163c:	40010c00 	.word	0x40010c00
 8001640:	40011000 	.word	0x40011000
 8001644:	40011400 	.word	0x40011400
 8001648:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800164c:	4b0b      	ldr	r3, [pc, #44]	; (800167c <HAL_GPIO_Init+0x304>)
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	43db      	mvns	r3, r3
 8001654:	4909      	ldr	r1, [pc, #36]	; (800167c <HAL_GPIO_Init+0x304>)
 8001656:	4013      	ands	r3, r2
 8001658:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800165a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165c:	3301      	adds	r3, #1
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001666:	fa22 f303 	lsr.w	r3, r2, r3
 800166a:	2b00      	cmp	r3, #0
 800166c:	f47f ae8e 	bne.w	800138c <HAL_GPIO_Init+0x14>
  }
}
 8001670:	bf00      	nop
 8001672:	bf00      	nop
 8001674:	372c      	adds	r7, #44	; 0x2c
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr
 800167c:	40010400 	.word	0x40010400

08001680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	807b      	strh	r3, [r7, #2]
 800168c:	4613      	mov	r3, r2
 800168e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001690:	787b      	ldrb	r3, [r7, #1]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d003      	beq.n	800169e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001696:	887a      	ldrh	r2, [r7, #2]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800169c:	e003      	b.n	80016a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800169e:	887b      	ldrh	r3, [r7, #2]
 80016a0:	041a      	lsls	r2, r3, #16
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	611a      	str	r2, [r3, #16]
}
 80016a6:	bf00      	nop
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bc80      	pop	{r7}
 80016ae:	4770      	bx	lr

080016b0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80016c2:	887a      	ldrh	r2, [r7, #2]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	4013      	ands	r3, r2
 80016c8:	041a      	lsls	r2, r3, #16
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	43d9      	mvns	r1, r3
 80016ce:	887b      	ldrh	r3, [r7, #2]
 80016d0:	400b      	ands	r3, r1
 80016d2:	431a      	orrs	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	611a      	str	r2, [r3, #16]
}
 80016d8:	bf00      	nop
 80016da:	3714      	adds	r7, #20
 80016dc:	46bd      	mov	sp, r7
 80016de:	bc80      	pop	{r7}
 80016e0:	4770      	bx	lr
	...

080016e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d101      	bne.n	80016f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e272      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f000 8087 	beq.w	8001812 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001704:	4b92      	ldr	r3, [pc, #584]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f003 030c 	and.w	r3, r3, #12
 800170c:	2b04      	cmp	r3, #4
 800170e:	d00c      	beq.n	800172a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001710:	4b8f      	ldr	r3, [pc, #572]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f003 030c 	and.w	r3, r3, #12
 8001718:	2b08      	cmp	r3, #8
 800171a:	d112      	bne.n	8001742 <HAL_RCC_OscConfig+0x5e>
 800171c:	4b8c      	ldr	r3, [pc, #560]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001728:	d10b      	bne.n	8001742 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800172a:	4b89      	ldr	r3, [pc, #548]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d06c      	beq.n	8001810 <HAL_RCC_OscConfig+0x12c>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d168      	bne.n	8001810 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e24c      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800174a:	d106      	bne.n	800175a <HAL_RCC_OscConfig+0x76>
 800174c:	4b80      	ldr	r3, [pc, #512]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a7f      	ldr	r2, [pc, #508]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001752:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001756:	6013      	str	r3, [r2, #0]
 8001758:	e02e      	b.n	80017b8 <HAL_RCC_OscConfig+0xd4>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d10c      	bne.n	800177c <HAL_RCC_OscConfig+0x98>
 8001762:	4b7b      	ldr	r3, [pc, #492]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a7a      	ldr	r2, [pc, #488]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001768:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800176c:	6013      	str	r3, [r2, #0]
 800176e:	4b78      	ldr	r3, [pc, #480]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a77      	ldr	r2, [pc, #476]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001774:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001778:	6013      	str	r3, [r2, #0]
 800177a:	e01d      	b.n	80017b8 <HAL_RCC_OscConfig+0xd4>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001784:	d10c      	bne.n	80017a0 <HAL_RCC_OscConfig+0xbc>
 8001786:	4b72      	ldr	r3, [pc, #456]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a71      	ldr	r2, [pc, #452]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 800178c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001790:	6013      	str	r3, [r2, #0]
 8001792:	4b6f      	ldr	r3, [pc, #444]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a6e      	ldr	r2, [pc, #440]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001798:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800179c:	6013      	str	r3, [r2, #0]
 800179e:	e00b      	b.n	80017b8 <HAL_RCC_OscConfig+0xd4>
 80017a0:	4b6b      	ldr	r3, [pc, #428]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a6a      	ldr	r2, [pc, #424]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 80017a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017aa:	6013      	str	r3, [r2, #0]
 80017ac:	4b68      	ldr	r3, [pc, #416]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a67      	ldr	r2, [pc, #412]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 80017b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d013      	beq.n	80017e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c0:	f7ff f8ba 	bl	8000938 <HAL_GetTick>
 80017c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017c6:	e008      	b.n	80017da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017c8:	f7ff f8b6 	bl	8000938 <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b64      	cmp	r3, #100	; 0x64
 80017d4:	d901      	bls.n	80017da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e200      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017da:	4b5d      	ldr	r3, [pc, #372]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d0f0      	beq.n	80017c8 <HAL_RCC_OscConfig+0xe4>
 80017e6:	e014      	b.n	8001812 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e8:	f7ff f8a6 	bl	8000938 <HAL_GetTick>
 80017ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ee:	e008      	b.n	8001802 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f0:	f7ff f8a2 	bl	8000938 <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b64      	cmp	r3, #100	; 0x64
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e1ec      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001802:	4b53      	ldr	r3, [pc, #332]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d1f0      	bne.n	80017f0 <HAL_RCC_OscConfig+0x10c>
 800180e:	e000      	b.n	8001812 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d063      	beq.n	80018e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800181e:	4b4c      	ldr	r3, [pc, #304]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f003 030c 	and.w	r3, r3, #12
 8001826:	2b00      	cmp	r3, #0
 8001828:	d00b      	beq.n	8001842 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800182a:	4b49      	ldr	r3, [pc, #292]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f003 030c 	and.w	r3, r3, #12
 8001832:	2b08      	cmp	r3, #8
 8001834:	d11c      	bne.n	8001870 <HAL_RCC_OscConfig+0x18c>
 8001836:	4b46      	ldr	r3, [pc, #280]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d116      	bne.n	8001870 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001842:	4b43      	ldr	r3, [pc, #268]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d005      	beq.n	800185a <HAL_RCC_OscConfig+0x176>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	691b      	ldr	r3, [r3, #16]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d001      	beq.n	800185a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e1c0      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800185a:	4b3d      	ldr	r3, [pc, #244]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	4939      	ldr	r1, [pc, #228]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 800186a:	4313      	orrs	r3, r2
 800186c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800186e:	e03a      	b.n	80018e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d020      	beq.n	80018ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001878:	4b36      	ldr	r3, [pc, #216]	; (8001954 <HAL_RCC_OscConfig+0x270>)
 800187a:	2201      	movs	r2, #1
 800187c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187e:	f7ff f85b 	bl	8000938 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001884:	e008      	b.n	8001898 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001886:	f7ff f857 	bl	8000938 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d901      	bls.n	8001898 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e1a1      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001898:	4b2d      	ldr	r3, [pc, #180]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0302 	and.w	r3, r3, #2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d0f0      	beq.n	8001886 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018a4:	4b2a      	ldr	r3, [pc, #168]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	695b      	ldr	r3, [r3, #20]
 80018b0:	00db      	lsls	r3, r3, #3
 80018b2:	4927      	ldr	r1, [pc, #156]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	600b      	str	r3, [r1, #0]
 80018b8:	e015      	b.n	80018e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ba:	4b26      	ldr	r3, [pc, #152]	; (8001954 <HAL_RCC_OscConfig+0x270>)
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c0:	f7ff f83a 	bl	8000938 <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018c8:	f7ff f836 	bl	8000938 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e180      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018da:	4b1d      	ldr	r3, [pc, #116]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1f0      	bne.n	80018c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0308 	and.w	r3, r3, #8
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d03a      	beq.n	8001968 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d019      	beq.n	800192e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018fa:	4b17      	ldr	r3, [pc, #92]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 80018fc:	2201      	movs	r2, #1
 80018fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001900:	f7ff f81a 	bl	8000938 <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001908:	f7ff f816 	bl	8000938 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e160      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800191a:	4b0d      	ldr	r3, [pc, #52]	; (8001950 <HAL_RCC_OscConfig+0x26c>)
 800191c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d0f0      	beq.n	8001908 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001926:	2001      	movs	r0, #1
 8001928:	f000 fa9c 	bl	8001e64 <RCC_Delay>
 800192c:	e01c      	b.n	8001968 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800192e:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001934:	f7ff f800 	bl	8000938 <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800193a:	e00f      	b.n	800195c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800193c:	f7fe fffc 	bl	8000938 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b02      	cmp	r3, #2
 8001948:	d908      	bls.n	800195c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e146      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
 800194e:	bf00      	nop
 8001950:	40021000 	.word	0x40021000
 8001954:	42420000 	.word	0x42420000
 8001958:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800195c:	4b92      	ldr	r3, [pc, #584]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 800195e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	2b00      	cmp	r3, #0
 8001966:	d1e9      	bne.n	800193c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0304 	and.w	r3, r3, #4
 8001970:	2b00      	cmp	r3, #0
 8001972:	f000 80a6 	beq.w	8001ac2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001976:	2300      	movs	r3, #0
 8001978:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800197a:	4b8b      	ldr	r3, [pc, #556]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 800197c:	69db      	ldr	r3, [r3, #28]
 800197e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d10d      	bne.n	80019a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001986:	4b88      	ldr	r3, [pc, #544]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	4a87      	ldr	r2, [pc, #540]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 800198c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001990:	61d3      	str	r3, [r2, #28]
 8001992:	4b85      	ldr	r3, [pc, #532]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199a:	60bb      	str	r3, [r7, #8]
 800199c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800199e:	2301      	movs	r3, #1
 80019a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019a2:	4b82      	ldr	r3, [pc, #520]	; (8001bac <HAL_RCC_OscConfig+0x4c8>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d118      	bne.n	80019e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019ae:	4b7f      	ldr	r3, [pc, #508]	; (8001bac <HAL_RCC_OscConfig+0x4c8>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a7e      	ldr	r2, [pc, #504]	; (8001bac <HAL_RCC_OscConfig+0x4c8>)
 80019b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019ba:	f7fe ffbd 	bl	8000938 <HAL_GetTick>
 80019be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c0:	e008      	b.n	80019d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019c2:	f7fe ffb9 	bl	8000938 <HAL_GetTick>
 80019c6:	4602      	mov	r2, r0
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	2b64      	cmp	r3, #100	; 0x64
 80019ce:	d901      	bls.n	80019d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019d0:	2303      	movs	r3, #3
 80019d2:	e103      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d4:	4b75      	ldr	r3, [pc, #468]	; (8001bac <HAL_RCC_OscConfig+0x4c8>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d0f0      	beq.n	80019c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d106      	bne.n	80019f6 <HAL_RCC_OscConfig+0x312>
 80019e8:	4b6f      	ldr	r3, [pc, #444]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 80019ea:	6a1b      	ldr	r3, [r3, #32]
 80019ec:	4a6e      	ldr	r2, [pc, #440]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	6213      	str	r3, [r2, #32]
 80019f4:	e02d      	b.n	8001a52 <HAL_RCC_OscConfig+0x36e>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d10c      	bne.n	8001a18 <HAL_RCC_OscConfig+0x334>
 80019fe:	4b6a      	ldr	r3, [pc, #424]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a00:	6a1b      	ldr	r3, [r3, #32]
 8001a02:	4a69      	ldr	r2, [pc, #420]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a04:	f023 0301 	bic.w	r3, r3, #1
 8001a08:	6213      	str	r3, [r2, #32]
 8001a0a:	4b67      	ldr	r3, [pc, #412]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	4a66      	ldr	r2, [pc, #408]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a10:	f023 0304 	bic.w	r3, r3, #4
 8001a14:	6213      	str	r3, [r2, #32]
 8001a16:	e01c      	b.n	8001a52 <HAL_RCC_OscConfig+0x36e>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	2b05      	cmp	r3, #5
 8001a1e:	d10c      	bne.n	8001a3a <HAL_RCC_OscConfig+0x356>
 8001a20:	4b61      	ldr	r3, [pc, #388]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a22:	6a1b      	ldr	r3, [r3, #32]
 8001a24:	4a60      	ldr	r2, [pc, #384]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a26:	f043 0304 	orr.w	r3, r3, #4
 8001a2a:	6213      	str	r3, [r2, #32]
 8001a2c:	4b5e      	ldr	r3, [pc, #376]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a2e:	6a1b      	ldr	r3, [r3, #32]
 8001a30:	4a5d      	ldr	r2, [pc, #372]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a32:	f043 0301 	orr.w	r3, r3, #1
 8001a36:	6213      	str	r3, [r2, #32]
 8001a38:	e00b      	b.n	8001a52 <HAL_RCC_OscConfig+0x36e>
 8001a3a:	4b5b      	ldr	r3, [pc, #364]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	4a5a      	ldr	r2, [pc, #360]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a40:	f023 0301 	bic.w	r3, r3, #1
 8001a44:	6213      	str	r3, [r2, #32]
 8001a46:	4b58      	ldr	r3, [pc, #352]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a48:	6a1b      	ldr	r3, [r3, #32]
 8001a4a:	4a57      	ldr	r2, [pc, #348]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a4c:	f023 0304 	bic.w	r3, r3, #4
 8001a50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	68db      	ldr	r3, [r3, #12]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d015      	beq.n	8001a86 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a5a:	f7fe ff6d 	bl	8000938 <HAL_GetTick>
 8001a5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a60:	e00a      	b.n	8001a78 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a62:	f7fe ff69 	bl	8000938 <HAL_GetTick>
 8001a66:	4602      	mov	r2, r0
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d901      	bls.n	8001a78 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a74:	2303      	movs	r3, #3
 8001a76:	e0b1      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a78:	4b4b      	ldr	r3, [pc, #300]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	f003 0302 	and.w	r3, r3, #2
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d0ee      	beq.n	8001a62 <HAL_RCC_OscConfig+0x37e>
 8001a84:	e014      	b.n	8001ab0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a86:	f7fe ff57 	bl	8000938 <HAL_GetTick>
 8001a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a8c:	e00a      	b.n	8001aa4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a8e:	f7fe ff53 	bl	8000938 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d901      	bls.n	8001aa4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	e09b      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aa4:	4b40      	ldr	r3, [pc, #256]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001aa6:	6a1b      	ldr	r3, [r3, #32]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1ee      	bne.n	8001a8e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ab0:	7dfb      	ldrb	r3, [r7, #23]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d105      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ab6:	4b3c      	ldr	r3, [pc, #240]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	4a3b      	ldr	r2, [pc, #236]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001abc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ac0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f000 8087 	beq.w	8001bda <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001acc:	4b36      	ldr	r3, [pc, #216]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 030c 	and.w	r3, r3, #12
 8001ad4:	2b08      	cmp	r3, #8
 8001ad6:	d061      	beq.n	8001b9c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	69db      	ldr	r3, [r3, #28]
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d146      	bne.n	8001b6e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae0:	4b33      	ldr	r3, [pc, #204]	; (8001bb0 <HAL_RCC_OscConfig+0x4cc>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae6:	f7fe ff27 	bl	8000938 <HAL_GetTick>
 8001aea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aec:	e008      	b.n	8001b00 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aee:	f7fe ff23 	bl	8000938 <HAL_GetTick>
 8001af2:	4602      	mov	r2, r0
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d901      	bls.n	8001b00 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e06d      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b00:	4b29      	ldr	r3, [pc, #164]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d1f0      	bne.n	8001aee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
 8001b10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b14:	d108      	bne.n	8001b28 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b16:	4b24      	ldr	r3, [pc, #144]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	4921      	ldr	r1, [pc, #132]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001b24:	4313      	orrs	r3, r2
 8001b26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b28:	4b1f      	ldr	r3, [pc, #124]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6a19      	ldr	r1, [r3, #32]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b38:	430b      	orrs	r3, r1
 8001b3a:	491b      	ldr	r1, [pc, #108]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b40:	4b1b      	ldr	r3, [pc, #108]	; (8001bb0 <HAL_RCC_OscConfig+0x4cc>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b46:	f7fe fef7 	bl	8000938 <HAL_GetTick>
 8001b4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b4c:	e008      	b.n	8001b60 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b4e:	f7fe fef3 	bl	8000938 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d901      	bls.n	8001b60 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e03d      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b60:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d0f0      	beq.n	8001b4e <HAL_RCC_OscConfig+0x46a>
 8001b6c:	e035      	b.n	8001bda <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b6e:	4b10      	ldr	r3, [pc, #64]	; (8001bb0 <HAL_RCC_OscConfig+0x4cc>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b74:	f7fe fee0 	bl	8000938 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b7c:	f7fe fedc 	bl	8000938 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e026      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b8e:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <HAL_RCC_OscConfig+0x4c4>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d1f0      	bne.n	8001b7c <HAL_RCC_OscConfig+0x498>
 8001b9a:	e01e      	b.n	8001bda <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	69db      	ldr	r3, [r3, #28]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d107      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e019      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	40007000 	.word	0x40007000
 8001bb0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bb4:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <HAL_RCC_OscConfig+0x500>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d106      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d001      	beq.n	8001bda <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e000      	b.n	8001bdc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40021000 	.word	0x40021000

08001be8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d101      	bne.n	8001bfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e0d0      	b.n	8001d9e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bfc:	4b6a      	ldr	r3, [pc, #424]	; (8001da8 <HAL_RCC_ClockConfig+0x1c0>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0307 	and.w	r3, r3, #7
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d910      	bls.n	8001c2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c0a:	4b67      	ldr	r3, [pc, #412]	; (8001da8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f023 0207 	bic.w	r2, r3, #7
 8001c12:	4965      	ldr	r1, [pc, #404]	; (8001da8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c1a:	4b63      	ldr	r3, [pc, #396]	; (8001da8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d001      	beq.n	8001c2c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e0b8      	b.n	8001d9e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0302 	and.w	r3, r3, #2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d020      	beq.n	8001c7a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d005      	beq.n	8001c50 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c44:	4b59      	ldr	r3, [pc, #356]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	4a58      	ldr	r2, [pc, #352]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001c4a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c4e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0308 	and.w	r3, r3, #8
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d005      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c5c:	4b53      	ldr	r3, [pc, #332]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	4a52      	ldr	r2, [pc, #328]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001c62:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c66:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c68:	4b50      	ldr	r3, [pc, #320]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	494d      	ldr	r1, [pc, #308]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001c76:	4313      	orrs	r3, r2
 8001c78:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d040      	beq.n	8001d08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d107      	bne.n	8001c9e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c8e:	4b47      	ldr	r3, [pc, #284]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d115      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e07f      	b.n	8001d9e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d107      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ca6:	4b41      	ldr	r3, [pc, #260]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d109      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e073      	b.n	8001d9e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb6:	4b3d      	ldr	r3, [pc, #244]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0302 	and.w	r3, r3, #2
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d101      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e06b      	b.n	8001d9e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cc6:	4b39      	ldr	r3, [pc, #228]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f023 0203 	bic.w	r2, r3, #3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	4936      	ldr	r1, [pc, #216]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cd8:	f7fe fe2e 	bl	8000938 <HAL_GetTick>
 8001cdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cde:	e00a      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce0:	f7fe fe2a 	bl	8000938 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e053      	b.n	8001d9e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cf6:	4b2d      	ldr	r3, [pc, #180]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f003 020c 	and.w	r2, r3, #12
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d1eb      	bne.n	8001ce0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d08:	4b27      	ldr	r3, [pc, #156]	; (8001da8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0307 	and.w	r3, r3, #7
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d210      	bcs.n	8001d38 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d16:	4b24      	ldr	r3, [pc, #144]	; (8001da8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f023 0207 	bic.w	r2, r3, #7
 8001d1e:	4922      	ldr	r1, [pc, #136]	; (8001da8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d26:	4b20      	ldr	r3, [pc, #128]	; (8001da8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0307 	and.w	r3, r3, #7
 8001d2e:	683a      	ldr	r2, [r7, #0]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d001      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e032      	b.n	8001d9e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d008      	beq.n	8001d56 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d44:	4b19      	ldr	r3, [pc, #100]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	4916      	ldr	r1, [pc, #88]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0308 	and.w	r3, r3, #8
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d009      	beq.n	8001d76 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d62:	4b12      	ldr	r3, [pc, #72]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	490e      	ldr	r1, [pc, #56]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001d72:	4313      	orrs	r3, r2
 8001d74:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d76:	f000 f821 	bl	8001dbc <HAL_RCC_GetSysClockFreq>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	4b0b      	ldr	r3, [pc, #44]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	091b      	lsrs	r3, r3, #4
 8001d82:	f003 030f 	and.w	r3, r3, #15
 8001d86:	490a      	ldr	r1, [pc, #40]	; (8001db0 <HAL_RCC_ClockConfig+0x1c8>)
 8001d88:	5ccb      	ldrb	r3, [r1, r3]
 8001d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d8e:	4a09      	ldr	r2, [pc, #36]	; (8001db4 <HAL_RCC_ClockConfig+0x1cc>)
 8001d90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d92:	4b09      	ldr	r3, [pc, #36]	; (8001db8 <HAL_RCC_ClockConfig+0x1d0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7fe fd8c 	bl	80008b4 <HAL_InitTick>

  return HAL_OK;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40022000 	.word	0x40022000
 8001dac:	40021000 	.word	0x40021000
 8001db0:	080037c0 	.word	0x080037c0
 8001db4:	20000000 	.word	0x20000000
 8001db8:	20000004 	.word	0x20000004

08001dbc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b087      	sub	sp, #28
 8001dc0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60fb      	str	r3, [r7, #12]
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60bb      	str	r3, [r7, #8]
 8001dca:	2300      	movs	r3, #0
 8001dcc:	617b      	str	r3, [r7, #20]
 8001dce:	2300      	movs	r3, #0
 8001dd0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001dd6:	4b1e      	ldr	r3, [pc, #120]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x94>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f003 030c 	and.w	r3, r3, #12
 8001de2:	2b04      	cmp	r3, #4
 8001de4:	d002      	beq.n	8001dec <HAL_RCC_GetSysClockFreq+0x30>
 8001de6:	2b08      	cmp	r3, #8
 8001de8:	d003      	beq.n	8001df2 <HAL_RCC_GetSysClockFreq+0x36>
 8001dea:	e027      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dec:	4b19      	ldr	r3, [pc, #100]	; (8001e54 <HAL_RCC_GetSysClockFreq+0x98>)
 8001dee:	613b      	str	r3, [r7, #16]
      break;
 8001df0:	e027      	b.n	8001e42 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	0c9b      	lsrs	r3, r3, #18
 8001df6:	f003 030f 	and.w	r3, r3, #15
 8001dfa:	4a17      	ldr	r2, [pc, #92]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001dfc:	5cd3      	ldrb	r3, [r2, r3]
 8001dfe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d010      	beq.n	8001e2c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e0a:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	0c5b      	lsrs	r3, r3, #17
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	4a11      	ldr	r2, [pc, #68]	; (8001e5c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e16:	5cd3      	ldrb	r3, [r2, r3]
 8001e18:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a0d      	ldr	r2, [pc, #52]	; (8001e54 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e1e:	fb03 f202 	mul.w	r2, r3, r2
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e28:	617b      	str	r3, [r7, #20]
 8001e2a:	e004      	b.n	8001e36 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a0c      	ldr	r2, [pc, #48]	; (8001e60 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e30:	fb02 f303 	mul.w	r3, r2, r3
 8001e34:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	613b      	str	r3, [r7, #16]
      break;
 8001e3a:	e002      	b.n	8001e42 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e3c:	4b05      	ldr	r3, [pc, #20]	; (8001e54 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e3e:	613b      	str	r3, [r7, #16]
      break;
 8001e40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e42:	693b      	ldr	r3, [r7, #16]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	371c      	adds	r7, #28
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bc80      	pop	{r7}
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	40021000 	.word	0x40021000
 8001e54:	007a1200 	.word	0x007a1200
 8001e58:	080037d0 	.word	0x080037d0
 8001e5c:	080037e0 	.word	0x080037e0
 8001e60:	003d0900 	.word	0x003d0900

08001e64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e6c:	4b0a      	ldr	r3, [pc, #40]	; (8001e98 <RCC_Delay+0x34>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <RCC_Delay+0x38>)
 8001e72:	fba2 2303 	umull	r2, r3, r2, r3
 8001e76:	0a5b      	lsrs	r3, r3, #9
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	fb02 f303 	mul.w	r3, r2, r3
 8001e7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e80:	bf00      	nop
  }
  while (Delay --);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	1e5a      	subs	r2, r3, #1
 8001e86:	60fa      	str	r2, [r7, #12]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d1f9      	bne.n	8001e80 <RCC_Delay+0x1c>
}
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
 8001e90:	3714      	adds	r7, #20
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr
 8001e98:	20000000 	.word	0x20000000
 8001e9c:	10624dd3 	.word	0x10624dd3

08001ea0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	2300      	movs	r3, #0
 8001eae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0301 	and.w	r3, r3, #1
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d07d      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ec0:	4b4f      	ldr	r3, [pc, #316]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ec2:	69db      	ldr	r3, [r3, #28]
 8001ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d10d      	bne.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ecc:	4b4c      	ldr	r3, [pc, #304]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ece:	69db      	ldr	r3, [r3, #28]
 8001ed0:	4a4b      	ldr	r2, [pc, #300]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ed2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ed6:	61d3      	str	r3, [r2, #28]
 8001ed8:	4b49      	ldr	r3, [pc, #292]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001eda:	69db      	ldr	r3, [r3, #28]
 8001edc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ee8:	4b46      	ldr	r3, [pc, #280]	; (8002004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d118      	bne.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ef4:	4b43      	ldr	r3, [pc, #268]	; (8002004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a42      	ldr	r2, [pc, #264]	; (8002004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001efa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001efe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f00:	f7fe fd1a 	bl	8000938 <HAL_GetTick>
 8001f04:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f06:	e008      	b.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f08:	f7fe fd16 	bl	8000938 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b64      	cmp	r3, #100	; 0x64
 8001f14:	d901      	bls.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e06d      	b.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f1a:	4b3a      	ldr	r3, [pc, #232]	; (8002004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d0f0      	beq.n	8001f08 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f26:	4b36      	ldr	r3, [pc, #216]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f28:	6a1b      	ldr	r3, [r3, #32]
 8001f2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f2e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d02e      	beq.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f3e:	68fa      	ldr	r2, [r7, #12]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d027      	beq.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f44:	4b2e      	ldr	r3, [pc, #184]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f46:	6a1b      	ldr	r3, [r3, #32]
 8001f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f4c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f4e:	4b2e      	ldr	r3, [pc, #184]	; (8002008 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001f50:	2201      	movs	r2, #1
 8001f52:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f54:	4b2c      	ldr	r3, [pc, #176]	; (8002008 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001f5a:	4a29      	ldr	r2, [pc, #164]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d014      	beq.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6a:	f7fe fce5 	bl	8000938 <HAL_GetTick>
 8001f6e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f70:	e00a      	b.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f72:	f7fe fce1 	bl	8000938 <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e036      	b.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f88:	4b1d      	ldr	r3, [pc, #116]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f8a:	6a1b      	ldr	r3, [r3, #32]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0ee      	beq.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f94:	4b1a      	ldr	r3, [pc, #104]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	4917      	ldr	r1, [pc, #92]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001fa6:	7dfb      	ldrb	r3, [r7, #23]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d105      	bne.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fac:	4b14      	ldr	r3, [pc, #80]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fae:	69db      	ldr	r3, [r3, #28]
 8001fb0:	4a13      	ldr	r2, [pc, #76]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fb6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0302 	and.w	r3, r3, #2
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d008      	beq.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001fc4:	4b0e      	ldr	r3, [pc, #56]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	490b      	ldr	r1, [pc, #44]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0310 	and.w	r3, r3, #16
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d008      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fe2:	4b07      	ldr	r3, [pc, #28]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	4904      	ldr	r1, [pc, #16]	; (8002000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3718      	adds	r7, #24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40021000 	.word	0x40021000
 8002004:	40007000 	.word	0x40007000
 8002008:	42420440 	.word	0x42420440

0800200c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d101      	bne.n	800201e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e041      	b.n	80020a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d106      	bne.n	8002038 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7fe fad6 	bl	80005e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2202      	movs	r2, #2
 800203c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3304      	adds	r3, #4
 8002048:	4619      	mov	r1, r3
 800204a:	4610      	mov	r0, r2
 800204c:	f000 fa74 	bl	8002538 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2201      	movs	r2, #1
 8002094:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
	...

080020ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d001      	beq.n	80020c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e03a      	b.n	800213a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2202      	movs	r2, #2
 80020c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68da      	ldr	r2, [r3, #12]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a18      	ldr	r2, [pc, #96]	; (8002144 <HAL_TIM_Base_Start_IT+0x98>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d00e      	beq.n	8002104 <HAL_TIM_Base_Start_IT+0x58>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020ee:	d009      	beq.n	8002104 <HAL_TIM_Base_Start_IT+0x58>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a14      	ldr	r2, [pc, #80]	; (8002148 <HAL_TIM_Base_Start_IT+0x9c>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d004      	beq.n	8002104 <HAL_TIM_Base_Start_IT+0x58>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a13      	ldr	r2, [pc, #76]	; (800214c <HAL_TIM_Base_Start_IT+0xa0>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d111      	bne.n	8002128 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f003 0307 	and.w	r3, r3, #7
 800210e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2b06      	cmp	r3, #6
 8002114:	d010      	beq.n	8002138 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f042 0201 	orr.w	r2, r2, #1
 8002124:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002126:	e007      	b.n	8002138 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f042 0201 	orr.w	r2, r2, #1
 8002136:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3714      	adds	r7, #20
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr
 8002144:	40012c00 	.word	0x40012c00
 8002148:	40000400 	.word	0x40000400
 800214c:	40000800 	.word	0x40000800

08002150 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b02      	cmp	r3, #2
 8002164:	d122      	bne.n	80021ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	f003 0302 	and.w	r3, r3, #2
 8002170:	2b02      	cmp	r3, #2
 8002172:	d11b      	bne.n	80021ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f06f 0202 	mvn.w	r2, #2
 800217c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2201      	movs	r2, #1
 8002182:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	f003 0303 	and.w	r3, r3, #3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d003      	beq.n	800219a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f000 f9b4 	bl	8002500 <HAL_TIM_IC_CaptureCallback>
 8002198:	e005      	b.n	80021a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 f9a7 	bl	80024ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 f9b6 	bl	8002512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	f003 0304 	and.w	r3, r3, #4
 80021b6:	2b04      	cmp	r3, #4
 80021b8:	d122      	bne.n	8002200 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	f003 0304 	and.w	r3, r3, #4
 80021c4:	2b04      	cmp	r3, #4
 80021c6:	d11b      	bne.n	8002200 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f06f 0204 	mvn.w	r2, #4
 80021d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2202      	movs	r2, #2
 80021d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f98a 	bl	8002500 <HAL_TIM_IC_CaptureCallback>
 80021ec:	e005      	b.n	80021fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 f97d 	bl	80024ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f000 f98c 	bl	8002512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	f003 0308 	and.w	r3, r3, #8
 800220a:	2b08      	cmp	r3, #8
 800220c:	d122      	bne.n	8002254 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	f003 0308 	and.w	r3, r3, #8
 8002218:	2b08      	cmp	r3, #8
 800221a:	d11b      	bne.n	8002254 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f06f 0208 	mvn.w	r2, #8
 8002224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2204      	movs	r2, #4
 800222a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	f003 0303 	and.w	r3, r3, #3
 8002236:	2b00      	cmp	r3, #0
 8002238:	d003      	beq.n	8002242 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f000 f960 	bl	8002500 <HAL_TIM_IC_CaptureCallback>
 8002240:	e005      	b.n	800224e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 f953 	bl	80024ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f000 f962 	bl	8002512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	f003 0310 	and.w	r3, r3, #16
 800225e:	2b10      	cmp	r3, #16
 8002260:	d122      	bne.n	80022a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	f003 0310 	and.w	r3, r3, #16
 800226c:	2b10      	cmp	r3, #16
 800226e:	d11b      	bne.n	80022a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f06f 0210 	mvn.w	r2, #16
 8002278:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2208      	movs	r2, #8
 800227e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f000 f936 	bl	8002500 <HAL_TIM_IC_CaptureCallback>
 8002294:	e005      	b.n	80022a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f000 f929 	bl	80024ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f000 f938 	bl	8002512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d10e      	bne.n	80022d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	f003 0301 	and.w	r3, r3, #1
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d107      	bne.n	80022d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f06f 0201 	mvn.w	r2, #1
 80022cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f7fe f8e4 	bl	800049c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022de:	2b80      	cmp	r3, #128	; 0x80
 80022e0:	d10e      	bne.n	8002300 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022ec:	2b80      	cmp	r3, #128	; 0x80
 80022ee:	d107      	bne.n	8002300 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80022f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 fa7b 	bl	80027f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800230a:	2b40      	cmp	r3, #64	; 0x40
 800230c:	d10e      	bne.n	800232c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002318:	2b40      	cmp	r3, #64	; 0x40
 800231a:	d107      	bne.n	800232c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f000 f8fc 	bl	8002524 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	f003 0320 	and.w	r3, r3, #32
 8002336:	2b20      	cmp	r3, #32
 8002338:	d10e      	bne.n	8002358 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	f003 0320 	and.w	r3, r3, #32
 8002344:	2b20      	cmp	r3, #32
 8002346:	d107      	bne.n	8002358 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f06f 0220 	mvn.w	r2, #32
 8002350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 fa46 	bl	80027e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002358:	bf00      	nop
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800236a:	2300      	movs	r3, #0
 800236c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002374:	2b01      	cmp	r3, #1
 8002376:	d101      	bne.n	800237c <HAL_TIM_ConfigClockSource+0x1c>
 8002378:	2302      	movs	r3, #2
 800237a:	e0b4      	b.n	80024e6 <HAL_TIM_ConfigClockSource+0x186>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2202      	movs	r2, #2
 8002388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800239a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80023a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68ba      	ldr	r2, [r7, #8]
 80023aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023b4:	d03e      	beq.n	8002434 <HAL_TIM_ConfigClockSource+0xd4>
 80023b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023ba:	f200 8087 	bhi.w	80024cc <HAL_TIM_ConfigClockSource+0x16c>
 80023be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023c2:	f000 8086 	beq.w	80024d2 <HAL_TIM_ConfigClockSource+0x172>
 80023c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023ca:	d87f      	bhi.n	80024cc <HAL_TIM_ConfigClockSource+0x16c>
 80023cc:	2b70      	cmp	r3, #112	; 0x70
 80023ce:	d01a      	beq.n	8002406 <HAL_TIM_ConfigClockSource+0xa6>
 80023d0:	2b70      	cmp	r3, #112	; 0x70
 80023d2:	d87b      	bhi.n	80024cc <HAL_TIM_ConfigClockSource+0x16c>
 80023d4:	2b60      	cmp	r3, #96	; 0x60
 80023d6:	d050      	beq.n	800247a <HAL_TIM_ConfigClockSource+0x11a>
 80023d8:	2b60      	cmp	r3, #96	; 0x60
 80023da:	d877      	bhi.n	80024cc <HAL_TIM_ConfigClockSource+0x16c>
 80023dc:	2b50      	cmp	r3, #80	; 0x50
 80023de:	d03c      	beq.n	800245a <HAL_TIM_ConfigClockSource+0xfa>
 80023e0:	2b50      	cmp	r3, #80	; 0x50
 80023e2:	d873      	bhi.n	80024cc <HAL_TIM_ConfigClockSource+0x16c>
 80023e4:	2b40      	cmp	r3, #64	; 0x40
 80023e6:	d058      	beq.n	800249a <HAL_TIM_ConfigClockSource+0x13a>
 80023e8:	2b40      	cmp	r3, #64	; 0x40
 80023ea:	d86f      	bhi.n	80024cc <HAL_TIM_ConfigClockSource+0x16c>
 80023ec:	2b30      	cmp	r3, #48	; 0x30
 80023ee:	d064      	beq.n	80024ba <HAL_TIM_ConfigClockSource+0x15a>
 80023f0:	2b30      	cmp	r3, #48	; 0x30
 80023f2:	d86b      	bhi.n	80024cc <HAL_TIM_ConfigClockSource+0x16c>
 80023f4:	2b20      	cmp	r3, #32
 80023f6:	d060      	beq.n	80024ba <HAL_TIM_ConfigClockSource+0x15a>
 80023f8:	2b20      	cmp	r3, #32
 80023fa:	d867      	bhi.n	80024cc <HAL_TIM_ConfigClockSource+0x16c>
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d05c      	beq.n	80024ba <HAL_TIM_ConfigClockSource+0x15a>
 8002400:	2b10      	cmp	r3, #16
 8002402:	d05a      	beq.n	80024ba <HAL_TIM_ConfigClockSource+0x15a>
 8002404:	e062      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6818      	ldr	r0, [r3, #0]
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	6899      	ldr	r1, [r3, #8]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685a      	ldr	r2, [r3, #4]
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	f000 f968 	bl	80026ea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002428:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	609a      	str	r2, [r3, #8]
      break;
 8002432:	e04f      	b.n	80024d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6818      	ldr	r0, [r3, #0]
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	6899      	ldr	r1, [r3, #8]
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685a      	ldr	r2, [r3, #4]
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	f000 f951 	bl	80026ea <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002456:	609a      	str	r2, [r3, #8]
      break;
 8002458:	e03c      	b.n	80024d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6818      	ldr	r0, [r3, #0]
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	6859      	ldr	r1, [r3, #4]
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	461a      	mov	r2, r3
 8002468:	f000 f8c8 	bl	80025fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2150      	movs	r1, #80	; 0x50
 8002472:	4618      	mov	r0, r3
 8002474:	f000 f91f 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 8002478:	e02c      	b.n	80024d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6818      	ldr	r0, [r3, #0]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	6859      	ldr	r1, [r3, #4]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	461a      	mov	r2, r3
 8002488:	f000 f8e6 	bl	8002658 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2160      	movs	r1, #96	; 0x60
 8002492:	4618      	mov	r0, r3
 8002494:	f000 f90f 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 8002498:	e01c      	b.n	80024d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6818      	ldr	r0, [r3, #0]
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	6859      	ldr	r1, [r3, #4]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	461a      	mov	r2, r3
 80024a8:	f000 f8a8 	bl	80025fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2140      	movs	r1, #64	; 0x40
 80024b2:	4618      	mov	r0, r3
 80024b4:	f000 f8ff 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 80024b8:	e00c      	b.n	80024d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4619      	mov	r1, r3
 80024c4:	4610      	mov	r0, r2
 80024c6:	f000 f8f6 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 80024ca:	e003      	b.n	80024d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	73fb      	strb	r3, [r7, #15]
      break;
 80024d0:	e000      	b.n	80024d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80024d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024f6:	bf00      	nop
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr

08002500 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002508:	bf00      	nop
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	bc80      	pop	{r7}
 8002510:	4770      	bx	lr

08002512 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002512:	b480      	push	{r7}
 8002514:	b083      	sub	sp, #12
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr

08002524 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr
	...

08002538 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002538:	b480      	push	{r7}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4a29      	ldr	r2, [pc, #164]	; (80025f0 <TIM_Base_SetConfig+0xb8>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d00b      	beq.n	8002568 <TIM_Base_SetConfig+0x30>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002556:	d007      	beq.n	8002568 <TIM_Base_SetConfig+0x30>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4a26      	ldr	r2, [pc, #152]	; (80025f4 <TIM_Base_SetConfig+0xbc>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d003      	beq.n	8002568 <TIM_Base_SetConfig+0x30>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a25      	ldr	r2, [pc, #148]	; (80025f8 <TIM_Base_SetConfig+0xc0>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d108      	bne.n	800257a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800256e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	4313      	orrs	r3, r2
 8002578:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a1c      	ldr	r2, [pc, #112]	; (80025f0 <TIM_Base_SetConfig+0xb8>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d00b      	beq.n	800259a <TIM_Base_SetConfig+0x62>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002588:	d007      	beq.n	800259a <TIM_Base_SetConfig+0x62>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a19      	ldr	r2, [pc, #100]	; (80025f4 <TIM_Base_SetConfig+0xbc>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d003      	beq.n	800259a <TIM_Base_SetConfig+0x62>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a18      	ldr	r2, [pc, #96]	; (80025f8 <TIM_Base_SetConfig+0xc0>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d108      	bne.n	80025ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	68fa      	ldr	r2, [r7, #12]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68fa      	ldr	r2, [r7, #12]
 80025be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a07      	ldr	r2, [pc, #28]	; (80025f0 <TIM_Base_SetConfig+0xb8>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d103      	bne.n	80025e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	691a      	ldr	r2, [r3, #16]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	615a      	str	r2, [r3, #20]
}
 80025e6:	bf00      	nop
 80025e8:	3714      	adds	r7, #20
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr
 80025f0:	40012c00 	.word	0x40012c00
 80025f4:	40000400 	.word	0x40000400
 80025f8:	40000800 	.word	0x40000800

080025fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b087      	sub	sp, #28
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a1b      	ldr	r3, [r3, #32]
 8002612:	f023 0201 	bic.w	r2, r3, #1
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	4313      	orrs	r3, r2
 8002630:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f023 030a 	bic.w	r3, r3, #10
 8002638:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	4313      	orrs	r3, r2
 8002640:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	621a      	str	r2, [r3, #32]
}
 800264e:	bf00      	nop
 8002650:	371c      	adds	r7, #28
 8002652:	46bd      	mov	sp, r7
 8002654:	bc80      	pop	{r7}
 8002656:	4770      	bx	lr

08002658 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002658:	b480      	push	{r7}
 800265a:	b087      	sub	sp, #28
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	f023 0210 	bic.w	r2, r3, #16
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	031b      	lsls	r3, r3, #12
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	4313      	orrs	r3, r2
 800268c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002694:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	011b      	lsls	r3, r3, #4
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	4313      	orrs	r3, r2
 800269e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	621a      	str	r2, [r3, #32]
}
 80026ac:	bf00      	nop
 80026ae:	371c      	adds	r7, #28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr

080026b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b085      	sub	sp, #20
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
 80026be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	f043 0307 	orr.w	r3, r3, #7
 80026d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68fa      	ldr	r2, [r7, #12]
 80026de:	609a      	str	r2, [r3, #8]
}
 80026e0:	bf00      	nop
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr

080026ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b087      	sub	sp, #28
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	60f8      	str	r0, [r7, #12]
 80026f2:	60b9      	str	r1, [r7, #8]
 80026f4:	607a      	str	r2, [r7, #4]
 80026f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002704:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	021a      	lsls	r2, r3, #8
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	431a      	orrs	r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	4313      	orrs	r3, r2
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	4313      	orrs	r3, r2
 8002716:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	609a      	str	r2, [r3, #8]
}
 800271e:	bf00      	nop
 8002720:	371c      	adds	r7, #28
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr

08002728 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002738:	2b01      	cmp	r3, #1
 800273a:	d101      	bne.n	8002740 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800273c:	2302      	movs	r3, #2
 800273e:	e046      	b.n	80027ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2202      	movs	r2, #2
 800274c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002766:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	4313      	orrs	r3, r2
 8002770:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a16      	ldr	r2, [pc, #88]	; (80027d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d00e      	beq.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800278c:	d009      	beq.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a12      	ldr	r2, [pc, #72]	; (80027dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d004      	beq.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a10      	ldr	r2, [pc, #64]	; (80027e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d10c      	bne.n	80027bc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	68ba      	ldr	r2, [r7, #8]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3714      	adds	r7, #20
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr
 80027d8:	40012c00 	.word	0x40012c00
 80027dc:	40000400 	.word	0x40000400
 80027e0:	40000800 	.word	0x40000800

080027e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bc80      	pop	{r7}
 80027f4:	4770      	bx	lr

080027f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027fe:	bf00      	nop
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <__errno>:
 8002808:	4b01      	ldr	r3, [pc, #4]	; (8002810 <__errno+0x8>)
 800280a:	6818      	ldr	r0, [r3, #0]
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	2000000c 	.word	0x2000000c

08002814 <__libc_init_array>:
 8002814:	b570      	push	{r4, r5, r6, lr}
 8002816:	2600      	movs	r6, #0
 8002818:	4d0c      	ldr	r5, [pc, #48]	; (800284c <__libc_init_array+0x38>)
 800281a:	4c0d      	ldr	r4, [pc, #52]	; (8002850 <__libc_init_array+0x3c>)
 800281c:	1b64      	subs	r4, r4, r5
 800281e:	10a4      	asrs	r4, r4, #2
 8002820:	42a6      	cmp	r6, r4
 8002822:	d109      	bne.n	8002838 <__libc_init_array+0x24>
 8002824:	f000 ffb6 	bl	8003794 <_init>
 8002828:	2600      	movs	r6, #0
 800282a:	4d0a      	ldr	r5, [pc, #40]	; (8002854 <__libc_init_array+0x40>)
 800282c:	4c0a      	ldr	r4, [pc, #40]	; (8002858 <__libc_init_array+0x44>)
 800282e:	1b64      	subs	r4, r4, r5
 8002830:	10a4      	asrs	r4, r4, #2
 8002832:	42a6      	cmp	r6, r4
 8002834:	d105      	bne.n	8002842 <__libc_init_array+0x2e>
 8002836:	bd70      	pop	{r4, r5, r6, pc}
 8002838:	f855 3b04 	ldr.w	r3, [r5], #4
 800283c:	4798      	blx	r3
 800283e:	3601      	adds	r6, #1
 8002840:	e7ee      	b.n	8002820 <__libc_init_array+0xc>
 8002842:	f855 3b04 	ldr.w	r3, [r5], #4
 8002846:	4798      	blx	r3
 8002848:	3601      	adds	r6, #1
 800284a:	e7f2      	b.n	8002832 <__libc_init_array+0x1e>
 800284c:	0800387c 	.word	0x0800387c
 8002850:	0800387c 	.word	0x0800387c
 8002854:	0800387c 	.word	0x0800387c
 8002858:	08003880 	.word	0x08003880

0800285c <memset>:
 800285c:	4603      	mov	r3, r0
 800285e:	4402      	add	r2, r0
 8002860:	4293      	cmp	r3, r2
 8002862:	d100      	bne.n	8002866 <memset+0xa>
 8002864:	4770      	bx	lr
 8002866:	f803 1b01 	strb.w	r1, [r3], #1
 800286a:	e7f9      	b.n	8002860 <memset+0x4>

0800286c <iprintf>:
 800286c:	b40f      	push	{r0, r1, r2, r3}
 800286e:	4b0a      	ldr	r3, [pc, #40]	; (8002898 <iprintf+0x2c>)
 8002870:	b513      	push	{r0, r1, r4, lr}
 8002872:	681c      	ldr	r4, [r3, #0]
 8002874:	b124      	cbz	r4, 8002880 <iprintf+0x14>
 8002876:	69a3      	ldr	r3, [r4, #24]
 8002878:	b913      	cbnz	r3, 8002880 <iprintf+0x14>
 800287a:	4620      	mov	r0, r4
 800287c:	f000 f866 	bl	800294c <__sinit>
 8002880:	ab05      	add	r3, sp, #20
 8002882:	4620      	mov	r0, r4
 8002884:	9a04      	ldr	r2, [sp, #16]
 8002886:	68a1      	ldr	r1, [r4, #8]
 8002888:	9301      	str	r3, [sp, #4]
 800288a:	f000 f9bb 	bl	8002c04 <_vfiprintf_r>
 800288e:	b002      	add	sp, #8
 8002890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002894:	b004      	add	sp, #16
 8002896:	4770      	bx	lr
 8002898:	2000000c 	.word	0x2000000c

0800289c <std>:
 800289c:	2300      	movs	r3, #0
 800289e:	b510      	push	{r4, lr}
 80028a0:	4604      	mov	r4, r0
 80028a2:	e9c0 3300 	strd	r3, r3, [r0]
 80028a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80028aa:	6083      	str	r3, [r0, #8]
 80028ac:	8181      	strh	r1, [r0, #12]
 80028ae:	6643      	str	r3, [r0, #100]	; 0x64
 80028b0:	81c2      	strh	r2, [r0, #14]
 80028b2:	6183      	str	r3, [r0, #24]
 80028b4:	4619      	mov	r1, r3
 80028b6:	2208      	movs	r2, #8
 80028b8:	305c      	adds	r0, #92	; 0x5c
 80028ba:	f7ff ffcf 	bl	800285c <memset>
 80028be:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <std+0x38>)
 80028c0:	6224      	str	r4, [r4, #32]
 80028c2:	6263      	str	r3, [r4, #36]	; 0x24
 80028c4:	4b04      	ldr	r3, [pc, #16]	; (80028d8 <std+0x3c>)
 80028c6:	62a3      	str	r3, [r4, #40]	; 0x28
 80028c8:	4b04      	ldr	r3, [pc, #16]	; (80028dc <std+0x40>)
 80028ca:	62e3      	str	r3, [r4, #44]	; 0x2c
 80028cc:	4b04      	ldr	r3, [pc, #16]	; (80028e0 <std+0x44>)
 80028ce:	6323      	str	r3, [r4, #48]	; 0x30
 80028d0:	bd10      	pop	{r4, pc}
 80028d2:	bf00      	nop
 80028d4:	080031b1 	.word	0x080031b1
 80028d8:	080031d3 	.word	0x080031d3
 80028dc:	0800320b 	.word	0x0800320b
 80028e0:	0800322f 	.word	0x0800322f

080028e4 <_cleanup_r>:
 80028e4:	4901      	ldr	r1, [pc, #4]	; (80028ec <_cleanup_r+0x8>)
 80028e6:	f000 b8af 	b.w	8002a48 <_fwalk_reent>
 80028ea:	bf00      	nop
 80028ec:	08003501 	.word	0x08003501

080028f0 <__sfmoreglue>:
 80028f0:	2268      	movs	r2, #104	; 0x68
 80028f2:	b570      	push	{r4, r5, r6, lr}
 80028f4:	1e4d      	subs	r5, r1, #1
 80028f6:	4355      	muls	r5, r2
 80028f8:	460e      	mov	r6, r1
 80028fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80028fe:	f000 f8e5 	bl	8002acc <_malloc_r>
 8002902:	4604      	mov	r4, r0
 8002904:	b140      	cbz	r0, 8002918 <__sfmoreglue+0x28>
 8002906:	2100      	movs	r1, #0
 8002908:	e9c0 1600 	strd	r1, r6, [r0]
 800290c:	300c      	adds	r0, #12
 800290e:	60a0      	str	r0, [r4, #8]
 8002910:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002914:	f7ff ffa2 	bl	800285c <memset>
 8002918:	4620      	mov	r0, r4
 800291a:	bd70      	pop	{r4, r5, r6, pc}

0800291c <__sfp_lock_acquire>:
 800291c:	4801      	ldr	r0, [pc, #4]	; (8002924 <__sfp_lock_acquire+0x8>)
 800291e:	f000 b8b3 	b.w	8002a88 <__retarget_lock_acquire_recursive>
 8002922:	bf00      	nop
 8002924:	2000015d 	.word	0x2000015d

08002928 <__sfp_lock_release>:
 8002928:	4801      	ldr	r0, [pc, #4]	; (8002930 <__sfp_lock_release+0x8>)
 800292a:	f000 b8ae 	b.w	8002a8a <__retarget_lock_release_recursive>
 800292e:	bf00      	nop
 8002930:	2000015d 	.word	0x2000015d

08002934 <__sinit_lock_acquire>:
 8002934:	4801      	ldr	r0, [pc, #4]	; (800293c <__sinit_lock_acquire+0x8>)
 8002936:	f000 b8a7 	b.w	8002a88 <__retarget_lock_acquire_recursive>
 800293a:	bf00      	nop
 800293c:	2000015e 	.word	0x2000015e

08002940 <__sinit_lock_release>:
 8002940:	4801      	ldr	r0, [pc, #4]	; (8002948 <__sinit_lock_release+0x8>)
 8002942:	f000 b8a2 	b.w	8002a8a <__retarget_lock_release_recursive>
 8002946:	bf00      	nop
 8002948:	2000015e 	.word	0x2000015e

0800294c <__sinit>:
 800294c:	b510      	push	{r4, lr}
 800294e:	4604      	mov	r4, r0
 8002950:	f7ff fff0 	bl	8002934 <__sinit_lock_acquire>
 8002954:	69a3      	ldr	r3, [r4, #24]
 8002956:	b11b      	cbz	r3, 8002960 <__sinit+0x14>
 8002958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800295c:	f7ff bff0 	b.w	8002940 <__sinit_lock_release>
 8002960:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002964:	6523      	str	r3, [r4, #80]	; 0x50
 8002966:	4b13      	ldr	r3, [pc, #76]	; (80029b4 <__sinit+0x68>)
 8002968:	4a13      	ldr	r2, [pc, #76]	; (80029b8 <__sinit+0x6c>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	62a2      	str	r2, [r4, #40]	; 0x28
 800296e:	42a3      	cmp	r3, r4
 8002970:	bf08      	it	eq
 8002972:	2301      	moveq	r3, #1
 8002974:	4620      	mov	r0, r4
 8002976:	bf08      	it	eq
 8002978:	61a3      	streq	r3, [r4, #24]
 800297a:	f000 f81f 	bl	80029bc <__sfp>
 800297e:	6060      	str	r0, [r4, #4]
 8002980:	4620      	mov	r0, r4
 8002982:	f000 f81b 	bl	80029bc <__sfp>
 8002986:	60a0      	str	r0, [r4, #8]
 8002988:	4620      	mov	r0, r4
 800298a:	f000 f817 	bl	80029bc <__sfp>
 800298e:	2200      	movs	r2, #0
 8002990:	2104      	movs	r1, #4
 8002992:	60e0      	str	r0, [r4, #12]
 8002994:	6860      	ldr	r0, [r4, #4]
 8002996:	f7ff ff81 	bl	800289c <std>
 800299a:	2201      	movs	r2, #1
 800299c:	2109      	movs	r1, #9
 800299e:	68a0      	ldr	r0, [r4, #8]
 80029a0:	f7ff ff7c 	bl	800289c <std>
 80029a4:	2202      	movs	r2, #2
 80029a6:	2112      	movs	r1, #18
 80029a8:	68e0      	ldr	r0, [r4, #12]
 80029aa:	f7ff ff77 	bl	800289c <std>
 80029ae:	2301      	movs	r3, #1
 80029b0:	61a3      	str	r3, [r4, #24]
 80029b2:	e7d1      	b.n	8002958 <__sinit+0xc>
 80029b4:	080037e4 	.word	0x080037e4
 80029b8:	080028e5 	.word	0x080028e5

080029bc <__sfp>:
 80029bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029be:	4607      	mov	r7, r0
 80029c0:	f7ff ffac 	bl	800291c <__sfp_lock_acquire>
 80029c4:	4b1e      	ldr	r3, [pc, #120]	; (8002a40 <__sfp+0x84>)
 80029c6:	681e      	ldr	r6, [r3, #0]
 80029c8:	69b3      	ldr	r3, [r6, #24]
 80029ca:	b913      	cbnz	r3, 80029d2 <__sfp+0x16>
 80029cc:	4630      	mov	r0, r6
 80029ce:	f7ff ffbd 	bl	800294c <__sinit>
 80029d2:	3648      	adds	r6, #72	; 0x48
 80029d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80029d8:	3b01      	subs	r3, #1
 80029da:	d503      	bpl.n	80029e4 <__sfp+0x28>
 80029dc:	6833      	ldr	r3, [r6, #0]
 80029de:	b30b      	cbz	r3, 8002a24 <__sfp+0x68>
 80029e0:	6836      	ldr	r6, [r6, #0]
 80029e2:	e7f7      	b.n	80029d4 <__sfp+0x18>
 80029e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80029e8:	b9d5      	cbnz	r5, 8002a20 <__sfp+0x64>
 80029ea:	4b16      	ldr	r3, [pc, #88]	; (8002a44 <__sfp+0x88>)
 80029ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80029f0:	60e3      	str	r3, [r4, #12]
 80029f2:	6665      	str	r5, [r4, #100]	; 0x64
 80029f4:	f000 f847 	bl	8002a86 <__retarget_lock_init_recursive>
 80029f8:	f7ff ff96 	bl	8002928 <__sfp_lock_release>
 80029fc:	2208      	movs	r2, #8
 80029fe:	4629      	mov	r1, r5
 8002a00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002a04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002a08:	6025      	str	r5, [r4, #0]
 8002a0a:	61a5      	str	r5, [r4, #24]
 8002a0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002a10:	f7ff ff24 	bl	800285c <memset>
 8002a14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002a18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a20:	3468      	adds	r4, #104	; 0x68
 8002a22:	e7d9      	b.n	80029d8 <__sfp+0x1c>
 8002a24:	2104      	movs	r1, #4
 8002a26:	4638      	mov	r0, r7
 8002a28:	f7ff ff62 	bl	80028f0 <__sfmoreglue>
 8002a2c:	4604      	mov	r4, r0
 8002a2e:	6030      	str	r0, [r6, #0]
 8002a30:	2800      	cmp	r0, #0
 8002a32:	d1d5      	bne.n	80029e0 <__sfp+0x24>
 8002a34:	f7ff ff78 	bl	8002928 <__sfp_lock_release>
 8002a38:	230c      	movs	r3, #12
 8002a3a:	603b      	str	r3, [r7, #0]
 8002a3c:	e7ee      	b.n	8002a1c <__sfp+0x60>
 8002a3e:	bf00      	nop
 8002a40:	080037e4 	.word	0x080037e4
 8002a44:	ffff0001 	.word	0xffff0001

08002a48 <_fwalk_reent>:
 8002a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a4c:	4606      	mov	r6, r0
 8002a4e:	4688      	mov	r8, r1
 8002a50:	2700      	movs	r7, #0
 8002a52:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002a56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a5a:	f1b9 0901 	subs.w	r9, r9, #1
 8002a5e:	d505      	bpl.n	8002a6c <_fwalk_reent+0x24>
 8002a60:	6824      	ldr	r4, [r4, #0]
 8002a62:	2c00      	cmp	r4, #0
 8002a64:	d1f7      	bne.n	8002a56 <_fwalk_reent+0xe>
 8002a66:	4638      	mov	r0, r7
 8002a68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a6c:	89ab      	ldrh	r3, [r5, #12]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d907      	bls.n	8002a82 <_fwalk_reent+0x3a>
 8002a72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002a76:	3301      	adds	r3, #1
 8002a78:	d003      	beq.n	8002a82 <_fwalk_reent+0x3a>
 8002a7a:	4629      	mov	r1, r5
 8002a7c:	4630      	mov	r0, r6
 8002a7e:	47c0      	blx	r8
 8002a80:	4307      	orrs	r7, r0
 8002a82:	3568      	adds	r5, #104	; 0x68
 8002a84:	e7e9      	b.n	8002a5a <_fwalk_reent+0x12>

08002a86 <__retarget_lock_init_recursive>:
 8002a86:	4770      	bx	lr

08002a88 <__retarget_lock_acquire_recursive>:
 8002a88:	4770      	bx	lr

08002a8a <__retarget_lock_release_recursive>:
 8002a8a:	4770      	bx	lr

08002a8c <sbrk_aligned>:
 8002a8c:	b570      	push	{r4, r5, r6, lr}
 8002a8e:	4e0e      	ldr	r6, [pc, #56]	; (8002ac8 <sbrk_aligned+0x3c>)
 8002a90:	460c      	mov	r4, r1
 8002a92:	6831      	ldr	r1, [r6, #0]
 8002a94:	4605      	mov	r5, r0
 8002a96:	b911      	cbnz	r1, 8002a9e <sbrk_aligned+0x12>
 8002a98:	f000 fb7a 	bl	8003190 <_sbrk_r>
 8002a9c:	6030      	str	r0, [r6, #0]
 8002a9e:	4621      	mov	r1, r4
 8002aa0:	4628      	mov	r0, r5
 8002aa2:	f000 fb75 	bl	8003190 <_sbrk_r>
 8002aa6:	1c43      	adds	r3, r0, #1
 8002aa8:	d00a      	beq.n	8002ac0 <sbrk_aligned+0x34>
 8002aaa:	1cc4      	adds	r4, r0, #3
 8002aac:	f024 0403 	bic.w	r4, r4, #3
 8002ab0:	42a0      	cmp	r0, r4
 8002ab2:	d007      	beq.n	8002ac4 <sbrk_aligned+0x38>
 8002ab4:	1a21      	subs	r1, r4, r0
 8002ab6:	4628      	mov	r0, r5
 8002ab8:	f000 fb6a 	bl	8003190 <_sbrk_r>
 8002abc:	3001      	adds	r0, #1
 8002abe:	d101      	bne.n	8002ac4 <sbrk_aligned+0x38>
 8002ac0:	f04f 34ff 	mov.w	r4, #4294967295
 8002ac4:	4620      	mov	r0, r4
 8002ac6:	bd70      	pop	{r4, r5, r6, pc}
 8002ac8:	20000164 	.word	0x20000164

08002acc <_malloc_r>:
 8002acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ad0:	1ccd      	adds	r5, r1, #3
 8002ad2:	f025 0503 	bic.w	r5, r5, #3
 8002ad6:	3508      	adds	r5, #8
 8002ad8:	2d0c      	cmp	r5, #12
 8002ada:	bf38      	it	cc
 8002adc:	250c      	movcc	r5, #12
 8002ade:	2d00      	cmp	r5, #0
 8002ae0:	4607      	mov	r7, r0
 8002ae2:	db01      	blt.n	8002ae8 <_malloc_r+0x1c>
 8002ae4:	42a9      	cmp	r1, r5
 8002ae6:	d905      	bls.n	8002af4 <_malloc_r+0x28>
 8002ae8:	230c      	movs	r3, #12
 8002aea:	2600      	movs	r6, #0
 8002aec:	603b      	str	r3, [r7, #0]
 8002aee:	4630      	mov	r0, r6
 8002af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002af4:	4e2e      	ldr	r6, [pc, #184]	; (8002bb0 <_malloc_r+0xe4>)
 8002af6:	f000 fdc5 	bl	8003684 <__malloc_lock>
 8002afa:	6833      	ldr	r3, [r6, #0]
 8002afc:	461c      	mov	r4, r3
 8002afe:	bb34      	cbnz	r4, 8002b4e <_malloc_r+0x82>
 8002b00:	4629      	mov	r1, r5
 8002b02:	4638      	mov	r0, r7
 8002b04:	f7ff ffc2 	bl	8002a8c <sbrk_aligned>
 8002b08:	1c43      	adds	r3, r0, #1
 8002b0a:	4604      	mov	r4, r0
 8002b0c:	d14d      	bne.n	8002baa <_malloc_r+0xde>
 8002b0e:	6834      	ldr	r4, [r6, #0]
 8002b10:	4626      	mov	r6, r4
 8002b12:	2e00      	cmp	r6, #0
 8002b14:	d140      	bne.n	8002b98 <_malloc_r+0xcc>
 8002b16:	6823      	ldr	r3, [r4, #0]
 8002b18:	4631      	mov	r1, r6
 8002b1a:	4638      	mov	r0, r7
 8002b1c:	eb04 0803 	add.w	r8, r4, r3
 8002b20:	f000 fb36 	bl	8003190 <_sbrk_r>
 8002b24:	4580      	cmp	r8, r0
 8002b26:	d13a      	bne.n	8002b9e <_malloc_r+0xd2>
 8002b28:	6821      	ldr	r1, [r4, #0]
 8002b2a:	3503      	adds	r5, #3
 8002b2c:	1a6d      	subs	r5, r5, r1
 8002b2e:	f025 0503 	bic.w	r5, r5, #3
 8002b32:	3508      	adds	r5, #8
 8002b34:	2d0c      	cmp	r5, #12
 8002b36:	bf38      	it	cc
 8002b38:	250c      	movcc	r5, #12
 8002b3a:	4638      	mov	r0, r7
 8002b3c:	4629      	mov	r1, r5
 8002b3e:	f7ff ffa5 	bl	8002a8c <sbrk_aligned>
 8002b42:	3001      	adds	r0, #1
 8002b44:	d02b      	beq.n	8002b9e <_malloc_r+0xd2>
 8002b46:	6823      	ldr	r3, [r4, #0]
 8002b48:	442b      	add	r3, r5
 8002b4a:	6023      	str	r3, [r4, #0]
 8002b4c:	e00e      	b.n	8002b6c <_malloc_r+0xa0>
 8002b4e:	6822      	ldr	r2, [r4, #0]
 8002b50:	1b52      	subs	r2, r2, r5
 8002b52:	d41e      	bmi.n	8002b92 <_malloc_r+0xc6>
 8002b54:	2a0b      	cmp	r2, #11
 8002b56:	d916      	bls.n	8002b86 <_malloc_r+0xba>
 8002b58:	1961      	adds	r1, r4, r5
 8002b5a:	42a3      	cmp	r3, r4
 8002b5c:	6025      	str	r5, [r4, #0]
 8002b5e:	bf18      	it	ne
 8002b60:	6059      	strne	r1, [r3, #4]
 8002b62:	6863      	ldr	r3, [r4, #4]
 8002b64:	bf08      	it	eq
 8002b66:	6031      	streq	r1, [r6, #0]
 8002b68:	5162      	str	r2, [r4, r5]
 8002b6a:	604b      	str	r3, [r1, #4]
 8002b6c:	4638      	mov	r0, r7
 8002b6e:	f104 060b 	add.w	r6, r4, #11
 8002b72:	f000 fd8d 	bl	8003690 <__malloc_unlock>
 8002b76:	f026 0607 	bic.w	r6, r6, #7
 8002b7a:	1d23      	adds	r3, r4, #4
 8002b7c:	1af2      	subs	r2, r6, r3
 8002b7e:	d0b6      	beq.n	8002aee <_malloc_r+0x22>
 8002b80:	1b9b      	subs	r3, r3, r6
 8002b82:	50a3      	str	r3, [r4, r2]
 8002b84:	e7b3      	b.n	8002aee <_malloc_r+0x22>
 8002b86:	6862      	ldr	r2, [r4, #4]
 8002b88:	42a3      	cmp	r3, r4
 8002b8a:	bf0c      	ite	eq
 8002b8c:	6032      	streq	r2, [r6, #0]
 8002b8e:	605a      	strne	r2, [r3, #4]
 8002b90:	e7ec      	b.n	8002b6c <_malloc_r+0xa0>
 8002b92:	4623      	mov	r3, r4
 8002b94:	6864      	ldr	r4, [r4, #4]
 8002b96:	e7b2      	b.n	8002afe <_malloc_r+0x32>
 8002b98:	4634      	mov	r4, r6
 8002b9a:	6876      	ldr	r6, [r6, #4]
 8002b9c:	e7b9      	b.n	8002b12 <_malloc_r+0x46>
 8002b9e:	230c      	movs	r3, #12
 8002ba0:	4638      	mov	r0, r7
 8002ba2:	603b      	str	r3, [r7, #0]
 8002ba4:	f000 fd74 	bl	8003690 <__malloc_unlock>
 8002ba8:	e7a1      	b.n	8002aee <_malloc_r+0x22>
 8002baa:	6025      	str	r5, [r4, #0]
 8002bac:	e7de      	b.n	8002b6c <_malloc_r+0xa0>
 8002bae:	bf00      	nop
 8002bb0:	20000160 	.word	0x20000160

08002bb4 <__sfputc_r>:
 8002bb4:	6893      	ldr	r3, [r2, #8]
 8002bb6:	b410      	push	{r4}
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	6093      	str	r3, [r2, #8]
 8002bbe:	da07      	bge.n	8002bd0 <__sfputc_r+0x1c>
 8002bc0:	6994      	ldr	r4, [r2, #24]
 8002bc2:	42a3      	cmp	r3, r4
 8002bc4:	db01      	blt.n	8002bca <__sfputc_r+0x16>
 8002bc6:	290a      	cmp	r1, #10
 8002bc8:	d102      	bne.n	8002bd0 <__sfputc_r+0x1c>
 8002bca:	bc10      	pop	{r4}
 8002bcc:	f000 bb34 	b.w	8003238 <__swbuf_r>
 8002bd0:	6813      	ldr	r3, [r2, #0]
 8002bd2:	1c58      	adds	r0, r3, #1
 8002bd4:	6010      	str	r0, [r2, #0]
 8002bd6:	7019      	strb	r1, [r3, #0]
 8002bd8:	4608      	mov	r0, r1
 8002bda:	bc10      	pop	{r4}
 8002bdc:	4770      	bx	lr

08002bde <__sfputs_r>:
 8002bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002be0:	4606      	mov	r6, r0
 8002be2:	460f      	mov	r7, r1
 8002be4:	4614      	mov	r4, r2
 8002be6:	18d5      	adds	r5, r2, r3
 8002be8:	42ac      	cmp	r4, r5
 8002bea:	d101      	bne.n	8002bf0 <__sfputs_r+0x12>
 8002bec:	2000      	movs	r0, #0
 8002bee:	e007      	b.n	8002c00 <__sfputs_r+0x22>
 8002bf0:	463a      	mov	r2, r7
 8002bf2:	4630      	mov	r0, r6
 8002bf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002bf8:	f7ff ffdc 	bl	8002bb4 <__sfputc_r>
 8002bfc:	1c43      	adds	r3, r0, #1
 8002bfe:	d1f3      	bne.n	8002be8 <__sfputs_r+0xa>
 8002c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c04 <_vfiprintf_r>:
 8002c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c08:	460d      	mov	r5, r1
 8002c0a:	4614      	mov	r4, r2
 8002c0c:	4698      	mov	r8, r3
 8002c0e:	4606      	mov	r6, r0
 8002c10:	b09d      	sub	sp, #116	; 0x74
 8002c12:	b118      	cbz	r0, 8002c1c <_vfiprintf_r+0x18>
 8002c14:	6983      	ldr	r3, [r0, #24]
 8002c16:	b90b      	cbnz	r3, 8002c1c <_vfiprintf_r+0x18>
 8002c18:	f7ff fe98 	bl	800294c <__sinit>
 8002c1c:	4b89      	ldr	r3, [pc, #548]	; (8002e44 <_vfiprintf_r+0x240>)
 8002c1e:	429d      	cmp	r5, r3
 8002c20:	d11b      	bne.n	8002c5a <_vfiprintf_r+0x56>
 8002c22:	6875      	ldr	r5, [r6, #4]
 8002c24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c26:	07d9      	lsls	r1, r3, #31
 8002c28:	d405      	bmi.n	8002c36 <_vfiprintf_r+0x32>
 8002c2a:	89ab      	ldrh	r3, [r5, #12]
 8002c2c:	059a      	lsls	r2, r3, #22
 8002c2e:	d402      	bmi.n	8002c36 <_vfiprintf_r+0x32>
 8002c30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c32:	f7ff ff29 	bl	8002a88 <__retarget_lock_acquire_recursive>
 8002c36:	89ab      	ldrh	r3, [r5, #12]
 8002c38:	071b      	lsls	r3, r3, #28
 8002c3a:	d501      	bpl.n	8002c40 <_vfiprintf_r+0x3c>
 8002c3c:	692b      	ldr	r3, [r5, #16]
 8002c3e:	b9eb      	cbnz	r3, 8002c7c <_vfiprintf_r+0x78>
 8002c40:	4629      	mov	r1, r5
 8002c42:	4630      	mov	r0, r6
 8002c44:	f000 fb5c 	bl	8003300 <__swsetup_r>
 8002c48:	b1c0      	cbz	r0, 8002c7c <_vfiprintf_r+0x78>
 8002c4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c4c:	07dc      	lsls	r4, r3, #31
 8002c4e:	d50e      	bpl.n	8002c6e <_vfiprintf_r+0x6a>
 8002c50:	f04f 30ff 	mov.w	r0, #4294967295
 8002c54:	b01d      	add	sp, #116	; 0x74
 8002c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c5a:	4b7b      	ldr	r3, [pc, #492]	; (8002e48 <_vfiprintf_r+0x244>)
 8002c5c:	429d      	cmp	r5, r3
 8002c5e:	d101      	bne.n	8002c64 <_vfiprintf_r+0x60>
 8002c60:	68b5      	ldr	r5, [r6, #8]
 8002c62:	e7df      	b.n	8002c24 <_vfiprintf_r+0x20>
 8002c64:	4b79      	ldr	r3, [pc, #484]	; (8002e4c <_vfiprintf_r+0x248>)
 8002c66:	429d      	cmp	r5, r3
 8002c68:	bf08      	it	eq
 8002c6a:	68f5      	ldreq	r5, [r6, #12]
 8002c6c:	e7da      	b.n	8002c24 <_vfiprintf_r+0x20>
 8002c6e:	89ab      	ldrh	r3, [r5, #12]
 8002c70:	0598      	lsls	r0, r3, #22
 8002c72:	d4ed      	bmi.n	8002c50 <_vfiprintf_r+0x4c>
 8002c74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c76:	f7ff ff08 	bl	8002a8a <__retarget_lock_release_recursive>
 8002c7a:	e7e9      	b.n	8002c50 <_vfiprintf_r+0x4c>
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8002c80:	2320      	movs	r3, #32
 8002c82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c86:	2330      	movs	r3, #48	; 0x30
 8002c88:	f04f 0901 	mov.w	r9, #1
 8002c8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c90:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002e50 <_vfiprintf_r+0x24c>
 8002c94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c98:	4623      	mov	r3, r4
 8002c9a:	469a      	mov	sl, r3
 8002c9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002ca0:	b10a      	cbz	r2, 8002ca6 <_vfiprintf_r+0xa2>
 8002ca2:	2a25      	cmp	r2, #37	; 0x25
 8002ca4:	d1f9      	bne.n	8002c9a <_vfiprintf_r+0x96>
 8002ca6:	ebba 0b04 	subs.w	fp, sl, r4
 8002caa:	d00b      	beq.n	8002cc4 <_vfiprintf_r+0xc0>
 8002cac:	465b      	mov	r3, fp
 8002cae:	4622      	mov	r2, r4
 8002cb0:	4629      	mov	r1, r5
 8002cb2:	4630      	mov	r0, r6
 8002cb4:	f7ff ff93 	bl	8002bde <__sfputs_r>
 8002cb8:	3001      	adds	r0, #1
 8002cba:	f000 80aa 	beq.w	8002e12 <_vfiprintf_r+0x20e>
 8002cbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002cc0:	445a      	add	r2, fp
 8002cc2:	9209      	str	r2, [sp, #36]	; 0x24
 8002cc4:	f89a 3000 	ldrb.w	r3, [sl]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	f000 80a2 	beq.w	8002e12 <_vfiprintf_r+0x20e>
 8002cce:	2300      	movs	r3, #0
 8002cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cd8:	f10a 0a01 	add.w	sl, sl, #1
 8002cdc:	9304      	str	r3, [sp, #16]
 8002cde:	9307      	str	r3, [sp, #28]
 8002ce0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ce4:	931a      	str	r3, [sp, #104]	; 0x68
 8002ce6:	4654      	mov	r4, sl
 8002ce8:	2205      	movs	r2, #5
 8002cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cee:	4858      	ldr	r0, [pc, #352]	; (8002e50 <_vfiprintf_r+0x24c>)
 8002cf0:	f000 fcba 	bl	8003668 <memchr>
 8002cf4:	9a04      	ldr	r2, [sp, #16]
 8002cf6:	b9d8      	cbnz	r0, 8002d30 <_vfiprintf_r+0x12c>
 8002cf8:	06d1      	lsls	r1, r2, #27
 8002cfa:	bf44      	itt	mi
 8002cfc:	2320      	movmi	r3, #32
 8002cfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d02:	0713      	lsls	r3, r2, #28
 8002d04:	bf44      	itt	mi
 8002d06:	232b      	movmi	r3, #43	; 0x2b
 8002d08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d0c:	f89a 3000 	ldrb.w	r3, [sl]
 8002d10:	2b2a      	cmp	r3, #42	; 0x2a
 8002d12:	d015      	beq.n	8002d40 <_vfiprintf_r+0x13c>
 8002d14:	4654      	mov	r4, sl
 8002d16:	2000      	movs	r0, #0
 8002d18:	f04f 0c0a 	mov.w	ip, #10
 8002d1c:	9a07      	ldr	r2, [sp, #28]
 8002d1e:	4621      	mov	r1, r4
 8002d20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d24:	3b30      	subs	r3, #48	; 0x30
 8002d26:	2b09      	cmp	r3, #9
 8002d28:	d94e      	bls.n	8002dc8 <_vfiprintf_r+0x1c4>
 8002d2a:	b1b0      	cbz	r0, 8002d5a <_vfiprintf_r+0x156>
 8002d2c:	9207      	str	r2, [sp, #28]
 8002d2e:	e014      	b.n	8002d5a <_vfiprintf_r+0x156>
 8002d30:	eba0 0308 	sub.w	r3, r0, r8
 8002d34:	fa09 f303 	lsl.w	r3, r9, r3
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	46a2      	mov	sl, r4
 8002d3c:	9304      	str	r3, [sp, #16]
 8002d3e:	e7d2      	b.n	8002ce6 <_vfiprintf_r+0xe2>
 8002d40:	9b03      	ldr	r3, [sp, #12]
 8002d42:	1d19      	adds	r1, r3, #4
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	9103      	str	r1, [sp, #12]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bfbb      	ittet	lt
 8002d4c:	425b      	neglt	r3, r3
 8002d4e:	f042 0202 	orrlt.w	r2, r2, #2
 8002d52:	9307      	strge	r3, [sp, #28]
 8002d54:	9307      	strlt	r3, [sp, #28]
 8002d56:	bfb8      	it	lt
 8002d58:	9204      	strlt	r2, [sp, #16]
 8002d5a:	7823      	ldrb	r3, [r4, #0]
 8002d5c:	2b2e      	cmp	r3, #46	; 0x2e
 8002d5e:	d10c      	bne.n	8002d7a <_vfiprintf_r+0x176>
 8002d60:	7863      	ldrb	r3, [r4, #1]
 8002d62:	2b2a      	cmp	r3, #42	; 0x2a
 8002d64:	d135      	bne.n	8002dd2 <_vfiprintf_r+0x1ce>
 8002d66:	9b03      	ldr	r3, [sp, #12]
 8002d68:	3402      	adds	r4, #2
 8002d6a:	1d1a      	adds	r2, r3, #4
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	9203      	str	r2, [sp, #12]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	bfb8      	it	lt
 8002d74:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d78:	9305      	str	r3, [sp, #20]
 8002d7a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8002e54 <_vfiprintf_r+0x250>
 8002d7e:	2203      	movs	r2, #3
 8002d80:	4650      	mov	r0, sl
 8002d82:	7821      	ldrb	r1, [r4, #0]
 8002d84:	f000 fc70 	bl	8003668 <memchr>
 8002d88:	b140      	cbz	r0, 8002d9c <_vfiprintf_r+0x198>
 8002d8a:	2340      	movs	r3, #64	; 0x40
 8002d8c:	eba0 000a 	sub.w	r0, r0, sl
 8002d90:	fa03 f000 	lsl.w	r0, r3, r0
 8002d94:	9b04      	ldr	r3, [sp, #16]
 8002d96:	3401      	adds	r4, #1
 8002d98:	4303      	orrs	r3, r0
 8002d9a:	9304      	str	r3, [sp, #16]
 8002d9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002da0:	2206      	movs	r2, #6
 8002da2:	482d      	ldr	r0, [pc, #180]	; (8002e58 <_vfiprintf_r+0x254>)
 8002da4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002da8:	f000 fc5e 	bl	8003668 <memchr>
 8002dac:	2800      	cmp	r0, #0
 8002dae:	d03f      	beq.n	8002e30 <_vfiprintf_r+0x22c>
 8002db0:	4b2a      	ldr	r3, [pc, #168]	; (8002e5c <_vfiprintf_r+0x258>)
 8002db2:	bb1b      	cbnz	r3, 8002dfc <_vfiprintf_r+0x1f8>
 8002db4:	9b03      	ldr	r3, [sp, #12]
 8002db6:	3307      	adds	r3, #7
 8002db8:	f023 0307 	bic.w	r3, r3, #7
 8002dbc:	3308      	adds	r3, #8
 8002dbe:	9303      	str	r3, [sp, #12]
 8002dc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002dc2:	443b      	add	r3, r7
 8002dc4:	9309      	str	r3, [sp, #36]	; 0x24
 8002dc6:	e767      	b.n	8002c98 <_vfiprintf_r+0x94>
 8002dc8:	460c      	mov	r4, r1
 8002dca:	2001      	movs	r0, #1
 8002dcc:	fb0c 3202 	mla	r2, ip, r2, r3
 8002dd0:	e7a5      	b.n	8002d1e <_vfiprintf_r+0x11a>
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	f04f 0c0a 	mov.w	ip, #10
 8002dd8:	4619      	mov	r1, r3
 8002dda:	3401      	adds	r4, #1
 8002ddc:	9305      	str	r3, [sp, #20]
 8002dde:	4620      	mov	r0, r4
 8002de0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002de4:	3a30      	subs	r2, #48	; 0x30
 8002de6:	2a09      	cmp	r2, #9
 8002de8:	d903      	bls.n	8002df2 <_vfiprintf_r+0x1ee>
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d0c5      	beq.n	8002d7a <_vfiprintf_r+0x176>
 8002dee:	9105      	str	r1, [sp, #20]
 8002df0:	e7c3      	b.n	8002d7a <_vfiprintf_r+0x176>
 8002df2:	4604      	mov	r4, r0
 8002df4:	2301      	movs	r3, #1
 8002df6:	fb0c 2101 	mla	r1, ip, r1, r2
 8002dfa:	e7f0      	b.n	8002dde <_vfiprintf_r+0x1da>
 8002dfc:	ab03      	add	r3, sp, #12
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	462a      	mov	r2, r5
 8002e02:	4630      	mov	r0, r6
 8002e04:	4b16      	ldr	r3, [pc, #88]	; (8002e60 <_vfiprintf_r+0x25c>)
 8002e06:	a904      	add	r1, sp, #16
 8002e08:	f3af 8000 	nop.w
 8002e0c:	4607      	mov	r7, r0
 8002e0e:	1c78      	adds	r0, r7, #1
 8002e10:	d1d6      	bne.n	8002dc0 <_vfiprintf_r+0x1bc>
 8002e12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e14:	07d9      	lsls	r1, r3, #31
 8002e16:	d405      	bmi.n	8002e24 <_vfiprintf_r+0x220>
 8002e18:	89ab      	ldrh	r3, [r5, #12]
 8002e1a:	059a      	lsls	r2, r3, #22
 8002e1c:	d402      	bmi.n	8002e24 <_vfiprintf_r+0x220>
 8002e1e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e20:	f7ff fe33 	bl	8002a8a <__retarget_lock_release_recursive>
 8002e24:	89ab      	ldrh	r3, [r5, #12]
 8002e26:	065b      	lsls	r3, r3, #25
 8002e28:	f53f af12 	bmi.w	8002c50 <_vfiprintf_r+0x4c>
 8002e2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e2e:	e711      	b.n	8002c54 <_vfiprintf_r+0x50>
 8002e30:	ab03      	add	r3, sp, #12
 8002e32:	9300      	str	r3, [sp, #0]
 8002e34:	462a      	mov	r2, r5
 8002e36:	4630      	mov	r0, r6
 8002e38:	4b09      	ldr	r3, [pc, #36]	; (8002e60 <_vfiprintf_r+0x25c>)
 8002e3a:	a904      	add	r1, sp, #16
 8002e3c:	f000 f882 	bl	8002f44 <_printf_i>
 8002e40:	e7e4      	b.n	8002e0c <_vfiprintf_r+0x208>
 8002e42:	bf00      	nop
 8002e44:	08003808 	.word	0x08003808
 8002e48:	08003828 	.word	0x08003828
 8002e4c:	080037e8 	.word	0x080037e8
 8002e50:	08003848 	.word	0x08003848
 8002e54:	0800384e 	.word	0x0800384e
 8002e58:	08003852 	.word	0x08003852
 8002e5c:	00000000 	.word	0x00000000
 8002e60:	08002bdf 	.word	0x08002bdf

08002e64 <_printf_common>:
 8002e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e68:	4616      	mov	r6, r2
 8002e6a:	4699      	mov	r9, r3
 8002e6c:	688a      	ldr	r2, [r1, #8]
 8002e6e:	690b      	ldr	r3, [r1, #16]
 8002e70:	4607      	mov	r7, r0
 8002e72:	4293      	cmp	r3, r2
 8002e74:	bfb8      	it	lt
 8002e76:	4613      	movlt	r3, r2
 8002e78:	6033      	str	r3, [r6, #0]
 8002e7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e7e:	460c      	mov	r4, r1
 8002e80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e84:	b10a      	cbz	r2, 8002e8a <_printf_common+0x26>
 8002e86:	3301      	adds	r3, #1
 8002e88:	6033      	str	r3, [r6, #0]
 8002e8a:	6823      	ldr	r3, [r4, #0]
 8002e8c:	0699      	lsls	r1, r3, #26
 8002e8e:	bf42      	ittt	mi
 8002e90:	6833      	ldrmi	r3, [r6, #0]
 8002e92:	3302      	addmi	r3, #2
 8002e94:	6033      	strmi	r3, [r6, #0]
 8002e96:	6825      	ldr	r5, [r4, #0]
 8002e98:	f015 0506 	ands.w	r5, r5, #6
 8002e9c:	d106      	bne.n	8002eac <_printf_common+0x48>
 8002e9e:	f104 0a19 	add.w	sl, r4, #25
 8002ea2:	68e3      	ldr	r3, [r4, #12]
 8002ea4:	6832      	ldr	r2, [r6, #0]
 8002ea6:	1a9b      	subs	r3, r3, r2
 8002ea8:	42ab      	cmp	r3, r5
 8002eaa:	dc28      	bgt.n	8002efe <_printf_common+0x9a>
 8002eac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002eb0:	1e13      	subs	r3, r2, #0
 8002eb2:	6822      	ldr	r2, [r4, #0]
 8002eb4:	bf18      	it	ne
 8002eb6:	2301      	movne	r3, #1
 8002eb8:	0692      	lsls	r2, r2, #26
 8002eba:	d42d      	bmi.n	8002f18 <_printf_common+0xb4>
 8002ebc:	4649      	mov	r1, r9
 8002ebe:	4638      	mov	r0, r7
 8002ec0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ec4:	47c0      	blx	r8
 8002ec6:	3001      	adds	r0, #1
 8002ec8:	d020      	beq.n	8002f0c <_printf_common+0xa8>
 8002eca:	6823      	ldr	r3, [r4, #0]
 8002ecc:	68e5      	ldr	r5, [r4, #12]
 8002ece:	f003 0306 	and.w	r3, r3, #6
 8002ed2:	2b04      	cmp	r3, #4
 8002ed4:	bf18      	it	ne
 8002ed6:	2500      	movne	r5, #0
 8002ed8:	6832      	ldr	r2, [r6, #0]
 8002eda:	f04f 0600 	mov.w	r6, #0
 8002ede:	68a3      	ldr	r3, [r4, #8]
 8002ee0:	bf08      	it	eq
 8002ee2:	1aad      	subeq	r5, r5, r2
 8002ee4:	6922      	ldr	r2, [r4, #16]
 8002ee6:	bf08      	it	eq
 8002ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002eec:	4293      	cmp	r3, r2
 8002eee:	bfc4      	itt	gt
 8002ef0:	1a9b      	subgt	r3, r3, r2
 8002ef2:	18ed      	addgt	r5, r5, r3
 8002ef4:	341a      	adds	r4, #26
 8002ef6:	42b5      	cmp	r5, r6
 8002ef8:	d11a      	bne.n	8002f30 <_printf_common+0xcc>
 8002efa:	2000      	movs	r0, #0
 8002efc:	e008      	b.n	8002f10 <_printf_common+0xac>
 8002efe:	2301      	movs	r3, #1
 8002f00:	4652      	mov	r2, sl
 8002f02:	4649      	mov	r1, r9
 8002f04:	4638      	mov	r0, r7
 8002f06:	47c0      	blx	r8
 8002f08:	3001      	adds	r0, #1
 8002f0a:	d103      	bne.n	8002f14 <_printf_common+0xb0>
 8002f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f14:	3501      	adds	r5, #1
 8002f16:	e7c4      	b.n	8002ea2 <_printf_common+0x3e>
 8002f18:	2030      	movs	r0, #48	; 0x30
 8002f1a:	18e1      	adds	r1, r4, r3
 8002f1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f20:	1c5a      	adds	r2, r3, #1
 8002f22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002f26:	4422      	add	r2, r4
 8002f28:	3302      	adds	r3, #2
 8002f2a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002f2e:	e7c5      	b.n	8002ebc <_printf_common+0x58>
 8002f30:	2301      	movs	r3, #1
 8002f32:	4622      	mov	r2, r4
 8002f34:	4649      	mov	r1, r9
 8002f36:	4638      	mov	r0, r7
 8002f38:	47c0      	blx	r8
 8002f3a:	3001      	adds	r0, #1
 8002f3c:	d0e6      	beq.n	8002f0c <_printf_common+0xa8>
 8002f3e:	3601      	adds	r6, #1
 8002f40:	e7d9      	b.n	8002ef6 <_printf_common+0x92>
	...

08002f44 <_printf_i>:
 8002f44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f48:	7e0f      	ldrb	r7, [r1, #24]
 8002f4a:	4691      	mov	r9, r2
 8002f4c:	2f78      	cmp	r7, #120	; 0x78
 8002f4e:	4680      	mov	r8, r0
 8002f50:	460c      	mov	r4, r1
 8002f52:	469a      	mov	sl, r3
 8002f54:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002f56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002f5a:	d807      	bhi.n	8002f6c <_printf_i+0x28>
 8002f5c:	2f62      	cmp	r7, #98	; 0x62
 8002f5e:	d80a      	bhi.n	8002f76 <_printf_i+0x32>
 8002f60:	2f00      	cmp	r7, #0
 8002f62:	f000 80d9 	beq.w	8003118 <_printf_i+0x1d4>
 8002f66:	2f58      	cmp	r7, #88	; 0x58
 8002f68:	f000 80a4 	beq.w	80030b4 <_printf_i+0x170>
 8002f6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002f74:	e03a      	b.n	8002fec <_printf_i+0xa8>
 8002f76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002f7a:	2b15      	cmp	r3, #21
 8002f7c:	d8f6      	bhi.n	8002f6c <_printf_i+0x28>
 8002f7e:	a101      	add	r1, pc, #4	; (adr r1, 8002f84 <_printf_i+0x40>)
 8002f80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f84:	08002fdd 	.word	0x08002fdd
 8002f88:	08002ff1 	.word	0x08002ff1
 8002f8c:	08002f6d 	.word	0x08002f6d
 8002f90:	08002f6d 	.word	0x08002f6d
 8002f94:	08002f6d 	.word	0x08002f6d
 8002f98:	08002f6d 	.word	0x08002f6d
 8002f9c:	08002ff1 	.word	0x08002ff1
 8002fa0:	08002f6d 	.word	0x08002f6d
 8002fa4:	08002f6d 	.word	0x08002f6d
 8002fa8:	08002f6d 	.word	0x08002f6d
 8002fac:	08002f6d 	.word	0x08002f6d
 8002fb0:	080030ff 	.word	0x080030ff
 8002fb4:	08003021 	.word	0x08003021
 8002fb8:	080030e1 	.word	0x080030e1
 8002fbc:	08002f6d 	.word	0x08002f6d
 8002fc0:	08002f6d 	.word	0x08002f6d
 8002fc4:	08003121 	.word	0x08003121
 8002fc8:	08002f6d 	.word	0x08002f6d
 8002fcc:	08003021 	.word	0x08003021
 8002fd0:	08002f6d 	.word	0x08002f6d
 8002fd4:	08002f6d 	.word	0x08002f6d
 8002fd8:	080030e9 	.word	0x080030e9
 8002fdc:	682b      	ldr	r3, [r5, #0]
 8002fde:	1d1a      	adds	r2, r3, #4
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	602a      	str	r2, [r5, #0]
 8002fe4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fe8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002fec:	2301      	movs	r3, #1
 8002fee:	e0a4      	b.n	800313a <_printf_i+0x1f6>
 8002ff0:	6820      	ldr	r0, [r4, #0]
 8002ff2:	6829      	ldr	r1, [r5, #0]
 8002ff4:	0606      	lsls	r6, r0, #24
 8002ff6:	f101 0304 	add.w	r3, r1, #4
 8002ffa:	d50a      	bpl.n	8003012 <_printf_i+0xce>
 8002ffc:	680e      	ldr	r6, [r1, #0]
 8002ffe:	602b      	str	r3, [r5, #0]
 8003000:	2e00      	cmp	r6, #0
 8003002:	da03      	bge.n	800300c <_printf_i+0xc8>
 8003004:	232d      	movs	r3, #45	; 0x2d
 8003006:	4276      	negs	r6, r6
 8003008:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800300c:	230a      	movs	r3, #10
 800300e:	485e      	ldr	r0, [pc, #376]	; (8003188 <_printf_i+0x244>)
 8003010:	e019      	b.n	8003046 <_printf_i+0x102>
 8003012:	680e      	ldr	r6, [r1, #0]
 8003014:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003018:	602b      	str	r3, [r5, #0]
 800301a:	bf18      	it	ne
 800301c:	b236      	sxthne	r6, r6
 800301e:	e7ef      	b.n	8003000 <_printf_i+0xbc>
 8003020:	682b      	ldr	r3, [r5, #0]
 8003022:	6820      	ldr	r0, [r4, #0]
 8003024:	1d19      	adds	r1, r3, #4
 8003026:	6029      	str	r1, [r5, #0]
 8003028:	0601      	lsls	r1, r0, #24
 800302a:	d501      	bpl.n	8003030 <_printf_i+0xec>
 800302c:	681e      	ldr	r6, [r3, #0]
 800302e:	e002      	b.n	8003036 <_printf_i+0xf2>
 8003030:	0646      	lsls	r6, r0, #25
 8003032:	d5fb      	bpl.n	800302c <_printf_i+0xe8>
 8003034:	881e      	ldrh	r6, [r3, #0]
 8003036:	2f6f      	cmp	r7, #111	; 0x6f
 8003038:	bf0c      	ite	eq
 800303a:	2308      	moveq	r3, #8
 800303c:	230a      	movne	r3, #10
 800303e:	4852      	ldr	r0, [pc, #328]	; (8003188 <_printf_i+0x244>)
 8003040:	2100      	movs	r1, #0
 8003042:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003046:	6865      	ldr	r5, [r4, #4]
 8003048:	2d00      	cmp	r5, #0
 800304a:	bfa8      	it	ge
 800304c:	6821      	ldrge	r1, [r4, #0]
 800304e:	60a5      	str	r5, [r4, #8]
 8003050:	bfa4      	itt	ge
 8003052:	f021 0104 	bicge.w	r1, r1, #4
 8003056:	6021      	strge	r1, [r4, #0]
 8003058:	b90e      	cbnz	r6, 800305e <_printf_i+0x11a>
 800305a:	2d00      	cmp	r5, #0
 800305c:	d04d      	beq.n	80030fa <_printf_i+0x1b6>
 800305e:	4615      	mov	r5, r2
 8003060:	fbb6 f1f3 	udiv	r1, r6, r3
 8003064:	fb03 6711 	mls	r7, r3, r1, r6
 8003068:	5dc7      	ldrb	r7, [r0, r7]
 800306a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800306e:	4637      	mov	r7, r6
 8003070:	42bb      	cmp	r3, r7
 8003072:	460e      	mov	r6, r1
 8003074:	d9f4      	bls.n	8003060 <_printf_i+0x11c>
 8003076:	2b08      	cmp	r3, #8
 8003078:	d10b      	bne.n	8003092 <_printf_i+0x14e>
 800307a:	6823      	ldr	r3, [r4, #0]
 800307c:	07de      	lsls	r6, r3, #31
 800307e:	d508      	bpl.n	8003092 <_printf_i+0x14e>
 8003080:	6923      	ldr	r3, [r4, #16]
 8003082:	6861      	ldr	r1, [r4, #4]
 8003084:	4299      	cmp	r1, r3
 8003086:	bfde      	ittt	le
 8003088:	2330      	movle	r3, #48	; 0x30
 800308a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800308e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003092:	1b52      	subs	r2, r2, r5
 8003094:	6122      	str	r2, [r4, #16]
 8003096:	464b      	mov	r3, r9
 8003098:	4621      	mov	r1, r4
 800309a:	4640      	mov	r0, r8
 800309c:	f8cd a000 	str.w	sl, [sp]
 80030a0:	aa03      	add	r2, sp, #12
 80030a2:	f7ff fedf 	bl	8002e64 <_printf_common>
 80030a6:	3001      	adds	r0, #1
 80030a8:	d14c      	bne.n	8003144 <_printf_i+0x200>
 80030aa:	f04f 30ff 	mov.w	r0, #4294967295
 80030ae:	b004      	add	sp, #16
 80030b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030b4:	4834      	ldr	r0, [pc, #208]	; (8003188 <_printf_i+0x244>)
 80030b6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80030ba:	6829      	ldr	r1, [r5, #0]
 80030bc:	6823      	ldr	r3, [r4, #0]
 80030be:	f851 6b04 	ldr.w	r6, [r1], #4
 80030c2:	6029      	str	r1, [r5, #0]
 80030c4:	061d      	lsls	r5, r3, #24
 80030c6:	d514      	bpl.n	80030f2 <_printf_i+0x1ae>
 80030c8:	07df      	lsls	r7, r3, #31
 80030ca:	bf44      	itt	mi
 80030cc:	f043 0320 	orrmi.w	r3, r3, #32
 80030d0:	6023      	strmi	r3, [r4, #0]
 80030d2:	b91e      	cbnz	r6, 80030dc <_printf_i+0x198>
 80030d4:	6823      	ldr	r3, [r4, #0]
 80030d6:	f023 0320 	bic.w	r3, r3, #32
 80030da:	6023      	str	r3, [r4, #0]
 80030dc:	2310      	movs	r3, #16
 80030de:	e7af      	b.n	8003040 <_printf_i+0xfc>
 80030e0:	6823      	ldr	r3, [r4, #0]
 80030e2:	f043 0320 	orr.w	r3, r3, #32
 80030e6:	6023      	str	r3, [r4, #0]
 80030e8:	2378      	movs	r3, #120	; 0x78
 80030ea:	4828      	ldr	r0, [pc, #160]	; (800318c <_printf_i+0x248>)
 80030ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80030f0:	e7e3      	b.n	80030ba <_printf_i+0x176>
 80030f2:	0659      	lsls	r1, r3, #25
 80030f4:	bf48      	it	mi
 80030f6:	b2b6      	uxthmi	r6, r6
 80030f8:	e7e6      	b.n	80030c8 <_printf_i+0x184>
 80030fa:	4615      	mov	r5, r2
 80030fc:	e7bb      	b.n	8003076 <_printf_i+0x132>
 80030fe:	682b      	ldr	r3, [r5, #0]
 8003100:	6826      	ldr	r6, [r4, #0]
 8003102:	1d18      	adds	r0, r3, #4
 8003104:	6961      	ldr	r1, [r4, #20]
 8003106:	6028      	str	r0, [r5, #0]
 8003108:	0635      	lsls	r5, r6, #24
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	d501      	bpl.n	8003112 <_printf_i+0x1ce>
 800310e:	6019      	str	r1, [r3, #0]
 8003110:	e002      	b.n	8003118 <_printf_i+0x1d4>
 8003112:	0670      	lsls	r0, r6, #25
 8003114:	d5fb      	bpl.n	800310e <_printf_i+0x1ca>
 8003116:	8019      	strh	r1, [r3, #0]
 8003118:	2300      	movs	r3, #0
 800311a:	4615      	mov	r5, r2
 800311c:	6123      	str	r3, [r4, #16]
 800311e:	e7ba      	b.n	8003096 <_printf_i+0x152>
 8003120:	682b      	ldr	r3, [r5, #0]
 8003122:	2100      	movs	r1, #0
 8003124:	1d1a      	adds	r2, r3, #4
 8003126:	602a      	str	r2, [r5, #0]
 8003128:	681d      	ldr	r5, [r3, #0]
 800312a:	6862      	ldr	r2, [r4, #4]
 800312c:	4628      	mov	r0, r5
 800312e:	f000 fa9b 	bl	8003668 <memchr>
 8003132:	b108      	cbz	r0, 8003138 <_printf_i+0x1f4>
 8003134:	1b40      	subs	r0, r0, r5
 8003136:	6060      	str	r0, [r4, #4]
 8003138:	6863      	ldr	r3, [r4, #4]
 800313a:	6123      	str	r3, [r4, #16]
 800313c:	2300      	movs	r3, #0
 800313e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003142:	e7a8      	b.n	8003096 <_printf_i+0x152>
 8003144:	462a      	mov	r2, r5
 8003146:	4649      	mov	r1, r9
 8003148:	4640      	mov	r0, r8
 800314a:	6923      	ldr	r3, [r4, #16]
 800314c:	47d0      	blx	sl
 800314e:	3001      	adds	r0, #1
 8003150:	d0ab      	beq.n	80030aa <_printf_i+0x166>
 8003152:	6823      	ldr	r3, [r4, #0]
 8003154:	079b      	lsls	r3, r3, #30
 8003156:	d413      	bmi.n	8003180 <_printf_i+0x23c>
 8003158:	68e0      	ldr	r0, [r4, #12]
 800315a:	9b03      	ldr	r3, [sp, #12]
 800315c:	4298      	cmp	r0, r3
 800315e:	bfb8      	it	lt
 8003160:	4618      	movlt	r0, r3
 8003162:	e7a4      	b.n	80030ae <_printf_i+0x16a>
 8003164:	2301      	movs	r3, #1
 8003166:	4632      	mov	r2, r6
 8003168:	4649      	mov	r1, r9
 800316a:	4640      	mov	r0, r8
 800316c:	47d0      	blx	sl
 800316e:	3001      	adds	r0, #1
 8003170:	d09b      	beq.n	80030aa <_printf_i+0x166>
 8003172:	3501      	adds	r5, #1
 8003174:	68e3      	ldr	r3, [r4, #12]
 8003176:	9903      	ldr	r1, [sp, #12]
 8003178:	1a5b      	subs	r3, r3, r1
 800317a:	42ab      	cmp	r3, r5
 800317c:	dcf2      	bgt.n	8003164 <_printf_i+0x220>
 800317e:	e7eb      	b.n	8003158 <_printf_i+0x214>
 8003180:	2500      	movs	r5, #0
 8003182:	f104 0619 	add.w	r6, r4, #25
 8003186:	e7f5      	b.n	8003174 <_printf_i+0x230>
 8003188:	08003859 	.word	0x08003859
 800318c:	0800386a 	.word	0x0800386a

08003190 <_sbrk_r>:
 8003190:	b538      	push	{r3, r4, r5, lr}
 8003192:	2300      	movs	r3, #0
 8003194:	4d05      	ldr	r5, [pc, #20]	; (80031ac <_sbrk_r+0x1c>)
 8003196:	4604      	mov	r4, r0
 8003198:	4608      	mov	r0, r1
 800319a:	602b      	str	r3, [r5, #0]
 800319c:	f7fd fb12 	bl	80007c4 <_sbrk>
 80031a0:	1c43      	adds	r3, r0, #1
 80031a2:	d102      	bne.n	80031aa <_sbrk_r+0x1a>
 80031a4:	682b      	ldr	r3, [r5, #0]
 80031a6:	b103      	cbz	r3, 80031aa <_sbrk_r+0x1a>
 80031a8:	6023      	str	r3, [r4, #0]
 80031aa:	bd38      	pop	{r3, r4, r5, pc}
 80031ac:	20000168 	.word	0x20000168

080031b0 <__sread>:
 80031b0:	b510      	push	{r4, lr}
 80031b2:	460c      	mov	r4, r1
 80031b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031b8:	f000 fab8 	bl	800372c <_read_r>
 80031bc:	2800      	cmp	r0, #0
 80031be:	bfab      	itete	ge
 80031c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80031c2:	89a3      	ldrhlt	r3, [r4, #12]
 80031c4:	181b      	addge	r3, r3, r0
 80031c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80031ca:	bfac      	ite	ge
 80031cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80031ce:	81a3      	strhlt	r3, [r4, #12]
 80031d0:	bd10      	pop	{r4, pc}

080031d2 <__swrite>:
 80031d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031d6:	461f      	mov	r7, r3
 80031d8:	898b      	ldrh	r3, [r1, #12]
 80031da:	4605      	mov	r5, r0
 80031dc:	05db      	lsls	r3, r3, #23
 80031de:	460c      	mov	r4, r1
 80031e0:	4616      	mov	r6, r2
 80031e2:	d505      	bpl.n	80031f0 <__swrite+0x1e>
 80031e4:	2302      	movs	r3, #2
 80031e6:	2200      	movs	r2, #0
 80031e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031ec:	f000 f9c4 	bl	8003578 <_lseek_r>
 80031f0:	89a3      	ldrh	r3, [r4, #12]
 80031f2:	4632      	mov	r2, r6
 80031f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80031f8:	81a3      	strh	r3, [r4, #12]
 80031fa:	4628      	mov	r0, r5
 80031fc:	463b      	mov	r3, r7
 80031fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003202:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003206:	f000 b869 	b.w	80032dc <_write_r>

0800320a <__sseek>:
 800320a:	b510      	push	{r4, lr}
 800320c:	460c      	mov	r4, r1
 800320e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003212:	f000 f9b1 	bl	8003578 <_lseek_r>
 8003216:	1c43      	adds	r3, r0, #1
 8003218:	89a3      	ldrh	r3, [r4, #12]
 800321a:	bf15      	itete	ne
 800321c:	6560      	strne	r0, [r4, #84]	; 0x54
 800321e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003222:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003226:	81a3      	strheq	r3, [r4, #12]
 8003228:	bf18      	it	ne
 800322a:	81a3      	strhne	r3, [r4, #12]
 800322c:	bd10      	pop	{r4, pc}

0800322e <__sclose>:
 800322e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003232:	f000 b8d3 	b.w	80033dc <_close_r>
	...

08003238 <__swbuf_r>:
 8003238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800323a:	460e      	mov	r6, r1
 800323c:	4614      	mov	r4, r2
 800323e:	4605      	mov	r5, r0
 8003240:	b118      	cbz	r0, 800324a <__swbuf_r+0x12>
 8003242:	6983      	ldr	r3, [r0, #24]
 8003244:	b90b      	cbnz	r3, 800324a <__swbuf_r+0x12>
 8003246:	f7ff fb81 	bl	800294c <__sinit>
 800324a:	4b21      	ldr	r3, [pc, #132]	; (80032d0 <__swbuf_r+0x98>)
 800324c:	429c      	cmp	r4, r3
 800324e:	d12b      	bne.n	80032a8 <__swbuf_r+0x70>
 8003250:	686c      	ldr	r4, [r5, #4]
 8003252:	69a3      	ldr	r3, [r4, #24]
 8003254:	60a3      	str	r3, [r4, #8]
 8003256:	89a3      	ldrh	r3, [r4, #12]
 8003258:	071a      	lsls	r2, r3, #28
 800325a:	d52f      	bpl.n	80032bc <__swbuf_r+0x84>
 800325c:	6923      	ldr	r3, [r4, #16]
 800325e:	b36b      	cbz	r3, 80032bc <__swbuf_r+0x84>
 8003260:	6923      	ldr	r3, [r4, #16]
 8003262:	6820      	ldr	r0, [r4, #0]
 8003264:	b2f6      	uxtb	r6, r6
 8003266:	1ac0      	subs	r0, r0, r3
 8003268:	6963      	ldr	r3, [r4, #20]
 800326a:	4637      	mov	r7, r6
 800326c:	4283      	cmp	r3, r0
 800326e:	dc04      	bgt.n	800327a <__swbuf_r+0x42>
 8003270:	4621      	mov	r1, r4
 8003272:	4628      	mov	r0, r5
 8003274:	f000 f944 	bl	8003500 <_fflush_r>
 8003278:	bb30      	cbnz	r0, 80032c8 <__swbuf_r+0x90>
 800327a:	68a3      	ldr	r3, [r4, #8]
 800327c:	3001      	adds	r0, #1
 800327e:	3b01      	subs	r3, #1
 8003280:	60a3      	str	r3, [r4, #8]
 8003282:	6823      	ldr	r3, [r4, #0]
 8003284:	1c5a      	adds	r2, r3, #1
 8003286:	6022      	str	r2, [r4, #0]
 8003288:	701e      	strb	r6, [r3, #0]
 800328a:	6963      	ldr	r3, [r4, #20]
 800328c:	4283      	cmp	r3, r0
 800328e:	d004      	beq.n	800329a <__swbuf_r+0x62>
 8003290:	89a3      	ldrh	r3, [r4, #12]
 8003292:	07db      	lsls	r3, r3, #31
 8003294:	d506      	bpl.n	80032a4 <__swbuf_r+0x6c>
 8003296:	2e0a      	cmp	r6, #10
 8003298:	d104      	bne.n	80032a4 <__swbuf_r+0x6c>
 800329a:	4621      	mov	r1, r4
 800329c:	4628      	mov	r0, r5
 800329e:	f000 f92f 	bl	8003500 <_fflush_r>
 80032a2:	b988      	cbnz	r0, 80032c8 <__swbuf_r+0x90>
 80032a4:	4638      	mov	r0, r7
 80032a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032a8:	4b0a      	ldr	r3, [pc, #40]	; (80032d4 <__swbuf_r+0x9c>)
 80032aa:	429c      	cmp	r4, r3
 80032ac:	d101      	bne.n	80032b2 <__swbuf_r+0x7a>
 80032ae:	68ac      	ldr	r4, [r5, #8]
 80032b0:	e7cf      	b.n	8003252 <__swbuf_r+0x1a>
 80032b2:	4b09      	ldr	r3, [pc, #36]	; (80032d8 <__swbuf_r+0xa0>)
 80032b4:	429c      	cmp	r4, r3
 80032b6:	bf08      	it	eq
 80032b8:	68ec      	ldreq	r4, [r5, #12]
 80032ba:	e7ca      	b.n	8003252 <__swbuf_r+0x1a>
 80032bc:	4621      	mov	r1, r4
 80032be:	4628      	mov	r0, r5
 80032c0:	f000 f81e 	bl	8003300 <__swsetup_r>
 80032c4:	2800      	cmp	r0, #0
 80032c6:	d0cb      	beq.n	8003260 <__swbuf_r+0x28>
 80032c8:	f04f 37ff 	mov.w	r7, #4294967295
 80032cc:	e7ea      	b.n	80032a4 <__swbuf_r+0x6c>
 80032ce:	bf00      	nop
 80032d0:	08003808 	.word	0x08003808
 80032d4:	08003828 	.word	0x08003828
 80032d8:	080037e8 	.word	0x080037e8

080032dc <_write_r>:
 80032dc:	b538      	push	{r3, r4, r5, lr}
 80032de:	4604      	mov	r4, r0
 80032e0:	4608      	mov	r0, r1
 80032e2:	4611      	mov	r1, r2
 80032e4:	2200      	movs	r2, #0
 80032e6:	4d05      	ldr	r5, [pc, #20]	; (80032fc <_write_r+0x20>)
 80032e8:	602a      	str	r2, [r5, #0]
 80032ea:	461a      	mov	r2, r3
 80032ec:	f7fd fa1d 	bl	800072a <_write>
 80032f0:	1c43      	adds	r3, r0, #1
 80032f2:	d102      	bne.n	80032fa <_write_r+0x1e>
 80032f4:	682b      	ldr	r3, [r5, #0]
 80032f6:	b103      	cbz	r3, 80032fa <_write_r+0x1e>
 80032f8:	6023      	str	r3, [r4, #0]
 80032fa:	bd38      	pop	{r3, r4, r5, pc}
 80032fc:	20000168 	.word	0x20000168

08003300 <__swsetup_r>:
 8003300:	4b32      	ldr	r3, [pc, #200]	; (80033cc <__swsetup_r+0xcc>)
 8003302:	b570      	push	{r4, r5, r6, lr}
 8003304:	681d      	ldr	r5, [r3, #0]
 8003306:	4606      	mov	r6, r0
 8003308:	460c      	mov	r4, r1
 800330a:	b125      	cbz	r5, 8003316 <__swsetup_r+0x16>
 800330c:	69ab      	ldr	r3, [r5, #24]
 800330e:	b913      	cbnz	r3, 8003316 <__swsetup_r+0x16>
 8003310:	4628      	mov	r0, r5
 8003312:	f7ff fb1b 	bl	800294c <__sinit>
 8003316:	4b2e      	ldr	r3, [pc, #184]	; (80033d0 <__swsetup_r+0xd0>)
 8003318:	429c      	cmp	r4, r3
 800331a:	d10f      	bne.n	800333c <__swsetup_r+0x3c>
 800331c:	686c      	ldr	r4, [r5, #4]
 800331e:	89a3      	ldrh	r3, [r4, #12]
 8003320:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003324:	0719      	lsls	r1, r3, #28
 8003326:	d42c      	bmi.n	8003382 <__swsetup_r+0x82>
 8003328:	06dd      	lsls	r5, r3, #27
 800332a:	d411      	bmi.n	8003350 <__swsetup_r+0x50>
 800332c:	2309      	movs	r3, #9
 800332e:	6033      	str	r3, [r6, #0]
 8003330:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003334:	f04f 30ff 	mov.w	r0, #4294967295
 8003338:	81a3      	strh	r3, [r4, #12]
 800333a:	e03e      	b.n	80033ba <__swsetup_r+0xba>
 800333c:	4b25      	ldr	r3, [pc, #148]	; (80033d4 <__swsetup_r+0xd4>)
 800333e:	429c      	cmp	r4, r3
 8003340:	d101      	bne.n	8003346 <__swsetup_r+0x46>
 8003342:	68ac      	ldr	r4, [r5, #8]
 8003344:	e7eb      	b.n	800331e <__swsetup_r+0x1e>
 8003346:	4b24      	ldr	r3, [pc, #144]	; (80033d8 <__swsetup_r+0xd8>)
 8003348:	429c      	cmp	r4, r3
 800334a:	bf08      	it	eq
 800334c:	68ec      	ldreq	r4, [r5, #12]
 800334e:	e7e6      	b.n	800331e <__swsetup_r+0x1e>
 8003350:	0758      	lsls	r0, r3, #29
 8003352:	d512      	bpl.n	800337a <__swsetup_r+0x7a>
 8003354:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003356:	b141      	cbz	r1, 800336a <__swsetup_r+0x6a>
 8003358:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800335c:	4299      	cmp	r1, r3
 800335e:	d002      	beq.n	8003366 <__swsetup_r+0x66>
 8003360:	4630      	mov	r0, r6
 8003362:	f000 f99b 	bl	800369c <_free_r>
 8003366:	2300      	movs	r3, #0
 8003368:	6363      	str	r3, [r4, #52]	; 0x34
 800336a:	89a3      	ldrh	r3, [r4, #12]
 800336c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003370:	81a3      	strh	r3, [r4, #12]
 8003372:	2300      	movs	r3, #0
 8003374:	6063      	str	r3, [r4, #4]
 8003376:	6923      	ldr	r3, [r4, #16]
 8003378:	6023      	str	r3, [r4, #0]
 800337a:	89a3      	ldrh	r3, [r4, #12]
 800337c:	f043 0308 	orr.w	r3, r3, #8
 8003380:	81a3      	strh	r3, [r4, #12]
 8003382:	6923      	ldr	r3, [r4, #16]
 8003384:	b94b      	cbnz	r3, 800339a <__swsetup_r+0x9a>
 8003386:	89a3      	ldrh	r3, [r4, #12]
 8003388:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800338c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003390:	d003      	beq.n	800339a <__swsetup_r+0x9a>
 8003392:	4621      	mov	r1, r4
 8003394:	4630      	mov	r0, r6
 8003396:	f000 f927 	bl	80035e8 <__smakebuf_r>
 800339a:	89a0      	ldrh	r0, [r4, #12]
 800339c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80033a0:	f010 0301 	ands.w	r3, r0, #1
 80033a4:	d00a      	beq.n	80033bc <__swsetup_r+0xbc>
 80033a6:	2300      	movs	r3, #0
 80033a8:	60a3      	str	r3, [r4, #8]
 80033aa:	6963      	ldr	r3, [r4, #20]
 80033ac:	425b      	negs	r3, r3
 80033ae:	61a3      	str	r3, [r4, #24]
 80033b0:	6923      	ldr	r3, [r4, #16]
 80033b2:	b943      	cbnz	r3, 80033c6 <__swsetup_r+0xc6>
 80033b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80033b8:	d1ba      	bne.n	8003330 <__swsetup_r+0x30>
 80033ba:	bd70      	pop	{r4, r5, r6, pc}
 80033bc:	0781      	lsls	r1, r0, #30
 80033be:	bf58      	it	pl
 80033c0:	6963      	ldrpl	r3, [r4, #20]
 80033c2:	60a3      	str	r3, [r4, #8]
 80033c4:	e7f4      	b.n	80033b0 <__swsetup_r+0xb0>
 80033c6:	2000      	movs	r0, #0
 80033c8:	e7f7      	b.n	80033ba <__swsetup_r+0xba>
 80033ca:	bf00      	nop
 80033cc:	2000000c 	.word	0x2000000c
 80033d0:	08003808 	.word	0x08003808
 80033d4:	08003828 	.word	0x08003828
 80033d8:	080037e8 	.word	0x080037e8

080033dc <_close_r>:
 80033dc:	b538      	push	{r3, r4, r5, lr}
 80033de:	2300      	movs	r3, #0
 80033e0:	4d05      	ldr	r5, [pc, #20]	; (80033f8 <_close_r+0x1c>)
 80033e2:	4604      	mov	r4, r0
 80033e4:	4608      	mov	r0, r1
 80033e6:	602b      	str	r3, [r5, #0]
 80033e8:	f7fd f9bb 	bl	8000762 <_close>
 80033ec:	1c43      	adds	r3, r0, #1
 80033ee:	d102      	bne.n	80033f6 <_close_r+0x1a>
 80033f0:	682b      	ldr	r3, [r5, #0]
 80033f2:	b103      	cbz	r3, 80033f6 <_close_r+0x1a>
 80033f4:	6023      	str	r3, [r4, #0]
 80033f6:	bd38      	pop	{r3, r4, r5, pc}
 80033f8:	20000168 	.word	0x20000168

080033fc <__sflush_r>:
 80033fc:	898a      	ldrh	r2, [r1, #12]
 80033fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003400:	4605      	mov	r5, r0
 8003402:	0710      	lsls	r0, r2, #28
 8003404:	460c      	mov	r4, r1
 8003406:	d457      	bmi.n	80034b8 <__sflush_r+0xbc>
 8003408:	684b      	ldr	r3, [r1, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	dc04      	bgt.n	8003418 <__sflush_r+0x1c>
 800340e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003410:	2b00      	cmp	r3, #0
 8003412:	dc01      	bgt.n	8003418 <__sflush_r+0x1c>
 8003414:	2000      	movs	r0, #0
 8003416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003418:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800341a:	2e00      	cmp	r6, #0
 800341c:	d0fa      	beq.n	8003414 <__sflush_r+0x18>
 800341e:	2300      	movs	r3, #0
 8003420:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003424:	682f      	ldr	r7, [r5, #0]
 8003426:	602b      	str	r3, [r5, #0]
 8003428:	d032      	beq.n	8003490 <__sflush_r+0x94>
 800342a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800342c:	89a3      	ldrh	r3, [r4, #12]
 800342e:	075a      	lsls	r2, r3, #29
 8003430:	d505      	bpl.n	800343e <__sflush_r+0x42>
 8003432:	6863      	ldr	r3, [r4, #4]
 8003434:	1ac0      	subs	r0, r0, r3
 8003436:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003438:	b10b      	cbz	r3, 800343e <__sflush_r+0x42>
 800343a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800343c:	1ac0      	subs	r0, r0, r3
 800343e:	2300      	movs	r3, #0
 8003440:	4602      	mov	r2, r0
 8003442:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003444:	4628      	mov	r0, r5
 8003446:	6a21      	ldr	r1, [r4, #32]
 8003448:	47b0      	blx	r6
 800344a:	1c43      	adds	r3, r0, #1
 800344c:	89a3      	ldrh	r3, [r4, #12]
 800344e:	d106      	bne.n	800345e <__sflush_r+0x62>
 8003450:	6829      	ldr	r1, [r5, #0]
 8003452:	291d      	cmp	r1, #29
 8003454:	d82c      	bhi.n	80034b0 <__sflush_r+0xb4>
 8003456:	4a29      	ldr	r2, [pc, #164]	; (80034fc <__sflush_r+0x100>)
 8003458:	40ca      	lsrs	r2, r1
 800345a:	07d6      	lsls	r6, r2, #31
 800345c:	d528      	bpl.n	80034b0 <__sflush_r+0xb4>
 800345e:	2200      	movs	r2, #0
 8003460:	6062      	str	r2, [r4, #4]
 8003462:	6922      	ldr	r2, [r4, #16]
 8003464:	04d9      	lsls	r1, r3, #19
 8003466:	6022      	str	r2, [r4, #0]
 8003468:	d504      	bpl.n	8003474 <__sflush_r+0x78>
 800346a:	1c42      	adds	r2, r0, #1
 800346c:	d101      	bne.n	8003472 <__sflush_r+0x76>
 800346e:	682b      	ldr	r3, [r5, #0]
 8003470:	b903      	cbnz	r3, 8003474 <__sflush_r+0x78>
 8003472:	6560      	str	r0, [r4, #84]	; 0x54
 8003474:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003476:	602f      	str	r7, [r5, #0]
 8003478:	2900      	cmp	r1, #0
 800347a:	d0cb      	beq.n	8003414 <__sflush_r+0x18>
 800347c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003480:	4299      	cmp	r1, r3
 8003482:	d002      	beq.n	800348a <__sflush_r+0x8e>
 8003484:	4628      	mov	r0, r5
 8003486:	f000 f909 	bl	800369c <_free_r>
 800348a:	2000      	movs	r0, #0
 800348c:	6360      	str	r0, [r4, #52]	; 0x34
 800348e:	e7c2      	b.n	8003416 <__sflush_r+0x1a>
 8003490:	6a21      	ldr	r1, [r4, #32]
 8003492:	2301      	movs	r3, #1
 8003494:	4628      	mov	r0, r5
 8003496:	47b0      	blx	r6
 8003498:	1c41      	adds	r1, r0, #1
 800349a:	d1c7      	bne.n	800342c <__sflush_r+0x30>
 800349c:	682b      	ldr	r3, [r5, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d0c4      	beq.n	800342c <__sflush_r+0x30>
 80034a2:	2b1d      	cmp	r3, #29
 80034a4:	d001      	beq.n	80034aa <__sflush_r+0xae>
 80034a6:	2b16      	cmp	r3, #22
 80034a8:	d101      	bne.n	80034ae <__sflush_r+0xb2>
 80034aa:	602f      	str	r7, [r5, #0]
 80034ac:	e7b2      	b.n	8003414 <__sflush_r+0x18>
 80034ae:	89a3      	ldrh	r3, [r4, #12]
 80034b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034b4:	81a3      	strh	r3, [r4, #12]
 80034b6:	e7ae      	b.n	8003416 <__sflush_r+0x1a>
 80034b8:	690f      	ldr	r7, [r1, #16]
 80034ba:	2f00      	cmp	r7, #0
 80034bc:	d0aa      	beq.n	8003414 <__sflush_r+0x18>
 80034be:	0793      	lsls	r3, r2, #30
 80034c0:	bf18      	it	ne
 80034c2:	2300      	movne	r3, #0
 80034c4:	680e      	ldr	r6, [r1, #0]
 80034c6:	bf08      	it	eq
 80034c8:	694b      	ldreq	r3, [r1, #20]
 80034ca:	1bf6      	subs	r6, r6, r7
 80034cc:	600f      	str	r7, [r1, #0]
 80034ce:	608b      	str	r3, [r1, #8]
 80034d0:	2e00      	cmp	r6, #0
 80034d2:	dd9f      	ble.n	8003414 <__sflush_r+0x18>
 80034d4:	4633      	mov	r3, r6
 80034d6:	463a      	mov	r2, r7
 80034d8:	4628      	mov	r0, r5
 80034da:	6a21      	ldr	r1, [r4, #32]
 80034dc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80034e0:	47e0      	blx	ip
 80034e2:	2800      	cmp	r0, #0
 80034e4:	dc06      	bgt.n	80034f4 <__sflush_r+0xf8>
 80034e6:	89a3      	ldrh	r3, [r4, #12]
 80034e8:	f04f 30ff 	mov.w	r0, #4294967295
 80034ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034f0:	81a3      	strh	r3, [r4, #12]
 80034f2:	e790      	b.n	8003416 <__sflush_r+0x1a>
 80034f4:	4407      	add	r7, r0
 80034f6:	1a36      	subs	r6, r6, r0
 80034f8:	e7ea      	b.n	80034d0 <__sflush_r+0xd4>
 80034fa:	bf00      	nop
 80034fc:	20400001 	.word	0x20400001

08003500 <_fflush_r>:
 8003500:	b538      	push	{r3, r4, r5, lr}
 8003502:	690b      	ldr	r3, [r1, #16]
 8003504:	4605      	mov	r5, r0
 8003506:	460c      	mov	r4, r1
 8003508:	b913      	cbnz	r3, 8003510 <_fflush_r+0x10>
 800350a:	2500      	movs	r5, #0
 800350c:	4628      	mov	r0, r5
 800350e:	bd38      	pop	{r3, r4, r5, pc}
 8003510:	b118      	cbz	r0, 800351a <_fflush_r+0x1a>
 8003512:	6983      	ldr	r3, [r0, #24]
 8003514:	b90b      	cbnz	r3, 800351a <_fflush_r+0x1a>
 8003516:	f7ff fa19 	bl	800294c <__sinit>
 800351a:	4b14      	ldr	r3, [pc, #80]	; (800356c <_fflush_r+0x6c>)
 800351c:	429c      	cmp	r4, r3
 800351e:	d11b      	bne.n	8003558 <_fflush_r+0x58>
 8003520:	686c      	ldr	r4, [r5, #4]
 8003522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d0ef      	beq.n	800350a <_fflush_r+0xa>
 800352a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800352c:	07d0      	lsls	r0, r2, #31
 800352e:	d404      	bmi.n	800353a <_fflush_r+0x3a>
 8003530:	0599      	lsls	r1, r3, #22
 8003532:	d402      	bmi.n	800353a <_fflush_r+0x3a>
 8003534:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003536:	f7ff faa7 	bl	8002a88 <__retarget_lock_acquire_recursive>
 800353a:	4628      	mov	r0, r5
 800353c:	4621      	mov	r1, r4
 800353e:	f7ff ff5d 	bl	80033fc <__sflush_r>
 8003542:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003544:	4605      	mov	r5, r0
 8003546:	07da      	lsls	r2, r3, #31
 8003548:	d4e0      	bmi.n	800350c <_fflush_r+0xc>
 800354a:	89a3      	ldrh	r3, [r4, #12]
 800354c:	059b      	lsls	r3, r3, #22
 800354e:	d4dd      	bmi.n	800350c <_fflush_r+0xc>
 8003550:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003552:	f7ff fa9a 	bl	8002a8a <__retarget_lock_release_recursive>
 8003556:	e7d9      	b.n	800350c <_fflush_r+0xc>
 8003558:	4b05      	ldr	r3, [pc, #20]	; (8003570 <_fflush_r+0x70>)
 800355a:	429c      	cmp	r4, r3
 800355c:	d101      	bne.n	8003562 <_fflush_r+0x62>
 800355e:	68ac      	ldr	r4, [r5, #8]
 8003560:	e7df      	b.n	8003522 <_fflush_r+0x22>
 8003562:	4b04      	ldr	r3, [pc, #16]	; (8003574 <_fflush_r+0x74>)
 8003564:	429c      	cmp	r4, r3
 8003566:	bf08      	it	eq
 8003568:	68ec      	ldreq	r4, [r5, #12]
 800356a:	e7da      	b.n	8003522 <_fflush_r+0x22>
 800356c:	08003808 	.word	0x08003808
 8003570:	08003828 	.word	0x08003828
 8003574:	080037e8 	.word	0x080037e8

08003578 <_lseek_r>:
 8003578:	b538      	push	{r3, r4, r5, lr}
 800357a:	4604      	mov	r4, r0
 800357c:	4608      	mov	r0, r1
 800357e:	4611      	mov	r1, r2
 8003580:	2200      	movs	r2, #0
 8003582:	4d05      	ldr	r5, [pc, #20]	; (8003598 <_lseek_r+0x20>)
 8003584:	602a      	str	r2, [r5, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	f7fd f90f 	bl	80007aa <_lseek>
 800358c:	1c43      	adds	r3, r0, #1
 800358e:	d102      	bne.n	8003596 <_lseek_r+0x1e>
 8003590:	682b      	ldr	r3, [r5, #0]
 8003592:	b103      	cbz	r3, 8003596 <_lseek_r+0x1e>
 8003594:	6023      	str	r3, [r4, #0]
 8003596:	bd38      	pop	{r3, r4, r5, pc}
 8003598:	20000168 	.word	0x20000168

0800359c <__swhatbuf_r>:
 800359c:	b570      	push	{r4, r5, r6, lr}
 800359e:	460e      	mov	r6, r1
 80035a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035a4:	4614      	mov	r4, r2
 80035a6:	2900      	cmp	r1, #0
 80035a8:	461d      	mov	r5, r3
 80035aa:	b096      	sub	sp, #88	; 0x58
 80035ac:	da08      	bge.n	80035c0 <__swhatbuf_r+0x24>
 80035ae:	2200      	movs	r2, #0
 80035b0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80035b4:	602a      	str	r2, [r5, #0]
 80035b6:	061a      	lsls	r2, r3, #24
 80035b8:	d410      	bmi.n	80035dc <__swhatbuf_r+0x40>
 80035ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035be:	e00e      	b.n	80035de <__swhatbuf_r+0x42>
 80035c0:	466a      	mov	r2, sp
 80035c2:	f000 f8c5 	bl	8003750 <_fstat_r>
 80035c6:	2800      	cmp	r0, #0
 80035c8:	dbf1      	blt.n	80035ae <__swhatbuf_r+0x12>
 80035ca:	9a01      	ldr	r2, [sp, #4]
 80035cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80035d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80035d4:	425a      	negs	r2, r3
 80035d6:	415a      	adcs	r2, r3
 80035d8:	602a      	str	r2, [r5, #0]
 80035da:	e7ee      	b.n	80035ba <__swhatbuf_r+0x1e>
 80035dc:	2340      	movs	r3, #64	; 0x40
 80035de:	2000      	movs	r0, #0
 80035e0:	6023      	str	r3, [r4, #0]
 80035e2:	b016      	add	sp, #88	; 0x58
 80035e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080035e8 <__smakebuf_r>:
 80035e8:	898b      	ldrh	r3, [r1, #12]
 80035ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80035ec:	079d      	lsls	r5, r3, #30
 80035ee:	4606      	mov	r6, r0
 80035f0:	460c      	mov	r4, r1
 80035f2:	d507      	bpl.n	8003604 <__smakebuf_r+0x1c>
 80035f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80035f8:	6023      	str	r3, [r4, #0]
 80035fa:	6123      	str	r3, [r4, #16]
 80035fc:	2301      	movs	r3, #1
 80035fe:	6163      	str	r3, [r4, #20]
 8003600:	b002      	add	sp, #8
 8003602:	bd70      	pop	{r4, r5, r6, pc}
 8003604:	466a      	mov	r2, sp
 8003606:	ab01      	add	r3, sp, #4
 8003608:	f7ff ffc8 	bl	800359c <__swhatbuf_r>
 800360c:	9900      	ldr	r1, [sp, #0]
 800360e:	4605      	mov	r5, r0
 8003610:	4630      	mov	r0, r6
 8003612:	f7ff fa5b 	bl	8002acc <_malloc_r>
 8003616:	b948      	cbnz	r0, 800362c <__smakebuf_r+0x44>
 8003618:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800361c:	059a      	lsls	r2, r3, #22
 800361e:	d4ef      	bmi.n	8003600 <__smakebuf_r+0x18>
 8003620:	f023 0303 	bic.w	r3, r3, #3
 8003624:	f043 0302 	orr.w	r3, r3, #2
 8003628:	81a3      	strh	r3, [r4, #12]
 800362a:	e7e3      	b.n	80035f4 <__smakebuf_r+0xc>
 800362c:	4b0d      	ldr	r3, [pc, #52]	; (8003664 <__smakebuf_r+0x7c>)
 800362e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003630:	89a3      	ldrh	r3, [r4, #12]
 8003632:	6020      	str	r0, [r4, #0]
 8003634:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003638:	81a3      	strh	r3, [r4, #12]
 800363a:	9b00      	ldr	r3, [sp, #0]
 800363c:	6120      	str	r0, [r4, #16]
 800363e:	6163      	str	r3, [r4, #20]
 8003640:	9b01      	ldr	r3, [sp, #4]
 8003642:	b15b      	cbz	r3, 800365c <__smakebuf_r+0x74>
 8003644:	4630      	mov	r0, r6
 8003646:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800364a:	f000 f893 	bl	8003774 <_isatty_r>
 800364e:	b128      	cbz	r0, 800365c <__smakebuf_r+0x74>
 8003650:	89a3      	ldrh	r3, [r4, #12]
 8003652:	f023 0303 	bic.w	r3, r3, #3
 8003656:	f043 0301 	orr.w	r3, r3, #1
 800365a:	81a3      	strh	r3, [r4, #12]
 800365c:	89a0      	ldrh	r0, [r4, #12]
 800365e:	4305      	orrs	r5, r0
 8003660:	81a5      	strh	r5, [r4, #12]
 8003662:	e7cd      	b.n	8003600 <__smakebuf_r+0x18>
 8003664:	080028e5 	.word	0x080028e5

08003668 <memchr>:
 8003668:	4603      	mov	r3, r0
 800366a:	b510      	push	{r4, lr}
 800366c:	b2c9      	uxtb	r1, r1
 800366e:	4402      	add	r2, r0
 8003670:	4293      	cmp	r3, r2
 8003672:	4618      	mov	r0, r3
 8003674:	d101      	bne.n	800367a <memchr+0x12>
 8003676:	2000      	movs	r0, #0
 8003678:	e003      	b.n	8003682 <memchr+0x1a>
 800367a:	7804      	ldrb	r4, [r0, #0]
 800367c:	3301      	adds	r3, #1
 800367e:	428c      	cmp	r4, r1
 8003680:	d1f6      	bne.n	8003670 <memchr+0x8>
 8003682:	bd10      	pop	{r4, pc}

08003684 <__malloc_lock>:
 8003684:	4801      	ldr	r0, [pc, #4]	; (800368c <__malloc_lock+0x8>)
 8003686:	f7ff b9ff 	b.w	8002a88 <__retarget_lock_acquire_recursive>
 800368a:	bf00      	nop
 800368c:	2000015c 	.word	0x2000015c

08003690 <__malloc_unlock>:
 8003690:	4801      	ldr	r0, [pc, #4]	; (8003698 <__malloc_unlock+0x8>)
 8003692:	f7ff b9fa 	b.w	8002a8a <__retarget_lock_release_recursive>
 8003696:	bf00      	nop
 8003698:	2000015c 	.word	0x2000015c

0800369c <_free_r>:
 800369c:	b538      	push	{r3, r4, r5, lr}
 800369e:	4605      	mov	r5, r0
 80036a0:	2900      	cmp	r1, #0
 80036a2:	d040      	beq.n	8003726 <_free_r+0x8a>
 80036a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036a8:	1f0c      	subs	r4, r1, #4
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	bfb8      	it	lt
 80036ae:	18e4      	addlt	r4, r4, r3
 80036b0:	f7ff ffe8 	bl	8003684 <__malloc_lock>
 80036b4:	4a1c      	ldr	r2, [pc, #112]	; (8003728 <_free_r+0x8c>)
 80036b6:	6813      	ldr	r3, [r2, #0]
 80036b8:	b933      	cbnz	r3, 80036c8 <_free_r+0x2c>
 80036ba:	6063      	str	r3, [r4, #4]
 80036bc:	6014      	str	r4, [r2, #0]
 80036be:	4628      	mov	r0, r5
 80036c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80036c4:	f7ff bfe4 	b.w	8003690 <__malloc_unlock>
 80036c8:	42a3      	cmp	r3, r4
 80036ca:	d908      	bls.n	80036de <_free_r+0x42>
 80036cc:	6820      	ldr	r0, [r4, #0]
 80036ce:	1821      	adds	r1, r4, r0
 80036d0:	428b      	cmp	r3, r1
 80036d2:	bf01      	itttt	eq
 80036d4:	6819      	ldreq	r1, [r3, #0]
 80036d6:	685b      	ldreq	r3, [r3, #4]
 80036d8:	1809      	addeq	r1, r1, r0
 80036da:	6021      	streq	r1, [r4, #0]
 80036dc:	e7ed      	b.n	80036ba <_free_r+0x1e>
 80036de:	461a      	mov	r2, r3
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	b10b      	cbz	r3, 80036e8 <_free_r+0x4c>
 80036e4:	42a3      	cmp	r3, r4
 80036e6:	d9fa      	bls.n	80036de <_free_r+0x42>
 80036e8:	6811      	ldr	r1, [r2, #0]
 80036ea:	1850      	adds	r0, r2, r1
 80036ec:	42a0      	cmp	r0, r4
 80036ee:	d10b      	bne.n	8003708 <_free_r+0x6c>
 80036f0:	6820      	ldr	r0, [r4, #0]
 80036f2:	4401      	add	r1, r0
 80036f4:	1850      	adds	r0, r2, r1
 80036f6:	4283      	cmp	r3, r0
 80036f8:	6011      	str	r1, [r2, #0]
 80036fa:	d1e0      	bne.n	80036be <_free_r+0x22>
 80036fc:	6818      	ldr	r0, [r3, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	4401      	add	r1, r0
 8003702:	6011      	str	r1, [r2, #0]
 8003704:	6053      	str	r3, [r2, #4]
 8003706:	e7da      	b.n	80036be <_free_r+0x22>
 8003708:	d902      	bls.n	8003710 <_free_r+0x74>
 800370a:	230c      	movs	r3, #12
 800370c:	602b      	str	r3, [r5, #0]
 800370e:	e7d6      	b.n	80036be <_free_r+0x22>
 8003710:	6820      	ldr	r0, [r4, #0]
 8003712:	1821      	adds	r1, r4, r0
 8003714:	428b      	cmp	r3, r1
 8003716:	bf01      	itttt	eq
 8003718:	6819      	ldreq	r1, [r3, #0]
 800371a:	685b      	ldreq	r3, [r3, #4]
 800371c:	1809      	addeq	r1, r1, r0
 800371e:	6021      	streq	r1, [r4, #0]
 8003720:	6063      	str	r3, [r4, #4]
 8003722:	6054      	str	r4, [r2, #4]
 8003724:	e7cb      	b.n	80036be <_free_r+0x22>
 8003726:	bd38      	pop	{r3, r4, r5, pc}
 8003728:	20000160 	.word	0x20000160

0800372c <_read_r>:
 800372c:	b538      	push	{r3, r4, r5, lr}
 800372e:	4604      	mov	r4, r0
 8003730:	4608      	mov	r0, r1
 8003732:	4611      	mov	r1, r2
 8003734:	2200      	movs	r2, #0
 8003736:	4d05      	ldr	r5, [pc, #20]	; (800374c <_read_r+0x20>)
 8003738:	602a      	str	r2, [r5, #0]
 800373a:	461a      	mov	r2, r3
 800373c:	f7fc ffd8 	bl	80006f0 <_read>
 8003740:	1c43      	adds	r3, r0, #1
 8003742:	d102      	bne.n	800374a <_read_r+0x1e>
 8003744:	682b      	ldr	r3, [r5, #0]
 8003746:	b103      	cbz	r3, 800374a <_read_r+0x1e>
 8003748:	6023      	str	r3, [r4, #0]
 800374a:	bd38      	pop	{r3, r4, r5, pc}
 800374c:	20000168 	.word	0x20000168

08003750 <_fstat_r>:
 8003750:	b538      	push	{r3, r4, r5, lr}
 8003752:	2300      	movs	r3, #0
 8003754:	4d06      	ldr	r5, [pc, #24]	; (8003770 <_fstat_r+0x20>)
 8003756:	4604      	mov	r4, r0
 8003758:	4608      	mov	r0, r1
 800375a:	4611      	mov	r1, r2
 800375c:	602b      	str	r3, [r5, #0]
 800375e:	f7fd f80b 	bl	8000778 <_fstat>
 8003762:	1c43      	adds	r3, r0, #1
 8003764:	d102      	bne.n	800376c <_fstat_r+0x1c>
 8003766:	682b      	ldr	r3, [r5, #0]
 8003768:	b103      	cbz	r3, 800376c <_fstat_r+0x1c>
 800376a:	6023      	str	r3, [r4, #0]
 800376c:	bd38      	pop	{r3, r4, r5, pc}
 800376e:	bf00      	nop
 8003770:	20000168 	.word	0x20000168

08003774 <_isatty_r>:
 8003774:	b538      	push	{r3, r4, r5, lr}
 8003776:	2300      	movs	r3, #0
 8003778:	4d05      	ldr	r5, [pc, #20]	; (8003790 <_isatty_r+0x1c>)
 800377a:	4604      	mov	r4, r0
 800377c:	4608      	mov	r0, r1
 800377e:	602b      	str	r3, [r5, #0]
 8003780:	f7fd f809 	bl	8000796 <_isatty>
 8003784:	1c43      	adds	r3, r0, #1
 8003786:	d102      	bne.n	800378e <_isatty_r+0x1a>
 8003788:	682b      	ldr	r3, [r5, #0]
 800378a:	b103      	cbz	r3, 800378e <_isatty_r+0x1a>
 800378c:	6023      	str	r3, [r4, #0]
 800378e:	bd38      	pop	{r3, r4, r5, pc}
 8003790:	20000168 	.word	0x20000168

08003794 <_init>:
 8003794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003796:	bf00      	nop
 8003798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800379a:	bc08      	pop	{r3}
 800379c:	469e      	mov	lr, r3
 800379e:	4770      	bx	lr

080037a0 <_fini>:
 80037a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037a2:	bf00      	nop
 80037a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037a6:	bc08      	pop	{r3}
 80037a8:	469e      	mov	lr, r3
 80037aa:	4770      	bx	lr
