#include "ne_ds.h"
#include "svpwm_inv_ideal_switch_Motor_DVS_128b9dc4_49_ds_sys_struct.h"
#include "svpwm_inv_ideal_switch_Motor_DVS_128b9dc4_49_ds_lock_i.h"
#include "svpwm_inv_ideal_switch_Motor_DVS_128b9dc4_49_ds.h"
#include "svpwm_inv_ideal_switch_Motor_DVS_128b9dc4_49_ds_externals.h"
#include "svpwm_inv_ideal_switch_Motor_DVS_128b9dc4_49_ds_external_struct.h"
#include "ssc_ml_fun.h"
int32_T svpwm_inv_ideal_switch_Motor_DVS_128b9dc4_49_ds_lock_i ( const
NeDynamicSystem * sys , const NeDynamicSystemInput * t1 , NeDsMethodOutput *
out ) { if ( ( ( t1 -> mCI . mX [ 83UL ] == 0 ) && ( t1 -> mU . mX [ 3UL ] <
0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 1UL ) ) || ( ( t1 -> mU . mX [
3UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 1UL ) && ( t1 -> mQ .
mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 4UL ] = true ; } else if ( ( ( t1
-> mCI . mX [ 82UL ] == 0 ) && ( t1 -> mU . mX [ 3UL ] >= 0.5 ) && ( ( size_t
) t1 -> mQ . mX [ 4UL ] == 1UL ) ) || ( ( t1 -> mU . mX [ 3UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 1UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 4UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 81UL ] == 0 ) && ( t1 -> mU . mX [ 3UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 2UL ) ) || ( ( t1 -> mU . mX [ 3UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 2UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 4UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 80UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 5UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 3UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 5UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 3UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 4UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 79UL ] == 0 ) && ( t1 -> mU . mX [ 3UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 5UL ) ) || ( ( t1 -> mU . mX [ 3UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 5UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 4UL ] = true ; } else { out -> mLOCK_I . mX [ 4UL ] = ( ( ( t1 -> mCI . mX [ 78UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 4UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 6UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 4UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 6UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) ; } if ( ( ( t1 -> mCI . mX [ 94UL ] == 0 ) && ( t1 -> mU . mX [ 3UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 1UL ) ) || ( ( t1 -> mU . mX [ 3UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 1UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 5UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 93UL ] == 0 ) && ( t1 -> mU . mX [ 3UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 1UL ) ) || ( ( t1 -> mU . mX [ 3UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 1UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 5UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 92UL ] == 0 ) && ( t1 -> mU . mX [ 3UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 2UL ) ) || ( ( t1 -> mU . mX [ 3UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 2UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 5UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 91UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 4UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 3UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 4UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 3UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 5UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 90UL ] == 0 ) && ( t1 -> mU . mX [ 3UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 5UL ) ) || ( ( t1 -> mU . mX [ 3UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 5UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 5UL ] = true ; } else { out -> mLOCK_I . mX [ 5UL ] = ( ( ( t1 -> mCI . mX [ 89UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 5UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 6UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 5UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 6UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) ; } if ( ( ( t1 -> mCI . mX [ 13UL ] == 0 ) && ( t1 -> mU . mX [ 2UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 1UL ) ) || ( ( t1 -> mU . mX [ 2UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 1UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 0UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 2UL ] == 0 ) && ( t1 -> mU . mX [ 2UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 1UL ) ) || ( ( t1 -> mU . mX [ 2UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 1UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 0UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 121UL ] == 0 ) && ( t1 -> mU . mX [ 2UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 2UL ) ) || ( ( t1 -> mU . mX [ 2UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 2UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 0UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 110UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 1UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 3UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 1UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 3UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 0UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 99UL ] == 0 ) && ( t1 -> mU . mX [ 2UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 5UL ) ) || ( ( t1 -> mU . mX [ 2UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 5UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 0UL ] = true ; } else { out -> mLOCK_I . mX [ 0UL ] = ( ( ( t1 -> mCI . mX [ 88UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 0UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 6UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 0UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 6UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) ; } if ( ( ( t1 -> mCI . mX [ 46UL ] == 0 ) && ( t1 -> mU . mX [ 2UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 1UL ) ) || ( ( t1 -> mU . mX [ 2UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 1UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 1UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 45UL ] == 0 ) && ( t1 -> mU . mX [ 2UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 1UL ) ) || ( ( t1 -> mU . mX [ 2UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 1UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 1UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 43UL ] == 0 ) && ( t1 -> mU . mX [ 2UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 2UL ) ) || ( ( t1 -> mU . mX [ 2UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 2UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 1UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 42UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 0UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 3UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 0UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 3UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 1UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 41UL ] == 0 ) && ( t1 -> mU . mX [ 2UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 5UL ) ) || ( ( t1 -> mU . mX [ 2UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 5UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 1UL ] = true ; } else { out -> mLOCK_I . mX [ 1UL ] = ( ( ( t1 -> mCI . mX [ 40UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 1UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 6UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 1UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 6UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) ; } if ( ( ( t1 -> mCI . mX [ 59UL ] == 0 ) && ( t1 -> mU . mX [ 1UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 1UL ) ) || ( ( t1 -> mU . mX [ 1UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 1UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 2UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 58UL ] == 0 ) && ( t1 -> mU . mX [ 1UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 1UL ) ) || ( ( t1 -> mU . mX [ 1UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 1UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 2UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 57UL ] == 0 ) && ( t1 -> mU . mX [ 1UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 2UL ) ) || ( ( t1 -> mU . mX [ 1UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 2UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 2UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 56UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 3UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 3UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 3UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 3UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 2UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 54UL ] == 0 ) && ( t1 -> mU . mX [ 1UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 5UL ) ) || ( ( t1 -> mU . mX [ 1UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 5UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 2UL ] = true ; } else { out -> mLOCK_I . mX [ 2UL ] = ( ( ( t1 -> mCI . mX [ 53UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 2UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 6UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 2UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 6UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) ; } if ( ( ( t1 -> mCI . mX [ 70UL ] == 0 ) && ( t1 -> mU . mX [ 1UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 1UL ) ) || ( ( t1 -> mU . mX [ 1UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 1UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 3UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 69UL ] == 0 ) && ( t1 -> mU . mX [ 1UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 1UL ) ) || ( ( t1 -> mU . mX [ 1UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 1UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 3UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 68UL ] == 0 ) && ( t1 -> mU . mX [ 1UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 2UL ) ) || ( ( t1 -> mU . mX [ 1UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 2UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 3UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 67UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 2UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 3UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 2UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 3UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 3UL ] = true ; } else if ( ( ( t1 -> mCI . mX [ 65UL ] == 0 ) && ( t1 -> mU . mX [ 1UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 5UL ) ) || ( ( t1 -> mU . mX [ 1UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 5UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) { out -> mLOCK_I . mX [ 3UL ] = true ; } else { out -> mLOCK_I . mX [ 3UL ] = ( ( ( t1 -> mCI . mX [ 64UL ] == 0 ) && ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 3UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 6UL ) ) || ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 3UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 6UL ) && ( t1 -> mQ . mX [ 6UL ] != 0 ) ) ) ; } out -> mLOCK_I . mX [ 6UL ] = ( t1 -> mQ . mX [ 6UL ] != 0 ) ; ( void ) sys ; ( void ) out ; return 0 ; }
