#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a6bdf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a48160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1a920a0 .functor NOT 1, L_0x1a94ca0, C4<0>, C4<0>, C4<0>;
L_0x1a94a30 .functor XOR 5, L_0x1a948f0, L_0x1a94990, C4<00000>, C4<00000>;
L_0x1a94b90 .functor XOR 5, L_0x1a94a30, L_0x1a94af0, C4<00000>, C4<00000>;
v0x1a91420_0 .net *"_ivl_10", 4 0, L_0x1a94af0;  1 drivers
v0x1a91520_0 .net *"_ivl_12", 4 0, L_0x1a94b90;  1 drivers
v0x1a91600_0 .net *"_ivl_2", 4 0, L_0x1a94850;  1 drivers
v0x1a916c0_0 .net *"_ivl_4", 4 0, L_0x1a948f0;  1 drivers
v0x1a917a0_0 .net *"_ivl_6", 4 0, L_0x1a94990;  1 drivers
v0x1a918d0_0 .net *"_ivl_8", 4 0, L_0x1a94a30;  1 drivers
v0x1a919b0_0 .var "clk", 0 0;
v0x1a91a50_0 .var/2u "stats1", 159 0;
v0x1a91b10_0 .var/2u "strobe", 0 0;
v0x1a91c60_0 .net "sum_dut", 4 0, L_0x1a94670;  1 drivers
v0x1a91d20_0 .net "sum_ref", 4 0, L_0x1a92410;  1 drivers
v0x1a91dc0_0 .net "tb_match", 0 0, L_0x1a94ca0;  1 drivers
v0x1a91e60_0 .net "tb_mismatch", 0 0, L_0x1a920a0;  1 drivers
v0x1a91f20_0 .net "x", 3 0, v0x1a8d870_0;  1 drivers
v0x1a91fe0_0 .net "y", 3 0, v0x1a8d930_0;  1 drivers
L_0x1a94850 .concat [ 5 0 0 0], L_0x1a92410;
L_0x1a948f0 .concat [ 5 0 0 0], L_0x1a92410;
L_0x1a94990 .concat [ 5 0 0 0], L_0x1a94670;
L_0x1a94af0 .concat [ 5 0 0 0], L_0x1a92410;
L_0x1a94ca0 .cmp/eeq 5, L_0x1a94850, L_0x1a94b90;
S_0x1a51d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1a48160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1a57950_0 .net *"_ivl_0", 4 0, L_0x1a92130;  1 drivers
L_0x7f83c4f61018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a550e0_0 .net *"_ivl_3", 0 0, L_0x7f83c4f61018;  1 drivers
v0x1a52840_0 .net *"_ivl_4", 4 0, L_0x1a92290;  1 drivers
L_0x7f83c4f61060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a8d120_0 .net *"_ivl_7", 0 0, L_0x7f83c4f61060;  1 drivers
v0x1a8d200_0 .net "sum", 4 0, L_0x1a92410;  alias, 1 drivers
v0x1a8d330_0 .net "x", 3 0, v0x1a8d870_0;  alias, 1 drivers
v0x1a8d410_0 .net "y", 3 0, v0x1a8d930_0;  alias, 1 drivers
L_0x1a92130 .concat [ 4 1 0 0], v0x1a8d870_0, L_0x7f83c4f61018;
L_0x1a92290 .concat [ 4 1 0 0], v0x1a8d930_0, L_0x7f83c4f61060;
L_0x1a92410 .arith/sum 5, L_0x1a92130, L_0x1a92290;
S_0x1a8d570 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1a48160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1a8d790_0 .net "clk", 0 0, v0x1a919b0_0;  1 drivers
v0x1a8d870_0 .var "x", 3 0;
v0x1a8d930_0 .var "y", 3 0;
E_0x1a5b540/0 .event negedge, v0x1a8d790_0;
E_0x1a5b540/1 .event posedge, v0x1a8d790_0;
E_0x1a5b540 .event/or E_0x1a5b540/0, E_0x1a5b540/1;
S_0x1a8da10 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1a48160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1a90bd0_0 .net "c1", 0 0, L_0x1a92a70;  1 drivers
v0x1a90c90_0 .net "c2", 0 0, L_0x1a93260;  1 drivers
v0x1a90da0_0 .net "c3", 0 0, L_0x1a93a40;  1 drivers
v0x1a90e90_0 .net "sum", 4 0, L_0x1a94670;  alias, 1 drivers
v0x1a90f30_0 .net "x", 3 0, v0x1a8d870_0;  alias, 1 drivers
v0x1a91090_0 .net "y", 3 0, v0x1a8d930_0;  alias, 1 drivers
L_0x1a92b80 .part v0x1a8d870_0, 0, 1;
L_0x1a92cb0 .part v0x1a8d930_0, 0, 1;
L_0x1a93370 .part v0x1a8d870_0, 1, 1;
L_0x1a934a0 .part v0x1a8d930_0, 1, 1;
L_0x1a93b50 .part v0x1a8d870_0, 2, 1;
L_0x1a93c80 .part v0x1a8d930_0, 2, 1;
L_0x1a94340 .part v0x1a8d870_0, 3, 1;
L_0x1a94470 .part v0x1a8d930_0, 3, 1;
LS_0x1a94670_0_0 .concat8 [ 1 1 1 1], L_0x1a925c0, L_0x1a92ee0, L_0x1a93670, L_0x1a93e60;
LS_0x1a94670_0_4 .concat8 [ 1 0 0 0], L_0x1a94230;
L_0x1a94670 .concat8 [ 4 1 0 0], LS_0x1a94670_0_0, LS_0x1a94670_0_4;
S_0x1a8dbf0 .scope module, "fa0" "full_adder" 4 9, 4 42 0, S_0x1a8da10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a924b0 .functor XOR 1, L_0x1a92b80, L_0x1a92cb0, C4<0>, C4<0>;
L_0x7f83c4f610a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1a925c0 .functor XOR 1, L_0x1a924b0, L_0x7f83c4f610a8, C4<0>, C4<0>;
L_0x1a92680 .functor AND 1, L_0x1a92b80, L_0x1a92cb0, C4<1>, C4<1>;
L_0x1a927c0 .functor AND 1, L_0x1a92b80, L_0x7f83c4f610a8, C4<1>, C4<1>;
L_0x1a928b0 .functor OR 1, L_0x1a92680, L_0x1a927c0, C4<0>, C4<0>;
L_0x1a929c0 .functor AND 1, L_0x1a92cb0, L_0x7f83c4f610a8, C4<1>, C4<1>;
L_0x1a92a70 .functor OR 1, L_0x1a928b0, L_0x1a929c0, C4<0>, C4<0>;
v0x1a8de80_0 .net *"_ivl_0", 0 0, L_0x1a924b0;  1 drivers
v0x1a8df80_0 .net *"_ivl_10", 0 0, L_0x1a929c0;  1 drivers
v0x1a8e060_0 .net *"_ivl_4", 0 0, L_0x1a92680;  1 drivers
v0x1a8e150_0 .net *"_ivl_6", 0 0, L_0x1a927c0;  1 drivers
v0x1a8e230_0 .net *"_ivl_8", 0 0, L_0x1a928b0;  1 drivers
v0x1a8e360_0 .net "a", 0 0, L_0x1a92b80;  1 drivers
v0x1a8e420_0 .net "b", 0 0, L_0x1a92cb0;  1 drivers
v0x1a8e4e0_0 .net "cin", 0 0, L_0x7f83c4f610a8;  1 drivers
v0x1a8e5a0_0 .net "cout", 0 0, L_0x1a92a70;  alias, 1 drivers
v0x1a8e660_0 .net "sum", 0 0, L_0x1a925c0;  1 drivers
S_0x1a8e7c0 .scope module, "fa1" "full_adder" 4 17, 4 42 0, S_0x1a8da10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a92e70 .functor XOR 1, L_0x1a93370, L_0x1a934a0, C4<0>, C4<0>;
L_0x1a92ee0 .functor XOR 1, L_0x1a92e70, L_0x1a92a70, C4<0>, C4<0>;
L_0x1a92fe0 .functor AND 1, L_0x1a93370, L_0x1a934a0, C4<1>, C4<1>;
L_0x1a93050 .functor AND 1, L_0x1a93370, L_0x1a92a70, C4<1>, C4<1>;
L_0x1a930f0 .functor OR 1, L_0x1a92fe0, L_0x1a93050, C4<0>, C4<0>;
L_0x1a931b0 .functor AND 1, L_0x1a934a0, L_0x1a92a70, C4<1>, C4<1>;
L_0x1a93260 .functor OR 1, L_0x1a930f0, L_0x1a931b0, C4<0>, C4<0>;
v0x1a8ea20_0 .net *"_ivl_0", 0 0, L_0x1a92e70;  1 drivers
v0x1a8eb00_0 .net *"_ivl_10", 0 0, L_0x1a931b0;  1 drivers
v0x1a8ebe0_0 .net *"_ivl_4", 0 0, L_0x1a92fe0;  1 drivers
v0x1a8ecd0_0 .net *"_ivl_6", 0 0, L_0x1a93050;  1 drivers
v0x1a8edb0_0 .net *"_ivl_8", 0 0, L_0x1a930f0;  1 drivers
v0x1a8eee0_0 .net "a", 0 0, L_0x1a93370;  1 drivers
v0x1a8efa0_0 .net "b", 0 0, L_0x1a934a0;  1 drivers
v0x1a8f060_0 .net "cin", 0 0, L_0x1a92a70;  alias, 1 drivers
v0x1a8f100_0 .net "cout", 0 0, L_0x1a93260;  alias, 1 drivers
v0x1a8f230_0 .net "sum", 0 0, L_0x1a92ee0;  1 drivers
S_0x1a8f3c0 .scope module, "fa2" "full_adder" 4 25, 4 42 0, S_0x1a8da10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a93600 .functor XOR 1, L_0x1a93b50, L_0x1a93c80, C4<0>, C4<0>;
L_0x1a93670 .functor XOR 1, L_0x1a93600, L_0x1a93260, C4<0>, C4<0>;
L_0x1a93770 .functor AND 1, L_0x1a93b50, L_0x1a93c80, C4<1>, C4<1>;
L_0x1a937e0 .functor AND 1, L_0x1a93b50, L_0x1a93260, C4<1>, C4<1>;
L_0x1a93880 .functor OR 1, L_0x1a93770, L_0x1a937e0, C4<0>, C4<0>;
L_0x1a93990 .functor AND 1, L_0x1a93c80, L_0x1a93260, C4<1>, C4<1>;
L_0x1a93a40 .functor OR 1, L_0x1a93880, L_0x1a93990, C4<0>, C4<0>;
v0x1a8f630_0 .net *"_ivl_0", 0 0, L_0x1a93600;  1 drivers
v0x1a8f710_0 .net *"_ivl_10", 0 0, L_0x1a93990;  1 drivers
v0x1a8f7f0_0 .net *"_ivl_4", 0 0, L_0x1a93770;  1 drivers
v0x1a8f8e0_0 .net *"_ivl_6", 0 0, L_0x1a937e0;  1 drivers
v0x1a8f9c0_0 .net *"_ivl_8", 0 0, L_0x1a93880;  1 drivers
v0x1a8faf0_0 .net "a", 0 0, L_0x1a93b50;  1 drivers
v0x1a8fbb0_0 .net "b", 0 0, L_0x1a93c80;  1 drivers
v0x1a8fc70_0 .net "cin", 0 0, L_0x1a93260;  alias, 1 drivers
v0x1a8fd10_0 .net "cout", 0 0, L_0x1a93a40;  alias, 1 drivers
v0x1a8fe40_0 .net "sum", 0 0, L_0x1a93670;  1 drivers
S_0x1a8ffd0 .scope module, "fa3" "full_adder" 4 33, 4 42 0, S_0x1a8da10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a93df0 .functor XOR 1, L_0x1a94340, L_0x1a94470, C4<0>, C4<0>;
L_0x1a93e60 .functor XOR 1, L_0x1a93df0, L_0x1a93a40, C4<0>, C4<0>;
L_0x1a93f60 .functor AND 1, L_0x1a94340, L_0x1a94470, C4<1>, C4<1>;
L_0x1a93fd0 .functor AND 1, L_0x1a94340, L_0x1a93a40, C4<1>, C4<1>;
L_0x1a94070 .functor OR 1, L_0x1a93f60, L_0x1a93fd0, C4<0>, C4<0>;
L_0x1a94180 .functor AND 1, L_0x1a94470, L_0x1a93a40, C4<1>, C4<1>;
L_0x1a94230 .functor OR 1, L_0x1a94070, L_0x1a94180, C4<0>, C4<0>;
v0x1a90210_0 .net *"_ivl_0", 0 0, L_0x1a93df0;  1 drivers
v0x1a90310_0 .net *"_ivl_10", 0 0, L_0x1a94180;  1 drivers
v0x1a903f0_0 .net *"_ivl_4", 0 0, L_0x1a93f60;  1 drivers
v0x1a904e0_0 .net *"_ivl_6", 0 0, L_0x1a93fd0;  1 drivers
v0x1a905c0_0 .net *"_ivl_8", 0 0, L_0x1a94070;  1 drivers
v0x1a906f0_0 .net "a", 0 0, L_0x1a94340;  1 drivers
v0x1a907b0_0 .net "b", 0 0, L_0x1a94470;  1 drivers
v0x1a90870_0 .net "cin", 0 0, L_0x1a93a40;  alias, 1 drivers
v0x1a90910_0 .net "cout", 0 0, L_0x1a94230;  1 drivers
v0x1a90a40_0 .net "sum", 0 0, L_0x1a93e60;  1 drivers
S_0x1a91220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1a48160;
 .timescale -12 -12;
E_0x1a5b9f0 .event anyedge, v0x1a91b10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a91b10_0;
    %nor/r;
    %assign/vec4 v0x1a91b10_0, 0;
    %wait E_0x1a5b9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a8d570;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a5b540;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1a8d930_0, 0;
    %assign/vec4 v0x1a8d870_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1a48160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a919b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a91b10_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1a48160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a919b0_0;
    %inv;
    %store/vec4 v0x1a919b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1a48160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a8d790_0, v0x1a91e60_0, v0x1a91f20_0, v0x1a91fe0_0, v0x1a91d20_0, v0x1a91c60_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1a48160;
T_5 ;
    %load/vec4 v0x1a91a50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1a91a50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a91a50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1a91a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a91a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a91a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a91a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1a48160;
T_6 ;
    %wait E_0x1a5b540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a91a50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a91a50_0, 4, 32;
    %load/vec4 v0x1a91dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1a91a50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a91a50_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a91a50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a91a50_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1a91d20_0;
    %load/vec4 v0x1a91d20_0;
    %load/vec4 v0x1a91c60_0;
    %xor;
    %load/vec4 v0x1a91d20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1a91a50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a91a50_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1a91a50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a91a50_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/m2014_q4j/iter0/response0/top_module.sv";
