<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1359' type='bool llvm::MachineInstr::hasRegisterImplicitUseOperand(llvm::Register Reg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1357'>/// Returns true if the MachineInstr has an implicit-use operand of exactly
  /// the given register (not considering sub/super-registers).</doc>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='973' ll='980' type='bool llvm::MachineInstr::hasRegisterImplicitUseOperand(llvm::Register Reg) const'/>
<doc f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='971'>/// Returns true if the MachineInstr has an implicit-use operand of exactly
/// the given register (not considering sub/super-registers).</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='480' u='c' c='_ZL15isUseSafeToFoldPKN4llvm11SIInstrInfoERKNS_12MachineInstrERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4064' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp' l='245' u='c' c='_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='488' u='c' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='506' u='c' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='541' u='c' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='566' u='c' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
