{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717586803490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717586803490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 12:26:43 2024 " "Processing started: Wed Jun  5 12:26:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717586803490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586803490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586803491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717586803774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717586803774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerOP-Behav " "Found design unit 1: TimerOP-Behav" {  } { { "TimerOp.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809846 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerOp " "Found entity 1: TimerOp" {  } { { "TimerOp.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterup4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterup4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUp4-Behavioral " "Found design unit 1: CounterUp4-Behavioral" {  } { { "CounterUp4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUp4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809852 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUp4 " "Found entity 1: CounterUp4" {  } { { "CounterUp4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUp4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809856 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-Behavioral " "Found design unit 1: RegN-Behavioral" {  } { { "RegN.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/RegN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809861 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "RegN.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/RegN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809867 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1-Behav " "Found design unit 1: F1-Behav" {  } { { "F1.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809873 ""} { "Info" "ISGN_ENTITY_NAME" "1 F1 " "Found entity 1: F1" {  } { { "F1.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetofinalfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projetofinalfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProjetoFinalFSM-Behav " "Found design unit 1: ProjetoFinalFSM-Behav" {  } { { "ProjetoFinalFSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalFSM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809878 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProjetoFinalFSM " "Found entity 1: ProjetoFinalFSM" {  } { { "ProjetoFinalFSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterup4v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterup4v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUp4v2-Behavioral " "Found design unit 1: CounterUp4v2-Behavioral" {  } { { "CounterUp4v2.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUp4v2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809883 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUp4v2 " "Found entity 1: CounterUp4v2" {  } { { "CounterUp4v2.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUp4v2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "largepulsegen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file largepulsegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LargePulseGen-Behavioral " "Found design unit 1: LargePulseGen-Behavioral" {  } { { "LargePulseGen.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/LargePulseGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809887 ""} { "Info" "ISGN_ENTITY_NAME" "1 LargePulseGen " "Found entity 1: LargePulseGen" {  } { { "LargePulseGen.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/LargePulseGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f2fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f2fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F2FSM-Behav " "Found design unit 1: F2FSM-Behav" {  } { { "F2FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F2FSM.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809892 ""} { "Info" "ISGN_ENTITY_NAME" "1 F2FSM " "Found entity 1: F2FSM" {  } { { "F2FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F2FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F2-Behav " "Found design unit 1: F2-Behav" {  } { { "F2.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809893 ""} { "Info" "ISGN_ENTITY_NAME" "1 F2 " "Found entity 1: F2" {  } { { "F2.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Behav " "Found design unit 1: Comparator-Behav" {  } { { "Comparator.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809898 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerAuxFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809903 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerAuxFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cyclecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CycleCounter-Behavioral " "Found design unit 1: CycleCounter-Behavioral" {  } { { "CycleCounter.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CycleCounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809909 ""} { "Info" "ISGN_ENTITY_NAME" "1 CycleCounter " "Found entity 1: CycleCounter" {  } { { "CycleCounter.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CycleCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segtotest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segtotest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegToTest-Behavioral " "Found design unit 1: Bin7SegToTest-Behavioral" {  } { { "Bin7SegToTest.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin7SegToTest.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegToTest " "Found entity 1: Bin7SegToTest" {  } { { "Bin7SegToTest.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin7SegToTest.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809918 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterfordisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterfordisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterForDisplay-Behavioral " "Found design unit 1: CounterForDisplay-Behavioral" {  } { { "CounterForDisplay.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterForDisplay.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809923 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterForDisplay " "Found entity 1: CounterForDisplay" {  } { { "CounterForDisplay.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterForDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F3-Behav " "Found design unit 1: F3-Behav" {  } { { "F3.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809929 ""} { "Info" "ISGN_ENTITY_NAME" "1 F3 " "Found entity 1: F3" {  } { { "F3.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterDown4-Behavioral " "Found design unit 1: CounterDown4-Behavioral" {  } { { "CounterDown4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterDown4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809934 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterDown4 " "Found entity 1: CounterDown4" {  } { { "CounterDown4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterDown4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f4fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f4fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F4FSM-Behav " "Found design unit 1: F4FSM-Behav" {  } { { "F4FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F4FSM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809940 ""} { "Info" "ISGN_ENTITY_NAME" "1 F4FSM " "Found entity 1: F4FSM" {  } { { "F4FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F4FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterupdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterupdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDown4-Behavioral " "Found design unit 1: CounterUpDown4-Behavioral" {  } { { "CounterUpDown4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUpDown4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809945 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDown4 " "Found entity 1: CounterUpDown4" {  } { { "CounterUpDown4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/CounterUpDown4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetofinaltop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projetofinaltop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProjetoFinalTop-Behav " "Found design unit 1: ProjetoFinalTop-Behav" {  } { { "ProjetoFinalTop.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809946 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProjetoFinalTop " "Found entity 1: ProjetoFinalTop" {  } { { "ProjetoFinalTop.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586809946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586809946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoFinalTop " "Elaborating entity \"ProjetoFinalTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717586810208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:clkdividerMiliSec A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"ClkDividerN:clkdividerMiliSec\"" {  } { { "ProjetoFinalTop.vhd" "clkdividerMiliSec" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:clkdivider1Hz A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"ClkDividerN:clkdivider1Hz\"" {  } { { "ProjetoFinalTop.vhd" "clkdivider1Hz" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LargePulseGen LargePulseGen:blinker1Hz A:behavioral " "Elaborating entity \"LargePulseGen\" using architecture \"A:behavioral\" for hierarchy \"LargePulseGen:blinker1Hz\"" {  } { { "ProjetoFinalTop.vhd" "blinker1Hz" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LargePulseGen LargePulseGen:blinker2Hz A:behavioral " "Elaborating entity \"LargePulseGen\" using architecture \"A:behavioral\" for hierarchy \"LargePulseGen:blinker2Hz\"" {  } { { "ProjetoFinalTop.vhd" "blinker2Hz" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:key1debouncer A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:key1debouncer\"" {  } { { "ProjetoFinalTop.vhd" "key1debouncer" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810266 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "DebounceUnit.vhd(17) " "VHDL warning at DebounceUnit.vhd(17): constant value overflow" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/DebounceUnit.vhd" 17 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1717586810274 "|F2|DebounceUnit:key0debouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Comparator Comparator:comparator A:behav " "Elaborating entity \"Comparator\" using architecture \"A:behav\" for hierarchy \"Comparator:comparator\"" {  } { { "ProjetoFinalTop.vhd" "comparator" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CounterDown4 CounterDown4:playerdown A:behavioral " "Elaborating entity \"CounterDown4\" using architecture \"A:behavioral\" for hierarchy \"CounterDown4:playerdown\"" {  } { { "ProjetoFinalTop.vhd" "playerdown" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CounterUp4 CounterUp4:freeruncnt A:behavioral " "Elaborating entity \"CounterUp4\" using architecture \"A:behavioral\" for hierarchy \"CounterUp4:freeruncnt\"" {  } { { "ProjetoFinalTop.vhd" "freeruncnt" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 108 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CounterUp4v2 CounterUp4v2:player A:behavioral " "Elaborating entity \"CounterUp4v2\" using architecture \"A:behavioral\" for hierarchy \"CounterUp4v2:player\"" {  } { { "ProjetoFinalTop.vhd" "player" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CounterUpDown4 CounterUpDown4:confcounter A:behavioral " "Elaborating entity \"CounterUpDown4\" using architecture \"A:behavioral\" for hierarchy \"CounterUpDown4:confcounter\"" {  } { { "ProjetoFinalTop.vhd" "confcounter" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 126 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CycleCounter CycleCounter:cyclecounter A:behavioral " "Elaborating entity \"CycleCounter\" using architecture \"A:behavioral\" for hierarchy \"CycleCounter:cyclecounter\"" {  } { { "ProjetoFinalTop.vhd" "cyclecounter" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerOp TimerOp:timer A:behav " "Elaborating entity \"TimerOp\" using architecture \"A:behav\" for hierarchy \"TimerOp:timer\"" {  } { { "ProjetoFinalTop.vhd" "timer" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerAuxFSM TimerAuxFSM:Wintimer_fsm A:behavioral " "Elaborating entity \"TimerAuxFSM\" using architecture \"A:behavioral\" for hierarchy \"TimerAuxFSM:Wintimer_fsm\"" {  } { { "ProjetoFinalTop.vhd" "Wintimer_fsm" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 151 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CounterForDisplay CounterForDisplay:chronocounter A:behavioral " "Elaborating entity \"CounterForDisplay\" using architecture \"A:behavioral\" for hierarchy \"CounterForDisplay:chronocounter\"" {  } { { "ProjetoFinalTop.vhd" "chronocounter" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 166 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegN RegN:RegReact A:behavioral " "Elaborating entity \"RegN\" using architecture \"A:behavioral\" for hierarchy \"RegN:RegReact\"" {  } { { "ProjetoFinalTop.vhd" "RegReact" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 172 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD Bin2BCD:Bin2BCD A:behavioral " "Elaborating entity \"Bin2BCD\" using architecture \"A:behavioral\" for hierarchy \"Bin2BCD:Bin2BCD\"" {  } { { "ProjetoFinalTop.vhd" "Bin2BCD" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 180 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "F4FSM F4FSM:control A:behav " "Elaborating entity \"F4FSM\" using architecture \"A:behav\" for hierarchy \"F4FSM:control\"" {  } { { "ProjetoFinalTop.vhd" "control" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 189 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810375 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_stim F4FSM.vhd(28) " "Verilog HDL or VHDL warning at F4FSM.vhd(28): object \"s_stim\" assigned a value but never read" {  } { { "F4FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F4FSM.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717586810376 "|ProjetoFinalTop|F4FSM:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ConfDisplay F4FSM.vhd(49) " "VHDL Process Statement warning at F4FSM.vhd(49): inferring latch(es) for signal or variable \"ConfDisplay\", which holds its previous value in one or more paths through the process" {  } { { "F4FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F4FSM.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717586810376 "|ProjetoFinalTop|F4FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfDisplay F4FSM.vhd(49) " "Inferred latch for \"ConfDisplay\" at F4FSM.vhd(49)" {  } { { "F4FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/F4FSM.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586810377 "|ProjetoFinalTop|F4FSM:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:BestDisplayhex4 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:BestDisplayhex4\"" {  } { { "ProjetoFinalTop.vhd" "BestDisplayhex4" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 212 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegToTest Bin7SegToTest:TestDisplayhex3 A:behavioral " "Elaborating entity \"Bin7SegToTest\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegToTest:TestDisplayhex3\"" {  } { { "ProjetoFinalTop.vhd" "TestDisplayhex3" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 233 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586810391 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:Bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:Bin2BCD\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586811056 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:Bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:Bin2BCD\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586811056 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:Bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:Bin2BCD\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586811056 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:Bin2BCD\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:Bin2BCD\|Div4\"" {  } { { "Bin2BCD.vhd" "Div4" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586811056 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:Bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:Bin2BCD\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586811056 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:Bin2BCD\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:Bin2BCD\|Div5\"" {  } { { "Bin2BCD.vhd" "Div5" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586811056 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:Bin2BCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:Bin2BCD\|Mod3\"" {  } { { "Bin2BCD.vhd" "Mod3" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586811056 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TimerOp:timer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TimerOp:timer\|Mult0\"" {  } { { "TimerOp.vhd" "Mult0" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586811056 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717586811056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:Bin2BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Bin2BCD:Bin2BCD\|lpm_divide:Mod0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586811099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:Bin2BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"Bin2BCD:Bin2BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811100 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717586811100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586811159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586811159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586811175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586811175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586811196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586811196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586811261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586811261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586811302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586811302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:Bin2BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin2BCD:Bin2BCD\|lpm_divide:Div0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586811334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:Bin2BCD\|lpm_divide:Div0 " "Instantiated megafunction \"Bin2BCD:Bin2BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811334 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/Bin2BCD.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717586811334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586811364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586811364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TimerOp:timer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\"" {  } { { "TimerOp.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586811437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimerOp:timer\|lpm_mult:Mult0 " "Instantiated megafunction \"TimerOp:timer\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717586811437 ""}  } { { "TimerOp.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717586811437 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core TimerOp:timer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "TimerOp.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586811474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder TimerOp:timer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "TimerOp.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586811497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] TimerOp:timer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "TimerOp.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586811535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_ckh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586811581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586811581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TimerOp:timer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "TimerOp.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586811617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_i9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586811648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586811648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add TimerOp:timer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "TimerOp.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586811667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] TimerOp:timer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "TimerOp.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586811677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/add_sub_gkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717586811708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586811708 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TimerOp:timer\|lpm_mult:Mult0\|altshift:external_latency_ffs TimerOp:timer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TimerOp:timer\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "TimerOp.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/TimerOp.vhd" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586811733 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "ProjetoFinalTop.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717586812542 "|ProjetoFinalTop|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ProjetoFinalTop.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717586812542 "|ProjetoFinalTop|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "ProjetoFinalTop.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717586812542 "|ProjetoFinalTop|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "ProjetoFinalTop.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/ProjetoFinalTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717586812542 "|ProjetoFinalTop|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717586812542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717586812612 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717586813319 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586813346 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586813346 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586813346 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586813346 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586813346 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586813346 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"Bin2BCD:Bin2BCD\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586813346 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:Bin2BCD\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"Bin2BCD:Bin2BCD\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586813346 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:Bin2BCD\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"Bin2BCD:Bin2BCD\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/ProjetoFinalLSD/ProjetoFinal/db/alt_u_div_2af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717586813346 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1717586813346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717586813576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717586813576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2081 " "Implemented 2081 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717586813700 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717586813700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2012 " "Implemented 2012 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717586813700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717586813700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717586813716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 12:26:53 2024 " "Processing ended: Wed Jun  5 12:26:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717586813716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717586813716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717586813716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717586813716 ""}
