

================================================================
== Vivado HLS Report for 'global_memory'
================================================================
* Date:           Sun Dec 16 15:45:59 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        global_memory
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|   13|    8|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|   12|   3 ~ 6  |          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (mem_interfaces_req_V_2)
	7  / (!mem_interfaces_req_V_2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: StgValue_8 (7)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %mem_interfaces_request_address), !map !47

ST_1: StgValue_9 (8)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %mem_interfaces_request_data), !map !53

ST_1: StgValue_10 (9)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([2 x i2]* %mem_interfaces_request_op_V), !map !57

ST_1: StgValue_11 (10)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %mem_interfaces_result), !map !61

ST_1: StgValue_12 (11)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %mem_interfaces_ack_V), !map !65

ST_1: StgValue_13 (12)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %mem_interfaces_req_V), !map !69

ST_1: StgValue_14 (13)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @global_memory_str) nounwind

ST_1: global_memory_1 (14)  [1/1] 3.25ns  loc: global_memory.cpp:5
:7  %global_memory_1 = alloca [1024 x i32], align 16

ST_1: StgValue_16 (15)  [1/1] 1.59ns  loc: global_memory.cpp:10
:8  br label %1


 <State 2>: 2.32ns
ST_2: i (17)  [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %._crit_edge ]

ST_2: exitcond1 (18)  [1/1] 2.07ns  loc: global_memory.cpp:10
:1  %exitcond1 = icmp eq i2 %i, -2

ST_2: empty (19)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: i_1 (20)  [1/1] 2.17ns  loc: global_memory.cpp:10
:3  %i_1 = add i2 %i, 1

ST_2: StgValue_21 (21)  [1/1] 0.00ns  loc: global_memory.cpp:10
:4  br i1 %exitcond1, label %.preheader.preheader_ifconv, label %2

ST_2: tmp (23)  [1/1] 0.00ns  loc: global_memory.cpp:14
:0  %tmp = zext i2 %i to i64

ST_2: mem_interfaces_req_V_1 (24)  [1/1] 0.00ns  loc: global_memory.cpp:14
:1  %mem_interfaces_req_V_1 = getelementptr [2 x i1]* %mem_interfaces_req_V, i64 0, i64 %tmp

ST_2: mem_interfaces_req_V_2 (25)  [2/2] 2.32ns  loc: global_memory.cpp:14
:2  %mem_interfaces_req_V_2 = load i1* %mem_interfaces_req_V_1, align 1

ST_2: StgValue_25 (63)  [1/1] 0.00ns  loc: global_memory.cpp:64
.preheader.preheader_ifconv:0  ret void


 <State 3>: 2.32ns
ST_3: mem_interfaces_req_V_2 (25)  [1/2] 2.32ns  loc: global_memory.cpp:14
:2  %mem_interfaces_req_V_2 = load i1* %mem_interfaces_req_V_1, align 1

ST_3: StgValue_27 (26)  [1/1] 0.00ns  loc: global_memory.cpp:14
:3  br i1 %mem_interfaces_req_V_2, label %_ifconv, label %._crit_edge

ST_3: mem_interfaces_reque (28)  [1/1] 0.00ns  loc: global_memory.cpp:16
_ifconv:0  %mem_interfaces_reque = getelementptr [2 x i32]* %mem_interfaces_request_address, i64 0, i64 %tmp

ST_3: request_address (29)  [2/2] 2.32ns  loc: global_memory.cpp:16
_ifconv:1  %request_address = load i32* %mem_interfaces_reque, align 4


 <State 4>: 5.58ns
ST_4: request_address (29)  [1/2] 2.32ns  loc: global_memory.cpp:16
_ifconv:1  %request_address = load i32* %mem_interfaces_reque, align 4

ST_4: mem_interfaces_reque_1 (30)  [1/1] 0.00ns  loc: global_memory.cpp:16
_ifconv:2  %mem_interfaces_reque_1 = getelementptr [2 x i32]* %mem_interfaces_request_data, i64 0, i64 %tmp

ST_4: request_data (31)  [2/2] 2.32ns  loc: global_memory.cpp:16
_ifconv:3  %request_data = load i32* %mem_interfaces_reque_1, align 4

ST_4: mem_interfaces_reque_2 (32)  [1/1] 0.00ns  loc: global_memory.cpp:16
_ifconv:4  %mem_interfaces_reque_2 = getelementptr [2 x i2]* %mem_interfaces_request_op_V, i64 0, i64 %tmp

ST_4: request_op_V (33)  [2/2] 2.32ns  loc: global_memory.cpp:16
_ifconv:5  %request_op_V = load i2* %mem_interfaces_reque_2, align 1

ST_4: tmp_1 (36)  [1/1] 0.00ns  loc: global_memory.cpp:30
_ifconv:8  %tmp_1 = sext i32 %request_address to i64

ST_4: global_memory_addr (37)  [1/1] 0.00ns  loc: global_memory.cpp:30
_ifconv:9  %global_memory_addr = getelementptr inbounds [1024 x i32]* %global_memory_1, i64 0, i64 %tmp_1

ST_4: result_7 (38)  [2/2] 3.25ns  loc: global_memory.cpp:30
_ifconv:10  %result_7 = load i32* %global_memory_addr, align 4


 <State 5>: 8.59ns
ST_5: request_data (31)  [1/2] 2.32ns  loc: global_memory.cpp:16
_ifconv:3  %request_data = load i32* %mem_interfaces_reque_1, align 4

ST_5: request_op_V (33)  [1/2] 2.32ns  loc: global_memory.cpp:16
_ifconv:5  %request_op_V = load i2* %mem_interfaces_reque_2, align 1

ST_5: result_7 (38)  [1/2] 3.25ns  loc: global_memory.cpp:30
_ifconv:10  %result_7 = load i32* %global_memory_addr, align 4

ST_5: tmp_6 (40)  [1/1] 3.26ns  loc: global_memory.cpp:37
_ifconv:12  %tmp_6 = icmp sgt i32 %result_7, %request_data

ST_5: result_2 (42)  [1/1] 0.00ns  loc: global_memory.cpp:38 (grouped into LUT with out node result_4)
_ifconv:14  %result_2 = select i1 %tmp_6, i32 %result_7, i32 %request_data

ST_5: sel_tmp (43)  [1/1] 2.07ns  loc: global_memory.cpp:16
_ifconv:15  %sel_tmp = icmp eq i2 %request_op_V, -1

ST_5: result_4 (44)  [1/1] 2.07ns  loc: global_memory.cpp:16 (out node of the LUT)
_ifconv:16  %result_4 = select i1 %sel_tmp, i32 %result_2, i32 %result_7

ST_5: sel_tmp2 (45)  [1/1] 2.07ns  loc: global_memory.cpp:16
_ifconv:17  %sel_tmp2 = icmp eq i2 %request_op_V, -2

ST_5: sel_tmp4 (47)  [1/1] 2.07ns  loc: global_memory.cpp:16
_ifconv:19  %sel_tmp4 = icmp eq i2 %request_op_V, 1


 <State 6>: 8.22ns
ST_6: result (39)  [1/1] 2.90ns  loc: global_memory.cpp:36
_ifconv:11  %result = add nsw i32 %result_7, %request_data

ST_6: request_data_2 (41)  [1/1] 0.00ns  loc: global_memory.cpp:37 (grouped into LUT with out node result_5)
_ifconv:13  %request_data_2 = select i1 %tmp_6, i32 %request_data, i32 %result_7

ST_6: result_5 (46)  [1/1] 2.07ns  loc: global_memory.cpp:16 (out node of the LUT)
_ifconv:18  %result_5 = select i1 %sel_tmp2, i32 %request_data_2, i32 %result_4

ST_6: result_6 (48)  [1/1] 2.07ns  loc: global_memory.cpp:16 (out node of the LUT)
_ifconv:20  %result_6 = select i1 %sel_tmp4, i32 %result, i32 %result_5

ST_6: StgValue_51 (49)  [1/1] 3.25ns  loc: global_memory.cpp:44
_ifconv:21  store i32 %result_6, i32* %global_memory_addr, align 4


 <State 7>: 2.32ns
ST_7: tmp_2 (34)  [1/1] 0.00ns  loc: global_memory.cpp:25
_ifconv:6  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_7: StgValue_53 (35)  [1/1] 0.00ns  loc: global_memory.cpp:26
_ifconv:7  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str7) nounwind

ST_7: empty_3 (50)  [1/1] 0.00ns  loc: global_memory.cpp:45
_ifconv:22  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)

ST_7: tmp_4 (51)  [1/1] 0.00ns  loc: global_memory.cpp:47
_ifconv:23  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

ST_7: StgValue_56 (52)  [1/1] 0.00ns  loc: global_memory.cpp:48
_ifconv:24  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str7) nounwind

ST_7: mem_interfaces_resul (53)  [1/1] 0.00ns  loc: global_memory.cpp:51
_ifconv:25  %mem_interfaces_resul = getelementptr [2 x i32]* %mem_interfaces_result, i64 0, i64 %tmp

ST_7: StgValue_58 (54)  [1/1] 2.32ns  loc: global_memory.cpp:51
_ifconv:26  store i32 %result_6, i32* %mem_interfaces_resul, align 4

ST_7: mem_interfaces_ack_V_1 (55)  [1/1] 0.00ns  loc: global_memory.cpp:52
_ifconv:27  %mem_interfaces_ack_V_1 = getelementptr [2 x i1]* %mem_interfaces_ack_V, i64 0, i64 %tmp

ST_7: StgValue_60 (56)  [1/1] 0.00ns  loc: global_memory.cpp:53
_ifconv:28  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: StgValue_61 (57)  [1/1] 2.32ns  loc: global_memory.cpp:54
_ifconv:29  store i1 false, i1* %mem_interfaces_ack_V_1, align 1

ST_7: empty_4 (58)  [1/1] 0.00ns  loc: global_memory.cpp:55
_ifconv:30  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_4)

ST_7: StgValue_63 (59)  [1/1] 0.00ns  loc: global_memory.cpp:56
_ifconv:31  br label %._crit_edge

ST_7: StgValue_64 (61)  [1/1] 0.00ns  loc: global_memory.cpp:10
._crit_edge:0  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem_interfaces_request_address]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_interfaces_request_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_interfaces_request_op_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_interfaces_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mem_interfaces_ack_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mem_interfaces_req_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8             (specbitsmap      ) [ 00000000]
StgValue_9             (specbitsmap      ) [ 00000000]
StgValue_10            (specbitsmap      ) [ 00000000]
StgValue_11            (specbitsmap      ) [ 00000000]
StgValue_12            (specbitsmap      ) [ 00000000]
StgValue_13            (specbitsmap      ) [ 00000000]
StgValue_14            (spectopmodule    ) [ 00000000]
global_memory_1        (alloca           ) [ 00111111]
StgValue_16            (br               ) [ 01111111]
i                      (phi              ) [ 00100000]
exitcond1              (icmp             ) [ 00111111]
empty                  (speclooptripcount) [ 00000000]
i_1                    (add              ) [ 01111111]
StgValue_21            (br               ) [ 00000000]
tmp                    (zext             ) [ 00011111]
mem_interfaces_req_V_1 (getelementptr    ) [ 00010000]
StgValue_25            (ret              ) [ 00000000]
mem_interfaces_req_V_2 (load             ) [ 00111111]
StgValue_27            (br               ) [ 00000000]
mem_interfaces_reque   (getelementptr    ) [ 00001000]
request_address        (load             ) [ 00000000]
mem_interfaces_reque_1 (getelementptr    ) [ 00000100]
mem_interfaces_reque_2 (getelementptr    ) [ 00000100]
tmp_1                  (sext             ) [ 00000000]
global_memory_addr     (getelementptr    ) [ 00000110]
request_data           (load             ) [ 00000010]
request_op_V           (load             ) [ 00000000]
result_7               (load             ) [ 00000010]
tmp_6                  (icmp             ) [ 00000010]
result_2               (select           ) [ 00000000]
sel_tmp                (icmp             ) [ 00000000]
result_4               (select           ) [ 00000010]
sel_tmp2               (icmp             ) [ 00000010]
sel_tmp4               (icmp             ) [ 00000010]
result                 (add              ) [ 00000000]
request_data_2         (select           ) [ 00000000]
result_5               (select           ) [ 00000000]
result_6               (select           ) [ 00110001]
StgValue_51            (store            ) [ 00000000]
tmp_2                  (specregionbegin  ) [ 00000000]
StgValue_53            (specprotocol     ) [ 00000000]
empty_3                (specregionend    ) [ 00000000]
tmp_4                  (specregionbegin  ) [ 00000000]
StgValue_56            (specprotocol     ) [ 00000000]
mem_interfaces_resul   (getelementptr    ) [ 00000000]
StgValue_58            (store            ) [ 00000000]
mem_interfaces_ack_V_1 (getelementptr    ) [ 00000000]
StgValue_60            (wait             ) [ 00000000]
StgValue_61            (store            ) [ 00000000]
empty_4                (specregionend    ) [ 00000000]
StgValue_63            (br               ) [ 00000000]
StgValue_64            (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem_interfaces_request_address">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_interfaces_request_address"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem_interfaces_request_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_interfaces_request_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mem_interfaces_request_op_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_interfaces_request_op_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mem_interfaces_result">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_interfaces_result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mem_interfaces_ack_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_interfaces_ack_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mem_interfaces_req_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_interfaces_req_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_memory_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="global_memory_1_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="global_memory_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="mem_interfaces_req_V_1_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="2" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_interfaces_req_V_1/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="66" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_interfaces_req_V_2/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mem_interfaces_reque_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="2" slack="1"/>
<pin id="72" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_interfaces_reque/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="request_address/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="mem_interfaces_reque_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="2" slack="2"/>
<pin id="84" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_interfaces_reque_1/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="request_data/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="mem_interfaces_reque_2_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="2" slack="2"/>
<pin id="96" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_interfaces_reque_2/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="102" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="request_op_V/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="global_memory_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_memory_addr/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="result_7/4 StgValue_51/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="mem_interfaces_resul_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="2" slack="5"/>
<pin id="119" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_interfaces_resul/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="StgValue_58_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="mem_interfaces_ack_V_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="2" slack="5"/>
<pin id="131" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_interfaces_ack_V_1/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_61_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/7 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="1"/>
<pin id="142" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="exitcond1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_6_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="result_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sel_tmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="result_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_4/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sel_tmp2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sel_tmp4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="result_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="request_data_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="request_data_2/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="result_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="1"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_5/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="result_6_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_6/6 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="253" class="1005" name="mem_interfaces_req_V_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mem_interfaces_req_V_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="mem_interfaces_req_V_2_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="4"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mem_interfaces_req_V_2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="mem_interfaces_reque_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mem_interfaces_reque "/>
</bind>
</comp>

<comp id="267" class="1005" name="mem_interfaces_reque_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mem_interfaces_reque_1 "/>
</bind>
</comp>

<comp id="272" class="1005" name="mem_interfaces_reque_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mem_interfaces_reque_2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="global_memory_addr_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="1"/>
<pin id="279" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="global_memory_addr "/>
</bind>
</comp>

<comp id="282" class="1005" name="request_data_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="request_data "/>
</bind>
</comp>

<comp id="288" class="1005" name="result_7_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_7 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_6_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="result_4_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_4 "/>
</bind>
</comp>

<comp id="304" class="1005" name="sel_tmp2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="sel_tmp4_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="314" class="1005" name="result_6_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="30" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="144" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="144" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="144" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="171"><net_src comp="75" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="177"><net_src comp="110" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="87" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="110" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="87" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="99" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="179" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="110" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="99" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="99" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="227"><net_src comp="217" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="213" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="110" pin=1"/></net>

<net id="242"><net_src comp="157" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="247"><net_src comp="163" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="256"><net_src comp="56" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="261"><net_src comp="63" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="68" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="270"><net_src comp="80" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="275"><net_src comp="92" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="280"><net_src comp="104" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="285"><net_src comp="87" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="291"><net_src comp="110" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="297"><net_src comp="173" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="302"><net_src comp="193" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="307"><net_src comp="201" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="312"><net_src comp="207" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="317"><net_src comp="228" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem_interfaces_result | {7 }
	Port: mem_interfaces_ack_V | {7 }
 - Input state : 
	Port: global_memory : mem_interfaces_request_address | {3 4 }
	Port: global_memory : mem_interfaces_request_data | {4 5 }
	Port: global_memory : mem_interfaces_request_op_V | {4 5 }
	Port: global_memory : mem_interfaces_req_V | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_21 : 2
		tmp : 1
		mem_interfaces_req_V_1 : 2
		mem_interfaces_req_V_2 : 3
	State 3
		StgValue_27 : 1
		request_address : 1
	State 4
		request_data : 1
		request_op_V : 1
		tmp_1 : 1
		global_memory_addr : 2
		result_7 : 3
	State 5
		tmp_6 : 1
		result_2 : 2
		sel_tmp : 1
		result_4 : 3
		sel_tmp2 : 1
		sel_tmp4 : 1
	State 6
		result_5 : 1
		result_6 : 2
		StgValue_51 : 3
	State 7
		empty_3 : 1
		StgValue_58 : 1
		StgValue_61 : 1
		empty_4 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    result_2_fu_179    |    0    |    32   |
|          |    result_4_fu_193    |    0    |    32   |
|  select  | request_data_2_fu_217 |    0    |    32   |
|          |    result_5_fu_222    |    0    |    32   |
|          |    result_6_fu_228    |    0    |    32   |
|----------|-----------------------|---------|---------|
|    add   |       i_1_fu_157      |    11   |    8    |
|          |     result_fu_213     |   101   |    37   |
|----------|-----------------------|---------|---------|
|          |    exitcond1_fu_151   |    0    |    1    |
|          |      tmp_6_fu_173     |    0    |    16   |
|   icmp   |     sel_tmp_fu_187    |    0    |    1    |
|          |    sel_tmp2_fu_201    |    0    |    1    |
|          |    sel_tmp4_fu_207    |    0    |    1    |
|----------|-----------------------|---------|---------|
|   zext   |       tmp_fu_163      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |      tmp_1_fu_168     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |   112   |   225   |
|----------|-----------------------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|global_memory_1|    2   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    2   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  global_memory_addr_reg_277  |   10   |
|          i_1_reg_239         |    2   |
|           i_reg_140          |    2   |
|mem_interfaces_req_V_1_reg_253|    1   |
|mem_interfaces_req_V_2_reg_258|    1   |
|mem_interfaces_reque_1_reg_267|    1   |
|mem_interfaces_reque_2_reg_272|    1   |
| mem_interfaces_reque_reg_262 |    1   |
|     request_data_reg_282     |   32   |
|       result_4_reg_299       |   32   |
|       result_6_reg_314       |   32   |
|       result_7_reg_288       |   32   |
|       sel_tmp2_reg_304       |    1   |
|       sel_tmp4_reg_309       |    1   |
|         tmp_6_reg_294        |    1   |
|          tmp_reg_244         |   64   |
+------------------------------+--------+
|             Total            |   214  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_63 |  p0  |   2  |   1  |    2   ||    9    |
|  grp_access_fu_75 |  p0  |   2  |   1  |    2   ||    9    |
|  grp_access_fu_87 |  p0  |   2  |   1  |    2   ||    9    |
|  grp_access_fu_99 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_110 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   112  |   225  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   214  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   326  |   270  |
+-----------+--------+--------+--------+--------+
