# CYW43012 Rev C0 FCBGA REF Board
# Rev History
#  1. 6/22/2017 copied from  bcm943012a0fcref_3_ipa.txt
#  2. 6/22/2017 updated boardtype, boardrev, macadd

NVRAMRev=$Rev: 680160 $
sromrev=11
cckdigfilttype=4
cckpwroffset0=0
bphyscale=0x20
boardflags3=0x40000100
vendid=0x14e4
devid=0xA804
manfid=0x2d0
prodid=0x052e
macaddr=00:90:4c:2a:2a:24
#macaddr=00:90:4c:2a:a${maclo12}
mac_clkgating=1
lpflags=0x00000000
nocrc=1
boardtype=0x0843
boardrev=0x1301
xtalfreq=37400
boardflags2=0xc0000000
boardflags=0x00000000
etmode=0x11
extpagain2g=2
extpagain5g=2
ccode=0
regrev=0
antswitch = 0
rxgains2gelnagaina0=0
rxgains2gtrisoa0=15
rxgains2gtrelnabypa0=0
rxgains5gelnagaina0=0
rxgains5gtrisoa0=9
rxgains5gtrelnabypa0=0
pdgain5g=0
pdgain2g=0
tworangetssi2g=0
tworangetssi5g=0
rxchain=1
txchain=1
aa2g=1
aa5g=1
tssipos5g=0
tssipos2g=0
femctrl=17
subband5gver=4
pa2ga0=-108,5627,-638
pa5ga0=45,6957,-704,55,6994,-690,28,6922,-723,50,7043,-742
pdoffset40ma0=0
pdoffset80ma0=0
lowpowerrange2g=0
lowpowerrange5g=0
ed_thresh2g=-63
ed_thresh5g=-63
swctrlmap_2g=0x80a080a0,0x00000020,0x0000001,0x080008,0x3ff
swctrlmapext_2g=0x01010101,0x02020202,0x00000000,0x100010,0x003
swctrlmap_5g=0x00200020,0x00000020,0x00000001,0x190019,0x3ff
swctrlmapext_5g=0x00000000,0x01010101,0x00000000,0x110011,0x003
ulpnap=0
ulpadc=1
ssagc_en=0
ds1_nap=0
spurcan_ch_list_MHz=2427,2432,2437,2462,5580,5805
spurcan_sp_freq_KHz=4000,-1000,-6000,12789,-14789,-16000
spurcan_NumSpur=6
epacal2g=0
epacal5g=0
papdcck=0
epacal2g_mask=0x3fff
maxp2ga0=82
ofdmlrbw202gpo=0x0077
dot11agofdmhrbw202gpo=0x8888
mcsbw202gpo=0x99999999
#mcsbw402gpo=0x99555533
maxp5ga0=82,82,82,82
mcsbw205glpo=0xffc97777
mcsbw205gmpo=0xffc97777
mcsbw205ghpo=0xffc97777
femctrlwar=0
use5gpllfor2g=1
pt5db_gaintbl=0

txwbpapden=1
wb_rxattn=0x0303
wb_txattn=0x0202
wb_papdcalidx=0x1010
wb_papdcalidx_5g=0x00101010
wb_eps_offset=0x01bf01af
wb_eps_offset_5g=0x01bf01bf
wb_bbmult=0x54
wb_bbmult_5g=0x00242424
wb_calref_db=0x1C26
wb_tia_gain_mode=0x0606
wb_txbuf_offset=0x1e1e
wb_frac_del=0x78ae
wb_g_frac_bits=0xaa

nb_rxattn=0x0303
nb_txattn=0x0303
nb_papdcalidx=0x1010
nb_eps_offset=0x01d301af
nb_bbmult=0x2054
nb_tia_gain_mode=0x0000
AvVmid_c0=6,100,7,70,7,70,7,70,7,70

tssisleep_en=0x5

lpo_select=4

ATErcalmode=1
#SW-Diversity Related parameters
swdiv_en=1 #To enable SW-DIV feature
swdiv_gpio=0
swdiv_swctrl_en=2
swdiv_swctrl_ant0=0
swdiv_swctrl_ant1=1
swdiv_antmap2g_main=1
swdiv_antmap5g_main=1

swdiv_snrlim=10000 #Only enable sw_div if the snr on present antenna is less than 10000/8=1250
swdiv_thresh=3000 #No.of rxpkts threshold
swdiv_snrthresh=24 #Difference between antenna's snr is greater than 24/8=3dB, then shift the antennas

paprrmcsgamma2g=450,500,550,600,675,950,950,950,950,950,950,950
paprrmcsgamma5g20=450,500,550,600,800,950,1100,1100,1100,1100,1100,1100
#paprdis=1
#ofdmfilttype_2gbe=2
bcntrim=9

# RSSI correction in qdB
rssicorrnorm5g_c0=-10,-10,-10,-10,-10,-10,-10,-10,-10,-10,-10,-10

# LHL pins to be left unchanged, 0 will change pins to input_disable, 1 will leave pin config unchanged. first uint32 is for lower 32 pins, second uint32 is for pins 32-39
lhlgpio_cfg=0x00000000,0x00000000
muxenab=0x21
wowl_gpio=0
wowl_gpiopol=0
wowl_extgpio=1
btc_mode=5
btc_params82=0x0060

