{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649943879641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649943879647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 21:44:39 2022 " "Processing started: Thu Apr 14 21:44:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649943879647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649943879647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OV5640 -c OV5640 " "Command: quartus_sta OV5640 -c OV5640" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649943879647 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1649943879723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649943879974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649943879974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943880016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943880016 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gbo1 " "Entity dcfifo_gbo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649943880289 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649943880289 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649943880289 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1649943880289 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OV5640.sdc " "Synopsys Design Constraints File file not found: 'OV5640.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649943880300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943880301 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1649943880302 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1649943880302 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1649943880302 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1649943880302 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 98 -multiply_by 47 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 98 -multiply_by 47 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1649943880302 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649943880302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943880302 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS2_PCLK CMOS2_PCLK " "create_clock -period 1.000 -name CMOS2_PCLK CMOS2_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649943880304 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS1_PCLK CMOS1_PCLK " "create_clock -period 1.000 -name CMOS1_PCLK CMOS1_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649943880304 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_1\|clock_20k cmos2_reg_config:cmos_config_1\|clock_20k " "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_1\|clock_20k cmos2_reg_config:cmos_config_1\|clock_20k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649943880304 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_2\|clock_20k cmos2_reg_config:cmos_config_2\|clock_20k " "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_2\|clock_20k cmos2_reg_config:cmos_config_2\|clock_20k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649943880304 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649943880304 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649943880322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649943880323 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649943880324 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649943880334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649943880419 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649943880419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.113 " "Worst-case setup slack is -4.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.113            -149.068 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -4.113            -149.068 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.028            -143.398 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -4.028            -143.398 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.820            -201.793 CMOS2_PCLK  " "   -3.820            -201.793 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.576            -171.491 CMOS1_PCLK  " "   -3.576            -171.491 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.596              -2.596 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.596              -2.596 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.264               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.533               0.000 CLOCK_50  " "   12.533               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.021               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.021               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943880420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.061 " "Worst-case hold slack is -1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061              -2.122 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.061              -2.122 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 CMOS1_PCLK  " "    0.320               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 CMOS2_PCLK  " "    0.323               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.426               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.436               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.452               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLOCK_50  " "    0.453               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.453               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943880433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.869 " "Worst-case recovery slack is -4.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.869            -807.505 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.869            -807.505 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.150             -49.340 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.150             -49.340 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.083            -209.590 CMOS1_PCLK  " "   -3.083            -209.590 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.039            -215.309 CMOS2_PCLK  " "   -3.039            -215.309 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751              -7.831 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -0.751              -7.831 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397              -7.256 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -0.397              -7.256 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.655               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.655               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943880438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.615 " "Worst-case removal slack is 0.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.615               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.625               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.458               0.000 CMOS2_PCLK  " "    1.458               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 CMOS1_PCLK  " "    1.569               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.694               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.694               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.132               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.132               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.236               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.236               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943880443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.164 CMOS1_PCLK  " "   -3.201            -184.164 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.164 CMOS2_PCLK  " "   -3.201            -184.164 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.697               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.697               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783               0.000 CLOCK_50  " "    9.783               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.549               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.549               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.550               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.550               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943880446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943880446 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649943880709 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649943880709 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649943880720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649943880748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649943881270 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649943881528 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649943881570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649943881570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.767 " "Worst-case setup slack is -3.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.767            -135.285 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -3.767            -135.285 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.678            -130.598 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -3.678            -130.598 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.550            -184.720 CMOS2_PCLK  " "   -3.550            -184.720 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.298            -155.195 CMOS1_PCLK  " "   -3.298            -155.195 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319              -2.319 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.319              -2.319 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.317               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.823               0.000 CLOCK_50  " "   12.823               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.549               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.549               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943881577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.042 " "Worst-case hold slack is -1.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042              -2.084 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.042              -2.084 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 CMOS2_PCLK  " "    0.288               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 CMOS1_PCLK  " "    0.302               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.385               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.400               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLOCK_50  " "    0.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.401               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943881596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.371 " "Worst-case recovery slack is -4.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.371            -742.283 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.371            -742.283 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.896            -195.616 CMOS2_PCLK  " "   -2.896            -195.616 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.886            -187.746 CMOS1_PCLK  " "   -2.886            -187.746 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.820             -43.864 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.820             -43.864 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593              -4.538 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -0.593              -4.538 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -4.034 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -0.262              -4.034 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.034               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.034               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943881607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.451 " "Worst-case removal slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.451               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.461               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188               0.000 CMOS2_PCLK  " "    1.188               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.486               0.000 CMOS1_PCLK  " "    1.486               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.613               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.613               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.936               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.936               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.961               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.961               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943881616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.639 CMOS2_PCLK  " "   -3.201            -184.639 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.228 CMOS1_PCLK  " "   -3.201            -184.228 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.726 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.487             -68.726 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.474 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.487             -68.474 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.665               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.665               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.771               0.000 CLOCK_50  " "    9.771               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.530               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.530               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.524               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.524               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943881624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943881624 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649943882039 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649943882039 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649943882056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649943882228 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649943882239 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649943882239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.320 " "Worst-case setup slack is -1.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320             -38.222 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.320             -38.222 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250              -1.250 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.250              -1.250 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228             -38.685 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.228             -38.685 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.030             -37.594 CMOS2_PCLK  " "   -1.030             -37.594 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011             -32.598 CMOS1_PCLK  " "   -1.011             -32.598 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.060               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.650               0.000 CLOCK_50  " "   16.650               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.475               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.475               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943882251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.510 " "Worst-case hold slack is -0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510              -1.020 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.510              -1.020 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 CMOS2_PCLK  " "    0.092               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 CMOS1_PCLK  " "    0.112               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.147               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.156               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.186               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.186               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943882275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.194 " "Worst-case recovery slack is -2.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194            -366.655 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.194            -366.655 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264             -19.792 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.264             -19.792 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.900             -51.389 CMOS1_PCLK  " "   -0.900             -51.389 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891             -55.199 CMOS2_PCLK  " "   -0.891             -55.199 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.070               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.254               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.113               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.113               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943882293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.283 " "Worst-case removal slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.283               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.300               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.578               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 CMOS1_PCLK  " "    0.586               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 CMOS2_PCLK  " "    0.750               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.962               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.962               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943882308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -126.883 CMOS2_PCLK  " "   -3.000            -126.883 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -125.040 CMOS1_PCLK  " "   -3.000            -125.040 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.000             -46.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.000             -46.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.734               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.434               0.000 CLOCK_50  " "    9.434               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.592               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.592               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.627               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.627               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649943882321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649943882321 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649943882889 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649943882889 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649943883325 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649943883328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649943883526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 21:44:43 2022 " "Processing ended: Thu Apr 14 21:44:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649943883526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649943883526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649943883526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649943883526 ""}
