Index.PACKAGES = {"firrtl.analyses" : [{"class" : "firrtl\/analyses\/InstanceGraph.html", "name" : "firrtl.analyses.InstanceGraph"}], "firrtl" : [{"object" : "firrtl\/Addw$.html", "name" : "firrtl.Addw"}, {"case class" : "firrtl\/AnnotationMap.html", "name" : "firrtl.AnnotationMap"}, {"object" : "firrtl\/BIGENDER$.html", "name" : "firrtl.BIGENDER"}, {"object" : "firrtl\/bitWidth$.html", "name" : "firrtl.bitWidth"}, {"object" : "firrtl\/castRhs$.html", "name" : "firrtl.castRhs"}, {"case class" : "firrtl\/CDefMemory.html", "name" : "firrtl.CDefMemory"}, {"case class" : "firrtl\/CDefMPort.html", "name" : "firrtl.CDefMPort"}, {"object" : "firrtl\/ChirrtlForm$.html", "name" : "firrtl.ChirrtlForm"}, {"class" : "firrtl\/ChirrtlToHighFirrtl.html", "name" : "firrtl.ChirrtlToHighFirrtl"}, {"class" : "firrtl\/CircuitForm.html", "name" : "firrtl.CircuitForm"}, {"case class" : "firrtl\/CircuitState.html", "name" : "firrtl.CircuitState"}, {"case class" : "firrtl\/CommonOptions.html", "name" : "firrtl.CommonOptions"}, {"trait" : "firrtl\/Compiler.html", "name" : "firrtl.Compiler"}, {"object" : "firrtl\/CompilerUtils$.html", "name" : "firrtl.CompilerUtils"}, {"trait" : "firrtl\/ComposableOptions.html", "name" : "firrtl.ComposableOptions"}, {"object" : "firrtl\/connectFields$.html", "name" : "firrtl.connectFields"}, {"trait" : "firrtl\/Constraint.html", "name" : "firrtl.Constraint"}, {"class" : "firrtl\/CoreTransform.html", "name" : "firrtl.CoreTransform"}, {"object" : "firrtl\/Driver$.html", "name" : "firrtl.Driver"}, {"object" : "firrtl\/Dshlw$.html", "name" : "firrtl.Dshlw"}, {"object" : "firrtl\/EmitAllModulesAnnotation$.html", "name" : "firrtl.EmitAllModulesAnnotation"}, {"class" : "firrtl\/EmitAnnotation.html", "name" : "firrtl.EmitAnnotation"}, {"object" : "firrtl\/EmitCircuitAnnotation$.html", "name" : "firrtl.EmitCircuitAnnotation"}, {"class" : "firrtl\/EmittedAnnotation.html", "name" : "firrtl.EmittedAnnotation"}, {"class" : "firrtl\/EmittedCircuit.html", "name" : "firrtl.EmittedCircuit"}, {"object" : "firrtl\/EmittedCircuitAnnotation$.html", "name" : "firrtl.EmittedCircuitAnnotation"}, {"class" : "firrtl\/EmittedComponent.html", "name" : "firrtl.EmittedComponent"}, {"case class" : "firrtl\/EmittedFirrtlCircuit.html", "name" : "firrtl.EmittedFirrtlCircuit"}, {"object" : "firrtl\/EmittedFirrtlCircuitAnnotation$.html", "name" : "firrtl.EmittedFirrtlCircuitAnnotation"}, {"case class" : "firrtl\/EmittedFirrtlModule.html", "name" : "firrtl.EmittedFirrtlModule"}, {"object" : "firrtl\/EmittedFirrtlModuleAnnotation$.html", "name" : "firrtl.EmittedFirrtlModuleAnnotation"}, {"class" : "firrtl\/EmittedModule.html", "name" : "firrtl.EmittedModule"}, {"object" : "firrtl\/EmittedModuleAnnotation$.html", "name" : "firrtl.EmittedModuleAnnotation"}, {"case class" : "firrtl\/EmittedVerilogCircuit.html", "name" : "firrtl.EmittedVerilogCircuit"}, {"object" : "firrtl\/EmittedVerilogCircuitAnnotation$.html", "name" : "firrtl.EmittedVerilogCircuitAnnotation"}, {"case class" : "firrtl\/EmittedVerilogModule.html", "name" : "firrtl.EmittedVerilogModule"}, {"object" : "firrtl\/EmittedVerilogModuleAnnotation$.html", "name" : "firrtl.EmittedVerilogModuleAnnotation"}, {"trait" : "firrtl\/Emitter.html", "name" : "firrtl.Emitter"}, {"case class" : "firrtl\/EmitterException.html", "name" : "firrtl.EmitterException"}, {"object" : "firrtl\/EmptyExpression$.html", "name" : "firrtl.EmptyExpression"}, {"class" : "firrtl\/ExecutionOptionsManager.html", "name" : "firrtl.ExecutionOptionsManager"}, {"object" : "firrtl\/ExpKind$.html", "name" : "firrtl.ExpKind"}, {"case class" : "firrtl\/ExpWidth.html", "name" : "firrtl.ExpWidth"}, {"object" : "firrtl\/FEMALE$.html", "name" : "firrtl.FEMALE"}, {"object" : "firrtl\/FileUtils$.html", "name" : "firrtl.FileUtils"}, {"class" : "firrtl\/FirrtlEmitter.html", "name" : "firrtl.FirrtlEmitter"}, {"class" : "firrtl\/FIRRTLException.html", "name" : "firrtl.FIRRTLException"}, {"case class" : "firrtl\/FirrtlExecutionFailure.html", "name" : "firrtl.FirrtlExecutionFailure"}, {"case class" : "firrtl\/FirrtlExecutionOptions.html", "name" : "firrtl.FirrtlExecutionOptions"}, {"trait" : "firrtl\/FirrtlExecutionResult.html", "name" : "firrtl.FirrtlExecutionResult"}, {"case class" : "firrtl\/FirrtlExecutionSuccess.html", "name" : "firrtl.FirrtlExecutionSuccess"}, {"object" : "firrtl\/flattenType$.html", "name" : "firrtl.flattenType"}, {"object" : "firrtl\/fromBits$.html", "name" : "firrtl.fromBits"}, {"trait" : "firrtl\/Gender.html", "name" : "firrtl.Gender"}, {"object" : "firrtl\/getWidth$.html", "name" : "firrtl.getWidth"}, {"trait" : "firrtl\/HasCommonOptions.html", "name" : "firrtl.HasCommonOptions"}, {"trait" : "firrtl\/HasFirrtlOptions.html", "name" : "firrtl.HasFirrtlOptions"}, {"class" : "firrtl\/HasParser.html", "name" : "firrtl.HasParser"}, {"class" : "firrtl\/HighFirrtlCompiler.html", "name" : "firrtl.HighFirrtlCompiler"}, {"class" : "firrtl\/HighFirrtlEmitter.html", "name" : "firrtl.HighFirrtlEmitter"}, {"class" : "firrtl\/HighFirrtlToMiddleFirrtl.html", "name" : "firrtl.HighFirrtlToMiddleFirrtl"}, {"object" : "firrtl\/HighForm$.html", "name" : "firrtl.HighForm"}, {"object" : "firrtl\/InstanceKind$.html", "name" : "firrtl.InstanceKind"}, {"case class" : "firrtl\/InvalidEscapeCharException.html", "name" : "firrtl.InvalidEscapeCharException"}, {"case class" : "firrtl\/InvalidStringLitException.html", "name" : "firrtl.InvalidStringLitException"}, {"class" : "firrtl\/IRToWorkingIR.html", "name" : "firrtl.IRToWorkingIR"}, {"trait" : "firrtl\/Kind.html", "name" : "firrtl.Kind"}, {"class" : "firrtl\/LexerHelper.html", "name" : "firrtl.LexerHelper"}, {"class" : "firrtl\/LowFirrtlCompiler.html", "name" : "firrtl.LowFirrtlCompiler"}, {"class" : "firrtl\/LowFirrtlEmitter.html", "name" : "firrtl.LowFirrtlEmitter"}, {"class" : "firrtl\/LowFirrtlOptimization.html", "name" : "firrtl.LowFirrtlOptimization"}, {"object" : "firrtl\/LowForm$.html", "name" : "firrtl.LowForm"}, {"object" : "firrtl\/MALE$.html", "name" : "firrtl.MALE"}, {"object" : "firrtl\/Mappers$.html", "name" : "firrtl.Mappers"}, {"case class" : "firrtl\/MaxWidth.html", "name" : "firrtl.MaxWidth"}, {"object" : "firrtl\/MemKind$.html", "name" : "firrtl.MemKind"}, {"class" : "firrtl\/MemoizedHash.html", "object" : "firrtl\/MemoizedHash$.html", "name" : "firrtl.MemoizedHash"}, {"class" : "firrtl\/MiddleFirrtlCompiler.html", "name" : "firrtl.MiddleFirrtlCompiler"}, {"class" : "firrtl\/MiddleFirrtlEmitter.html", "name" : "firrtl.MiddleFirrtlEmitter"}, {"class" : "firrtl\/MiddleFirrtlToLowFirrtl.html", "name" : "firrtl.MiddleFirrtlToLowFirrtl"}, {"object" : "firrtl\/MidForm$.html", "name" : "firrtl.MidForm"}, {"object" : "firrtl\/MInfer$.html", "name" : "firrtl.MInfer"}, {"case class" : "firrtl\/MinusWidth.html", "name" : "firrtl.MinusWidth"}, {"case class" : "firrtl\/MinWidth.html", "name" : "firrtl.MinWidth"}, {"class" : "firrtl\/ModuleGraph.html", "name" : "firrtl.ModuleGraph"}, {"class" : "firrtl\/MPortDir.html", "name" : "firrtl.MPortDir"}, {"object" : "firrtl\/MRead$.html", "name" : "firrtl.MRead"}, {"object" : "firrtl\/MReadWrite$.html", "name" : "firrtl.MReadWrite"}, {"object" : "firrtl\/MWrite$.html", "name" : "firrtl.MWrite"}, {"object" : "firrtl\/Namespace$.html", "class" : "firrtl\/Namespace.html", "name" : "firrtl.Namespace"}, {"object" : "firrtl\/NodeKind$.html", "name" : "firrtl.NodeKind"}, {"case class" : "firrtl\/OneFilePerModule.html", "name" : "firrtl.OneFilePerModule"}, {"class" : "firrtl\/OutputConfig.html", "name" : "firrtl.OutputConfig"}, {"case class" : "firrtl\/ParameterNotSpecifiedException.html", "name" : "firrtl.ParameterNotSpecifiedException"}, {"case class" : "firrtl\/ParameterRedefinedException.html", "name" : "firrtl.ParameterRedefinedException"}, {"object" : "firrtl\/Parser$.html", "name" : "firrtl.Parser"}, {"class" : "firrtl\/ParserException.html", "name" : "firrtl.ParserException"}, {"case class" : "firrtl\/PlusWidth.html", "name" : "firrtl.PlusWidth"}, {"object" : "firrtl\/PoisonKind$.html", "name" : "firrtl.PoisonKind"}, {"object" : "firrtl\/PortKind$.html", "name" : "firrtl.PortKind"}, {"object" : "firrtl\/PrimOps$.html", "name" : "firrtl.PrimOps"}, {"object" : "firrtl\/RegKind$.html", "name" : "firrtl.RegKind"}, {"class" : "firrtl\/RenameMap.html", "object" : "firrtl\/RenameMap$.html", "name" : "firrtl.RenameMap"}, {"class" : "firrtl\/ResolveAndCheck.html", "name" : "firrtl.ResolveAndCheck"}, {"object" : "firrtl\/seqCat$.html", "name" : "firrtl.seqCat"}, {"class" : "firrtl\/SeqTransform.html", "name" : "firrtl.SeqTransform"}, {"trait" : "firrtl\/SeqTransformBased.html", "name" : "firrtl.SeqTransformBased"}, {"object" : "firrtl\/Shlw$.html", "name" : "firrtl.Shlw"}, {"case class" : "firrtl\/SingleFile.html", "name" : "firrtl.SingleFile"}, {"object" : "firrtl\/Subw$.html", "name" : "firrtl.Subw"}, {"object" : "firrtl\/TargetDirAnnotation$.html", "name" : "firrtl.TargetDirAnnotation"}, {"object" : "firrtl\/toBits$.html", "name" : "firrtl.toBits"}, {"class" : "firrtl\/Transform.html", "name" : "firrtl.Transform"}, {"object" : "firrtl\/UnknownForm$.html", "name" : "firrtl.UnknownForm"}, {"object" : "firrtl\/UNKNOWNGENDER$.html", "name" : "firrtl.UNKNOWNGENDER"}, {"object" : "firrtl\/Utils$.html", "name" : "firrtl.Utils"}, {"case class" : "firrtl\/VarWidth.html", "name" : "firrtl.VarWidth"}, {"class" : "firrtl\/VerilogCompiler.html", "name" : "firrtl.VerilogCompiler"}, {"class" : "firrtl\/VerilogEmitter.html", "name" : "firrtl.VerilogEmitter"}, {"class" : "firrtl\/Visitor.html", "name" : "firrtl.Visitor"}, {"case class" : "firrtl\/VRandom.html", "name" : "firrtl.VRandom"}, {"object" : "firrtl\/WDefInstance$.html", "case class" : "firrtl\/WDefInstance.html", "name" : "firrtl.WDefInstance"}, {"case class" : "firrtl\/WDefInstanceConnector.html", "name" : "firrtl.WDefInstanceConnector"}, {"object" : "firrtl\/WGeq$.html", "class" : "firrtl\/WGeq.html", "name" : "firrtl.WGeq"}, {"object" : "firrtl\/WInvalid$.html", "name" : "firrtl.WInvalid"}, {"object" : "firrtl\/WireKind$.html", "name" : "firrtl.WireKind"}, {"class" : "firrtl\/WrappedExpression.html", "object" : "firrtl\/WrappedExpression$.html", "name" : "firrtl.WrappedExpression"}, {"class" : "firrtl\/WrappedType.html", "object" : "firrtl\/WrappedType$.html", "name" : "firrtl.WrappedType"}, {"class" : "firrtl\/WrappedWidth.html", "object" : "firrtl\/WrappedWidth$.html", "name" : "firrtl.WrappedWidth"}, {"object" : "firrtl\/WRef$.html", "case class" : "firrtl\/WRef.html", "name" : "firrtl.WRef"}, {"case class" : "firrtl\/WSubAccess.html", "name" : "firrtl.WSubAccess"}, {"object" : "firrtl\/WSubField$.html", "case class" : "firrtl\/WSubField.html", "name" : "firrtl.WSubField"}, {"case class" : "firrtl\/WSubIndex.html", "name" : "firrtl.WSubIndex"}, {"object" : "firrtl\/WVoid$.html", "name" : "firrtl.WVoid"}], "logger" : [{"trait" : "logger\/LazyLogging.html", "name" : "logger.LazyLogging"}, {"class" : "logger\/Logger.html", "object" : "logger\/Logger$.html", "name" : "logger.Logger"}, {"object" : "logger\/LogLevel$.html", "name" : "logger.LogLevel"}], "firrtl.graph" : [{"class" : "firrtl\/graph\/CyclicException.html", "name" : "firrtl.graph.CyclicException"}, {"class" : "firrtl\/graph\/DiGraph.html", "object" : "firrtl\/graph\/DiGraph$.html", "name" : "firrtl.graph.DiGraph"}, {"class" : "firrtl\/graph\/MutableDiGraph.html", "name" : "firrtl.graph.MutableDiGraph"}, {"class" : "firrtl\/graph\/PathNotFoundException.html", "name" : "firrtl.graph.PathNotFoundException"}], "tutorial.lesson2" : [{"class" : "tutorial\/lesson2\/AnalyzeCircuit.html", "name" : "tutorial.lesson2.AnalyzeCircuit"}, {"class" : "tutorial\/lesson2\/Ledger.html", "name" : "tutorial.lesson2.Ledger"}], "firrtl.annotations" : [{"case class" : "firrtl\/annotations\/Annotation.html", "name" : "firrtl.annotations.Annotation"}, {"case class" : "firrtl\/annotations\/AnnotationException.html", "name" : "firrtl.annotations.AnnotationException"}, {"object" : "firrtl\/annotations\/AnnotationUtils$.html", "name" : "firrtl.annotations.AnnotationUtils"}, {"object" : "firrtl\/annotations\/AnnotationYamlProtocol$.html", "name" : "firrtl.annotations.AnnotationYamlProtocol"}, {"case class" : "firrtl\/annotations\/CircuitName.html", "name" : "firrtl.annotations.CircuitName"}, {"object" : "firrtl\/annotations\/CircuitTopName$.html", "name" : "firrtl.annotations.CircuitTopName"}, {"case class" : "firrtl\/annotations\/ComponentName.html", "name" : "firrtl.annotations.ComponentName"}, {"object" : "firrtl\/annotations\/DeletedAnnotation$.html", "name" : "firrtl.annotations.DeletedAnnotation"}, {"class" : "firrtl\/annotations\/GlobalCircuitAnnotation.html", "name" : "firrtl.annotations.GlobalCircuitAnnotation"}, {"case class" : "firrtl\/annotations\/ModuleName.html", "name" : "firrtl.annotations.ModuleName"}, {"trait" : "firrtl\/annotations\/Named.html", "name" : "firrtl.annotations.Named"}], "firrtl.antlr" : [{"class" : "firrtl\/antlr\/FIRRTLBaseVisitor.html", "name" : "firrtl.antlr.FIRRTLBaseVisitor"}, {"class" : "firrtl\/antlr\/FIRRTLLexer.html", "name" : "firrtl.antlr.FIRRTLLexer"}, {"class" : "firrtl\/antlr\/FIRRTLParser.html", "name" : "firrtl.antlr.FIRRTLParser"}, {"trait" : "firrtl\/antlr\/FIRRTLVisitor.html", "name" : "firrtl.antlr.FIRRTLVisitor"}], "firrtl.util" : [{"trait" : "firrtl\/util\/BackendCompilationUtilities.html", "name" : "firrtl.util.BackendCompilationUtilities"}], "tutorial.lesson1" : [{"class" : "tutorial\/lesson1\/AnalyzeCircuit.html", "name" : "tutorial.lesson1.AnalyzeCircuit"}, {"class" : "tutorial\/lesson1\/Ledger.html", "name" : "tutorial.lesson1.Ledger"}], "tutorial" : [], "firrtl.passes" : [{"object" : "firrtl\/passes\/CheckChirrtl$.html", "name" : "firrtl.passes.CheckChirrtl"}, {"object" : "firrtl\/passes\/CheckGenders$.html", "name" : "firrtl.passes.CheckGenders"}, {"object" : "firrtl\/passes\/CheckHighForm$.html", "name" : "firrtl.passes.CheckHighForm"}, {"object" : "firrtl\/passes\/CheckInitialization$.html", "name" : "firrtl.passes.CheckInitialization"}, {"object" : "firrtl\/passes\/CheckTypes$.html", "name" : "firrtl.passes.CheckTypes"}, {"object" : "firrtl\/passes\/CheckWidths$.html", "name" : "firrtl.passes.CheckWidths"}, {"object" : "firrtl\/passes\/CInferMDir$.html", "name" : "firrtl.passes.CInferMDir"}, {"object" : "firrtl\/passes\/CInferTypes$.html", "name" : "firrtl.passes.CInferTypes"}, {"object" : "firrtl\/passes\/CommonSubexpressionElimination$.html", "name" : "firrtl.passes.CommonSubexpressionElimination"}, {"object" : "firrtl\/passes\/ConvertFixedToSInt$.html", "name" : "firrtl.passes.ConvertFixedToSInt"}, {"object" : "firrtl\/passes\/createMask$.html", "name" : "firrtl.passes.createMask"}, {"case class" : "firrtl\/passes\/DataRef.html", "name" : "firrtl.passes.DataRef"}, {"object" : "firrtl\/passes\/DeadCodeElimination$.html", "name" : "firrtl.passes.DeadCodeElimination"}, {"class" : "firrtl\/passes\/Errors.html", "name" : "firrtl.passes.Errors"}, {"object" : "firrtl\/passes\/ExpandConnects$.html", "name" : "firrtl.passes.ExpandConnects"}, {"object" : "firrtl\/passes\/ExpandWhens$.html", "name" : "firrtl.passes.ExpandWhens"}, {"object" : "firrtl\/passes\/InferTypes$.html", "name" : "firrtl.passes.InferTypes"}, {"object" : "firrtl\/passes\/InferWidths$.html", "name" : "firrtl.passes.InferWidths"}, {"object" : "firrtl\/passes\/InlineAnnotation$.html", "name" : "firrtl.passes.InlineAnnotation"}, {"class" : "firrtl\/passes\/InlineInstances.html", "name" : "firrtl.passes.InlineInstances"}, {"object" : "firrtl\/passes\/Legalize$.html", "name" : "firrtl.passes.Legalize"}, {"object" : "firrtl\/passes\/LowerTypes$.html", "name" : "firrtl.passes.LowerTypes"}, {"object" : "firrtl\/passes\/MemPortUtils$.html", "name" : "firrtl.passes.MemPortUtils"}, {"case class" : "firrtl\/passes\/MPort.html", "name" : "firrtl.passes.MPort"}, {"case class" : "firrtl\/passes\/MPorts.html", "name" : "firrtl.passes.MPorts"}, {"object" : "firrtl\/passes\/PadWidths$.html", "name" : "firrtl.passes.PadWidths"}, {"trait" : "firrtl\/passes\/Pass.html", "name" : "firrtl.passes.Pass"}, {"class" : "firrtl\/passes\/PassException.html", "name" : "firrtl.passes.PassException"}, {"class" : "firrtl\/passes\/PassExceptions.html", "name" : "firrtl.passes.PassExceptions"}, {"object" : "firrtl\/passes\/PullMuxes$.html", "name" : "firrtl.passes.PullMuxes"}, {"object" : "firrtl\/passes\/RemoveAccesses$.html", "name" : "firrtl.passes.RemoveAccesses"}, {"object" : "firrtl\/passes\/RemoveCHIRRTL$.html", "name" : "firrtl.passes.RemoveCHIRRTL"}, {"object" : "firrtl\/passes\/RemoveEmpty$.html", "name" : "firrtl.passes.RemoveEmpty"}, {"object" : "firrtl\/passes\/RemoveValidIf$.html", "name" : "firrtl.passes.RemoveValidIf"}, {"object" : "firrtl\/passes\/ReplaceAccesses$.html", "name" : "firrtl.passes.ReplaceAccesses"}, {"object" : "firrtl\/passes\/ResolveGenders$.html", "name" : "firrtl.passes.ResolveGenders"}, {"object" : "firrtl\/passes\/ResolveKinds$.html", "name" : "firrtl.passes.ResolveKinds"}, {"object" : "firrtl\/passes\/SplitExpressions$.html", "name" : "firrtl.passes.SplitExpressions"}, {"object" : "firrtl\/passes\/toBitMask$.html", "name" : "firrtl.passes.toBitMask"}, {"object" : "firrtl\/passes\/ToWorkingIR$.html", "name" : "firrtl.passes.ToWorkingIR"}, {"object" : "firrtl\/passes\/Uniquify$.html", "name" : "firrtl.passes.Uniquify"}, {"object" : "firrtl\/passes\/VerilogModulusCleanup$.html", "name" : "firrtl.passes.VerilogModulusCleanup"}, {"object" : "firrtl\/passes\/VerilogPrep$.html", "name" : "firrtl.passes.VerilogPrep"}, {"object" : "firrtl\/passes\/VerilogRename$.html", "name" : "firrtl.passes.VerilogRename"}, {"object" : "firrtl\/passes\/VerilogWrap$.html", "name" : "firrtl.passes.VerilogWrap"}, {"object" : "firrtl\/passes\/ZeroWidth$.html", "name" : "firrtl.passes.ZeroWidth"}], "firrtl.altIR" : [{"class" : "firrtl\/altIR\/AssignableGraphNode.html", "name" : "firrtl.altIR.AssignableGraphNode"}, {"class" : "firrtl\/altIR\/ConnectGraphNode.html", "name" : "firrtl.altIR.ConnectGraphNode"}, {"class" : "firrtl\/altIR\/DefInstanceGraphNode.html", "name" : "firrtl.altIR.DefInstanceGraphNode"}, {"class" : "firrtl\/altIR\/DefWireGraphNode.html", "name" : "firrtl.altIR.DefWireGraphNode"}, {"class" : "firrtl\/altIR\/ExpressionGraphNode.html", "name" : "firrtl.altIR.ExpressionGraphNode"}, {"class" : "firrtl\/altIR\/FirrtlGraphNode.html", "name" : "firrtl.altIR.FirrtlGraphNode"}, {"object" : "firrtl\/altIR\/getGraphNode$.html", "name" : "firrtl.altIR.getGraphNode"}, {"class" : "firrtl\/altIR\/IsInvalidGraphNode.html", "name" : "firrtl.altIR.IsInvalidGraphNode"}, {"class" : "firrtl\/altIR\/NamedGraphNode.html", "name" : "firrtl.altIR.NamedGraphNode"}, {"class" : "firrtl\/altIR\/PortGraphNode.html", "name" : "firrtl.altIR.PortGraphNode"}, {"class" : "firrtl\/altIR\/ReferenceGraphNode.html", "name" : "firrtl.altIR.ReferenceGraphNode"}, {"class" : "firrtl\/altIR\/StatementGraphNode.html", "name" : "firrtl.altIR.StatementGraphNode"}, {"class" : "firrtl\/altIR\/SubFieldGraphNode.html", "name" : "firrtl.altIR.SubFieldGraphNode"}, {"class" : "firrtl\/altIR\/SubIndexGraphNode.html", "name" : "firrtl.altIR.SubIndexGraphNode"}], "firrtl.passes.wiring" : [{"object" : "firrtl\/passes\/wiring\/DecInput$.html", "name" : "firrtl.passes.wiring.DecInput"}, {"trait" : "firrtl\/passes\/wiring\/DecKind.html", "name" : "firrtl.passes.wiring.DecKind"}, {"object" : "firrtl\/passes\/wiring\/DecOutput$.html", "name" : "firrtl.passes.wiring.DecOutput"}, {"object" : "firrtl\/passes\/wiring\/DecWire$.html", "name" : "firrtl.passes.wiring.DecWire"}, {"case class" : "firrtl\/passes\/wiring\/Lineage.html", "name" : "firrtl.passes.wiring.Lineage"}, {"object" : "firrtl\/passes\/wiring\/SinkAnnotation$.html", "name" : "firrtl.passes.wiring.SinkAnnotation"}, {"object" : "firrtl\/passes\/wiring\/SourceAnnotation$.html", "name" : "firrtl.passes.wiring.SourceAnnotation"}, {"object" : "firrtl\/passes\/wiring\/TopAnnotation$.html", "name" : "firrtl.passes.wiring.TopAnnotation"}, {"class" : "firrtl\/passes\/wiring\/Wiring.html", "name" : "firrtl.passes.wiring.Wiring"}, {"case class" : "firrtl\/passes\/wiring\/WiringException.html", "name" : "firrtl.passes.wiring.WiringException"}, {"case class" : "firrtl\/passes\/wiring\/WiringInfo.html", "name" : "firrtl.passes.wiring.WiringInfo"}, {"class" : "firrtl\/passes\/wiring\/WiringTransform.html", "name" : "firrtl.passes.wiring.WiringTransform"}, {"object" : "firrtl\/passes\/wiring\/WiringUtils$.html", "name" : "firrtl.passes.wiring.WiringUtils"}], "firrtl.passes.clocklist" : [{"class" : "firrtl\/passes\/clocklist\/ClockList.html", "name" : "firrtl.passes.clocklist.ClockList"}, {"object" : "firrtl\/passes\/clocklist\/ClockListAnnotation$.html", "name" : "firrtl.passes.clocklist.ClockListAnnotation"}, {"class" : "firrtl\/passes\/clocklist\/ClockListTransform.html", "name" : "firrtl.passes.clocklist.ClockListTransform"}, {"object" : "firrtl\/passes\/clocklist\/ClockListUtils$.html", "name" : "firrtl.passes.clocklist.ClockListUtils"}, {"object" : "firrtl\/passes\/clocklist\/RemoveAllButClocks$.html", "name" : "firrtl.passes.clocklist.RemoveAllButClocks"}], "firrtl.passes.memlib" : [{"object" : "firrtl\/passes\/memlib\/AnalysisUtils$.html", "name" : "firrtl.passes.memlib.AnalysisUtils"}, {"case class" : "firrtl\/passes\/memlib\/Config.html", "name" : "firrtl.passes.memlib.Config"}, {"class" : "firrtl\/passes\/memlib\/ConfWriter.html", "name" : "firrtl.passes.memlib.ConfWriter"}, {"class" : "firrtl\/passes\/memlib\/CreateMemoryAnnotations.html", "name" : "firrtl.passes.memlib.CreateMemoryAnnotations"}, {"object" : "firrtl\/passes\/memlib\/CustomYAMLProtocol$.html", "name" : "firrtl.passes.memlib.CustomYAMLProtocol"}, {"case class" : "firrtl\/passes\/memlib\/DefAnnotatedMemory.html", "name" : "firrtl.passes.memlib.DefAnnotatedMemory"}, {"class" : "firrtl\/passes\/memlib\/InferReadWrite.html", "name" : "firrtl.passes.memlib.InferReadWrite"}, {"object" : "firrtl\/passes\/memlib\/InferReadWriteAnnotation$.html", "name" : "firrtl.passes.memlib.InferReadWriteAnnotation"}, {"object" : "firrtl\/passes\/memlib\/InferReadWritePass$.html", "name" : "firrtl.passes.memlib.InferReadWritePass"}, {"object" : "firrtl\/passes\/memlib\/InputConfigFileName$.html", "name" : "firrtl.passes.memlib.InputConfigFileName"}, {"object" : "firrtl\/passes\/memlib\/MemTransformUtils$.html", "name" : "firrtl.passes.memlib.MemTransformUtils"}, {"object" : "firrtl\/passes\/memlib\/NoDedupMemAnnotation$.html", "name" : "firrtl.passes.memlib.NoDedupMemAnnotation"}, {"object" : "firrtl\/passes\/memlib\/OutputConfigFileName$.html", "name" : "firrtl.passes.memlib.OutputConfigFileName"}, {"object" : "firrtl\/passes\/memlib\/PassCircuitName$.html", "name" : "firrtl.passes.memlib.PassCircuitName"}, {"object" : "firrtl\/passes\/memlib\/PassConfigUtil$.html", "name" : "firrtl.passes.memlib.PassConfigUtil"}, {"object" : "firrtl\/passes\/memlib\/PassModuleName$.html", "name" : "firrtl.passes.memlib.PassModuleName"}, {"trait" : "firrtl\/passes\/memlib\/PassOption.html", "name" : "firrtl.passes.memlib.PassOption"}, {"case class" : "firrtl\/passes\/memlib\/Pin.html", "name" : "firrtl.passes.memlib.Pin"}, {"object" : "firrtl\/passes\/memlib\/PinAnnotation$.html", "name" : "firrtl.passes.memlib.PinAnnotation"}, {"object" : "firrtl\/passes\/memlib\/RenameAnnotatedMemoryPorts$.html", "name" : "firrtl.passes.memlib.RenameAnnotatedMemoryPorts"}, {"class" : "firrtl\/passes\/memlib\/ReplaceMemMacros.html", "name" : "firrtl.passes.memlib.ReplaceMemMacros"}, {"class" : "firrtl\/passes\/memlib\/ReplSeqMem.html", "name" : "firrtl.passes.memlib.ReplSeqMem"}, {"object" : "firrtl\/passes\/memlib\/ReplSeqMemAnnotation$.html", "name" : "firrtl.passes.memlib.ReplSeqMemAnnotation"}, {"object" : "firrtl\/passes\/memlib\/ResolveMaskGranularity$.html", "name" : "firrtl.passes.memlib.ResolveMaskGranularity"}, {"class" : "firrtl\/passes\/memlib\/ResolveMemoryReference.html", "name" : "firrtl.passes.memlib.ResolveMemoryReference"}, {"class" : "firrtl\/passes\/memlib\/SimpleMidTransform.html", "name" : "firrtl.passes.memlib.SimpleMidTransform"}, {"class" : "firrtl\/passes\/memlib\/SimpleTransform.html", "name" : "firrtl.passes.memlib.SimpleTransform"}, {"case class" : "firrtl\/passes\/memlib\/Source.html", "name" : "firrtl.passes.memlib.Source"}, {"object" : "firrtl\/passes\/memlib\/ToMemIR$.html", "name" : "firrtl.passes.memlib.ToMemIR"}, {"case class" : "firrtl\/passes\/memlib\/Top.html", "name" : "firrtl.passes.memlib.Top"}, {"object" : "firrtl\/passes\/memlib\/VerilogMemDelays$.html", "name" : "firrtl.passes.memlib.VerilogMemDelays"}, {"class" : "firrtl\/passes\/memlib\/YamlFileReader.html", "name" : "firrtl.passes.memlib.YamlFileReader"}, {"class" : "firrtl\/passes\/memlib\/YamlFileWriter.html", "name" : "firrtl.passes.memlib.YamlFileWriter"}], "firrtl.ir" : [{"class" : "firrtl\/ir\/AggregateType.html", "name" : "firrtl.ir.AggregateType"}, {"case class" : "firrtl\/ir\/AnalogType.html", "name" : "firrtl.ir.AnalogType"}, {"case class" : "firrtl\/ir\/Attach.html", "name" : "firrtl.ir.Attach"}, {"case class" : "firrtl\/ir\/Block.html", "name" : "firrtl.ir.Block"}, {"case class" : "firrtl\/ir\/BundleType.html", "name" : "firrtl.ir.BundleType"}, {"case class" : "firrtl\/ir\/Circuit.html", "name" : "firrtl.ir.Circuit"}, {"object" : "firrtl\/ir\/ClockType$.html", "name" : "firrtl.ir.ClockType"}, {"case class" : "firrtl\/ir\/Conditionally.html", "name" : "firrtl.ir.Conditionally"}, {"case class" : "firrtl\/ir\/Connect.html", "name" : "firrtl.ir.Connect"}, {"object" : "firrtl\/ir\/Default$.html", "name" : "firrtl.ir.Default"}, {"case class" : "firrtl\/ir\/DefInstance.html", "name" : "firrtl.ir.DefInstance"}, {"case class" : "firrtl\/ir\/DefMemory.html", "name" : "firrtl.ir.DefMemory"}, {"class" : "firrtl\/ir\/DefModule.html", "name" : "firrtl.ir.DefModule"}, {"case class" : "firrtl\/ir\/DefNode.html", "name" : "firrtl.ir.DefNode"}, {"case class" : "firrtl\/ir\/DefRegister.html", "name" : "firrtl.ir.DefRegister"}, {"case class" : "firrtl\/ir\/DefWire.html", "name" : "firrtl.ir.DefWire"}, {"class" : "firrtl\/ir\/Direction.html", "name" : "firrtl.ir.Direction"}, {"case class" : "firrtl\/ir\/DoPrim.html", "name" : "firrtl.ir.DoPrim"}, {"case class" : "firrtl\/ir\/DoubleParam.html", "name" : "firrtl.ir.DoubleParam"}, {"object" : "firrtl\/ir\/EmptyStmt$.html", "name" : "firrtl.ir.EmptyStmt"}, {"class" : "firrtl\/ir\/Expression.html", "name" : "firrtl.ir.Expression"}, {"case class" : "firrtl\/ir\/ExtModule.html", "name" : "firrtl.ir.ExtModule"}, {"case class" : "firrtl\/ir\/Field.html", "name" : "firrtl.ir.Field"}, {"case class" : "firrtl\/ir\/FileInfo.html", "name" : "firrtl.ir.FileInfo"}, {"class" : "firrtl\/ir\/FirrtlNode.html", "name" : "firrtl.ir.FirrtlNode"}, {"case class" : "firrtl\/ir\/FixedLiteral.html", "name" : "firrtl.ir.FixedLiteral"}, {"case class" : "firrtl\/ir\/FixedType.html", "name" : "firrtl.ir.FixedType"}, {"object" : "firrtl\/ir\/Flip$.html", "name" : "firrtl.ir.Flip"}, {"object" : "firrtl\/ir\/GroundType$.html", "class" : "firrtl\/ir\/GroundType.html", "name" : "firrtl.ir.GroundType"}, {"trait" : "firrtl\/ir\/HasInfo.html", "name" : "firrtl.ir.HasInfo"}, {"trait" : "firrtl\/ir\/HasName.html", "name" : "firrtl.ir.HasName"}, {"class" : "firrtl\/ir\/Info.html", "name" : "firrtl.ir.Info"}, {"object" : "firrtl\/ir\/Input$.html", "name" : "firrtl.ir.Input"}, {"case class" : "firrtl\/ir\/IntParam.html", "name" : "firrtl.ir.IntParam"}, {"class" : "firrtl\/ir\/IntWidth.html", "object" : "firrtl\/ir\/IntWidth$.html", "name" : "firrtl.ir.IntWidth"}, {"trait" : "firrtl\/ir\/IsDeclaration.html", "name" : "firrtl.ir.IsDeclaration"}, {"case class" : "firrtl\/ir\/IsInvalid.html", "name" : "firrtl.ir.IsInvalid"}, {"class" : "firrtl\/ir\/Literal.html", "name" : "firrtl.ir.Literal"}, {"case class" : "firrtl\/ir\/Module.html", "name" : "firrtl.ir.Module"}, {"object" : "firrtl\/ir\/MultiInfo$.html", "case class" : "firrtl\/ir\/MultiInfo.html", "name" : "firrtl.ir.MultiInfo"}, {"case class" : "firrtl\/ir\/Mux.html", "name" : "firrtl.ir.Mux"}, {"object" : "firrtl\/ir\/NoInfo$.html", "name" : "firrtl.ir.NoInfo"}, {"class" : "firrtl\/ir\/Orientation.html", "name" : "firrtl.ir.Orientation"}, {"object" : "firrtl\/ir\/Output$.html", "name" : "firrtl.ir.Output"}, {"class" : "firrtl\/ir\/Param.html", "name" : "firrtl.ir.Param"}, {"case class" : "firrtl\/ir\/PartialConnect.html", "name" : "firrtl.ir.PartialConnect"}, {"case class" : "firrtl\/ir\/Port.html", "name" : "firrtl.ir.Port"}, {"class" : "firrtl\/ir\/PrimOp.html", "name" : "firrtl.ir.PrimOp"}, {"case class" : "firrtl\/ir\/Print.html", "name" : "firrtl.ir.Print"}, {"case class" : "firrtl\/ir\/RawStringParam.html", "name" : "firrtl.ir.RawStringParam"}, {"case class" : "firrtl\/ir\/Reference.html", "name" : "firrtl.ir.Reference"}, {"case class" : "firrtl\/ir\/SIntLiteral.html", "name" : "firrtl.ir.SIntLiteral"}, {"case class" : "firrtl\/ir\/SIntType.html", "name" : "firrtl.ir.SIntType"}, {"class" : "firrtl\/ir\/Statement.html", "name" : "firrtl.ir.Statement"}, {"case class" : "firrtl\/ir\/Stop.html", "name" : "firrtl.ir.Stop"}, {"object" : "firrtl\/ir\/StringLit$.html", "case class" : "firrtl\/ir\/StringLit.html", "name" : "firrtl.ir.StringLit"}, {"case class" : "firrtl\/ir\/StringParam.html", "name" : "firrtl.ir.StringParam"}, {"case class" : "firrtl\/ir\/SubAccess.html", "name" : "firrtl.ir.SubAccess"}, {"case class" : "firrtl\/ir\/SubField.html", "name" : "firrtl.ir.SubField"}, {"case class" : "firrtl\/ir\/SubIndex.html", "name" : "firrtl.ir.SubIndex"}, {"class" : "firrtl\/ir\/Type.html", "name" : "firrtl.ir.Type"}, {"case class" : "firrtl\/ir\/UIntLiteral.html", "name" : "firrtl.ir.UIntLiteral"}, {"case class" : "firrtl\/ir\/UIntType.html", "name" : "firrtl.ir.UIntType"}, {"object" : "firrtl\/ir\/UnknownType$.html", "name" : "firrtl.ir.UnknownType"}, {"object" : "firrtl\/ir\/UnknownWidth$.html", "name" : "firrtl.ir.UnknownWidth"}, {"case class" : "firrtl\/ir\/ValidIf.html", "name" : "firrtl.ir.ValidIf"}, {"case class" : "firrtl\/ir\/VectorType.html", "name" : "firrtl.ir.VectorType"}, {"class" : "firrtl\/ir\/Width.html", "name" : "firrtl.ir.Width"}], "firrtl.transforms" : [{"case class" : "firrtl\/transforms\/BlackBoxInline.html", "name" : "firrtl.transforms.BlackBoxInline"}, {"case class" : "firrtl\/transforms\/BlackBoxResource.html", "name" : "firrtl.transforms.BlackBoxResource"}, {"object" : "firrtl\/transforms\/BlackBoxSource$.html", "trait" : "firrtl\/transforms\/BlackBoxSource.html", "name" : "firrtl.transforms.BlackBoxSource"}, {"object" : "firrtl\/transforms\/BlackBoxSourceAnnotation$.html", "name" : "firrtl.transforms.BlackBoxSourceAnnotation"}, {"object" : "firrtl\/transforms\/BlackBoxSourceHelper$.html", "class" : "firrtl\/transforms\/BlackBoxSourceHelper.html", "name" : "firrtl.transforms.BlackBoxSourceHelper"}, {"case class" : "firrtl\/transforms\/BlackBoxTargetDir.html", "name" : "firrtl.transforms.BlackBoxTargetDir"}, {"class" : "firrtl\/transforms\/CheckCombLoops.html", "object" : "firrtl\/transforms\/CheckCombLoops$.html", "name" : "firrtl.transforms.CheckCombLoops"}, {"class" : "firrtl\/transforms\/ConstantPropagation.html", "object" : "firrtl\/transforms\/ConstantPropagation$.html", "name" : "firrtl.transforms.ConstantPropagation"}, {"class" : "firrtl\/transforms\/DeadCodeElimination.html", "name" : "firrtl.transforms.DeadCodeElimination"}, {"class" : "firrtl\/transforms\/DedupModules.html", "name" : "firrtl.transforms.DedupModules"}, {"object" : "firrtl\/transforms\/DontCheckCombLoopsAnnotation$.html", "name" : "firrtl.transforms.DontCheckCombLoopsAnnotation"}, {"object" : "firrtl\/transforms\/DontTouchAnnotation$.html", "name" : "firrtl.transforms.DontTouchAnnotation"}, {"class" : "firrtl\/transforms\/Flatten.html", "name" : "firrtl.transforms.Flatten"}, {"object" : "firrtl\/transforms\/FlattenAnnotation$.html", "name" : "firrtl.transforms.FlattenAnnotation"}, {"object" : "firrtl\/transforms\/NoDCEAnnotation$.html", "name" : "firrtl.transforms.NoDCEAnnotation"}, {"object" : "firrtl\/transforms\/NoDedupAnnotation$.html", "name" : "firrtl.transforms.NoDedupAnnotation"}, {"object" : "firrtl\/transforms\/OptimizableExtModuleAnnotation$.html", "name" : "firrtl.transforms.OptimizableExtModuleAnnotation"}, {"class" : "firrtl\/transforms\/RemoveReset.html", "name" : "firrtl.transforms.RemoveReset"}, {"class" : "firrtl\/transforms\/RemoveWires.html", "name" : "firrtl.transforms.RemoveWires"}]};