#include "kernels_RVV_8x18_fp32.h"



#include <stdio.h>
#include <stdlib.h>

#include <riscv_vector.h>


// gemm_RVV_1x10_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 1] @DRAM
// )
void gemm_RVV_1x10_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(1));
}

// gemm_RVV_1x10_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 1] @DRAM
// )
void gemm_RVV_1x10_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(1));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(1));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(1));
}

// gemm_RVV_1x11_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 1] @DRAM
// )
void gemm_RVV_1x11_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2,(1));
}

// gemm_RVV_1x11_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 1] @DRAM
// )
void gemm_RVV_1x11_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(1));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(1));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(1));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2,(1));
}

// gemm_RVV_1x12_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 1] @DRAM
// )
void gemm_RVV_1x12_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
}

// gemm_RVV_1x12_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 1] @DRAM
// )
void gemm_RVV_1x12_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(1));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(1));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(1));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(1));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
}

// gemm_RVV_1x13_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 1] @DRAM
// )
void gemm_RVV_1x13_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(1));
}

// gemm_RVV_1x13_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 1] @DRAM
// )
void gemm_RVV_1x13_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(1));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(1));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(1));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(1));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(1));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(1));
}

// gemm_RVV_1x14_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 1] @DRAM
// )
void gemm_RVV_1x14_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(1));
}

// gemm_RVV_1x14_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 1] @DRAM
// )
void gemm_RVV_1x14_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(1));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(1));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(1));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(1));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(1));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(1));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(1));
}

// gemm_RVV_1x15_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 1] @DRAM
// )
void gemm_RVV_1x15_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2,(1));
}

// gemm_RVV_1x15_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 1] @DRAM
// )
void gemm_RVV_1x15_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(1));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(1));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(1));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(1));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(1));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(1));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(1));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2,(1));
}

// gemm_RVV_1x16_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 1] @DRAM
// )
void gemm_RVV_1x16_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(1));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(1));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(1));
}

// gemm_RVV_1x16_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 1] @DRAM
// )
void gemm_RVV_1x16_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(1));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(1));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(1));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(1));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(1));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(1));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(1));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(1));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(1));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(1));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(1));
}

// gemm_RVV_1x17_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 1] @DRAM
// )
void gemm_RVV_1x17_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(1));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(1));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(1));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(1));
}

// gemm_RVV_1x17_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 1] @DRAM
// )
void gemm_RVV_1x17_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(1));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(1));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(1));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(1));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(1));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(1));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(1));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(1));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(1));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(1));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(1));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(1));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(1));
}

// gemm_RVV_1x18_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 1] @DRAM
// )
void gemm_RVV_1x18_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(1));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(1));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(1));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1,(1));
}

// gemm_RVV_1x18_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 1] @DRAM
// )
void gemm_RVV_1x18_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(1));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(1));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(1));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(1));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(1));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(1));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(1));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(1));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(1));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(1));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(1));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(1));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(1));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1,(1));
}

// gemm_RVV_1x1_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 1] @DRAM
// )
void gemm_RVV_1x1_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
}

// gemm_RVV_1x1_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 1] @DRAM
// )
void gemm_RVV_1x1_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
}

// gemm_RVV_1x2_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 1] @DRAM
// )
void gemm_RVV_1x2_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
}

// gemm_RVV_1x2_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 1] @DRAM
// )
void gemm_RVV_1x2_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
}

// gemm_RVV_1x3_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 1] @DRAM
// )
void gemm_RVV_1x3_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
}

// gemm_RVV_1x3_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 1] @DRAM
// )
void gemm_RVV_1x3_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
}

// gemm_RVV_1x4_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 1] @DRAM
// )
void gemm_RVV_1x4_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
}

// gemm_RVV_1x4_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 1] @DRAM
// )
void gemm_RVV_1x4_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
}

// gemm_RVV_1x5_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 1] @DRAM
// )
void gemm_RVV_1x5_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(1));
}

// gemm_RVV_1x5_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 1] @DRAM
// )
void gemm_RVV_1x5_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(1));
}

// gemm_RVV_1x6_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 1] @DRAM
// )
void gemm_RVV_1x6_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(1));
}

// gemm_RVV_1x6_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 1] @DRAM
// )
void gemm_RVV_1x6_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(1));
}

// gemm_RVV_1x7_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 1] @DRAM
// )
void gemm_RVV_1x7_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2,(1));
}

// gemm_RVV_1x7_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 1] @DRAM
// )
void gemm_RVV_1x7_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(1));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2,(1));
}

// gemm_RVV_1x8_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 1] @DRAM
// )
void gemm_RVV_1x8_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
}

// gemm_RVV_1x8_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 1] @DRAM
// )
void gemm_RVV_1x8_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
}

// gemm_RVV_1x9_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 1] @DRAM
// )
void gemm_RVV_1x9_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(1));
}

// gemm_RVV_1x9_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 1] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 1] @DRAM
// )
void gemm_RVV_1x9_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(1));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(1));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(1));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(1));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(1));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(1));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(1));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(1));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(1));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(1));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(1));
}

// gemm_RVV_2x10_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 2] @DRAM
// )
void gemm_RVV_2x10_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(2));
}

// gemm_RVV_2x10_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 2] @DRAM
// )
void gemm_RVV_2x10_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(2));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(2));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(2));
}

// gemm_RVV_2x11_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 2] @DRAM
// )
void gemm_RVV_2x11_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2,(2));
}

// gemm_RVV_2x11_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 2] @DRAM
// )
void gemm_RVV_2x11_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(2));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(2));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(2));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2,(2));
}

// gemm_RVV_2x12_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 2] @DRAM
// )
void gemm_RVV_2x12_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
}

// gemm_RVV_2x12_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 2] @DRAM
// )
void gemm_RVV_2x12_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(2));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(2));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(2));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(2));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
}

// gemm_RVV_2x13_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 2] @DRAM
// )
void gemm_RVV_2x13_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(2));
}

// gemm_RVV_2x13_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 2] @DRAM
// )
void gemm_RVV_2x13_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(2));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(2));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(2));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(2));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(2));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(2));
}

// gemm_RVV_2x14_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 2] @DRAM
// )
void gemm_RVV_2x14_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(2));
}

// gemm_RVV_2x14_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 2] @DRAM
// )
void gemm_RVV_2x14_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(2));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(2));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(2));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(2));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(2));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(2));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(2));
}

// gemm_RVV_2x15_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 2] @DRAM
// )
void gemm_RVV_2x15_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2,(2));
}

// gemm_RVV_2x15_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 2] @DRAM
// )
void gemm_RVV_2x15_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(2));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(2));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(2));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(2));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(2));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(2));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(2));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2,(2));
}

// gemm_RVV_2x16_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 2] @DRAM
// )
void gemm_RVV_2x16_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(2));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(2));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(2));
}

// gemm_RVV_2x16_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 2] @DRAM
// )
void gemm_RVV_2x16_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(2));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(2));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(2));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(2));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(2));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(2));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(2));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(2));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(2));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(2));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(2));
}

// gemm_RVV_2x17_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 2] @DRAM
// )
void gemm_RVV_2x17_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(2));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(2));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(2));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(2));
}

// gemm_RVV_2x17_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 2] @DRAM
// )
void gemm_RVV_2x17_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(2));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(2));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(2));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(2));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(2));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(2));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(2));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(2));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(2));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(2));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(2));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(2));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(2));
}

// gemm_RVV_2x18_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 2] @DRAM
// )
void gemm_RVV_2x18_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(2));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(2));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(2));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1,(2));
}

// gemm_RVV_2x18_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 2] @DRAM
// )
void gemm_RVV_2x18_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(2));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(2));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(2));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(2));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(2));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(2));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(2));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(2));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(2));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(2));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(2));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(2));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(2));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1,(2));
}

// gemm_RVV_2x1_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 2] @DRAM
// )
void gemm_RVV_2x1_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
}

// gemm_RVV_2x1_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 2] @DRAM
// )
void gemm_RVV_2x1_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
}

// gemm_RVV_2x2_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 2] @DRAM
// )
void gemm_RVV_2x2_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
}

// gemm_RVV_2x2_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 2] @DRAM
// )
void gemm_RVV_2x2_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
}

// gemm_RVV_2x3_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 2] @DRAM
// )
void gemm_RVV_2x3_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
}

// gemm_RVV_2x3_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 2] @DRAM
// )
void gemm_RVV_2x3_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
}

// gemm_RVV_2x4_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 2] @DRAM
// )
void gemm_RVV_2x4_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
}

// gemm_RVV_2x4_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 2] @DRAM
// )
void gemm_RVV_2x4_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
}

// gemm_RVV_2x5_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 2] @DRAM
// )
void gemm_RVV_2x5_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(2));
}

// gemm_RVV_2x5_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 2] @DRAM
// )
void gemm_RVV_2x5_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(2));
}

// gemm_RVV_2x6_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 2] @DRAM
// )
void gemm_RVV_2x6_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(2));
}

// gemm_RVV_2x6_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 2] @DRAM
// )
void gemm_RVV_2x6_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(2));
}

// gemm_RVV_2x7_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 2] @DRAM
// )
void gemm_RVV_2x7_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2,(2));
}

// gemm_RVV_2x7_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 2] @DRAM
// )
void gemm_RVV_2x7_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(2));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2,(2));
}

// gemm_RVV_2x8_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 2] @DRAM
// )
void gemm_RVV_2x8_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
}

// gemm_RVV_2x8_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 2] @DRAM
// )
void gemm_RVV_2x8_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
}

// gemm_RVV_2x9_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 2] @DRAM
// )
void gemm_RVV_2x9_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(2));
}

// gemm_RVV_2x9_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 2] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 2] @DRAM
// )
void gemm_RVV_2x9_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(2));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(2));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(2));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(2));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(2));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(2));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(2));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(2));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(2));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(2));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(2));
}

// gemm_RVV_3x10_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 3] @DRAM
// )
void gemm_RVV_3x10_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(3));
}

// gemm_RVV_3x10_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 3] @DRAM
// )
void gemm_RVV_3x10_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(3));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(3));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(3));
}

// gemm_RVV_3x11_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 3] @DRAM
// )
void gemm_RVV_3x11_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2,(3));
}

// gemm_RVV_3x11_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 3] @DRAM
// )
void gemm_RVV_3x11_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(3));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(3));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(3));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2,(3));
}

// gemm_RVV_3x12_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 3] @DRAM
// )
void gemm_RVV_3x12_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
}

// gemm_RVV_3x12_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 3] @DRAM
// )
void gemm_RVV_3x12_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(3));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(3));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(3));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(3));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
}

// gemm_RVV_3x13_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 3] @DRAM
// )
void gemm_RVV_3x13_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(3));
}

// gemm_RVV_3x13_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 3] @DRAM
// )
void gemm_RVV_3x13_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(3));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(3));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(3));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(3));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(3));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(3));
}

// gemm_RVV_3x14_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 3] @DRAM
// )
void gemm_RVV_3x14_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(3));
}

// gemm_RVV_3x14_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 3] @DRAM
// )
void gemm_RVV_3x14_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(3));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(3));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(3));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(3));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(3));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(3));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(3));
}

// gemm_RVV_3x15_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 3] @DRAM
// )
void gemm_RVV_3x15_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2,(3));
}

// gemm_RVV_3x15_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 3] @DRAM
// )
void gemm_RVV_3x15_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(3));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(3));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(3));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(3));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(3));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(3));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(3));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2,(3));
}

// gemm_RVV_3x16_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 3] @DRAM
// )
void gemm_RVV_3x16_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(3));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(3));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(3));
}

// gemm_RVV_3x16_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 3] @DRAM
// )
void gemm_RVV_3x16_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(3));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(3));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(3));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(3));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(3));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(3));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(3));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(3));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(3));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(3));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(3));
}

// gemm_RVV_3x17_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 3] @DRAM
// )
void gemm_RVV_3x17_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(3));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(3));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(3));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(3));
}

// gemm_RVV_3x17_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 3] @DRAM
// )
void gemm_RVV_3x17_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(3));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(3));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(3));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(3));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(3));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(3));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(3));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(3));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(3));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(3));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(3));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(3));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(3));
}

// gemm_RVV_3x18_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 3] @DRAM
// )
void gemm_RVV_3x18_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(3));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(3));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(3));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1,(3));
}

// gemm_RVV_3x18_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 3] @DRAM
// )
void gemm_RVV_3x18_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(3));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(3));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(3));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(3));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(3));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(3));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(3));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(3));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(3));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(3));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(3));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(3));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(3));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1,(3));
}

// gemm_RVV_3x1_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 3] @DRAM
// )
void gemm_RVV_3x1_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
}

// gemm_RVV_3x1_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 3] @DRAM
// )
void gemm_RVV_3x1_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
}

// gemm_RVV_3x2_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 3] @DRAM
// )
void gemm_RVV_3x2_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
}

// gemm_RVV_3x2_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 3] @DRAM
// )
void gemm_RVV_3x2_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
}

// gemm_RVV_3x3_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 3] @DRAM
// )
void gemm_RVV_3x3_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
}

// gemm_RVV_3x3_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 3] @DRAM
// )
void gemm_RVV_3x3_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
}

// gemm_RVV_3x4_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 3] @DRAM
// )
void gemm_RVV_3x4_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
}

// gemm_RVV_3x4_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 3] @DRAM
// )
void gemm_RVV_3x4_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
}

// gemm_RVV_3x5_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 3] @DRAM
// )
void gemm_RVV_3x5_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(3));
}

// gemm_RVV_3x5_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 3] @DRAM
// )
void gemm_RVV_3x5_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(3));
}

// gemm_RVV_3x6_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 3] @DRAM
// )
void gemm_RVV_3x6_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(3));
}

// gemm_RVV_3x6_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 3] @DRAM
// )
void gemm_RVV_3x6_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(3));
}

// gemm_RVV_3x7_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 3] @DRAM
// )
void gemm_RVV_3x7_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2,(3));
}

// gemm_RVV_3x7_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 3] @DRAM
// )
void gemm_RVV_3x7_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(3));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2,(3));
}

// gemm_RVV_3x8_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 3] @DRAM
// )
void gemm_RVV_3x8_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
}

// gemm_RVV_3x8_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 3] @DRAM
// )
void gemm_RVV_3x8_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
}

// gemm_RVV_3x9_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 3] @DRAM
// )
void gemm_RVV_3x9_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(3));
}

// gemm_RVV_3x9_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 3] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 3] @DRAM
// )
void gemm_RVV_3x9_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(3));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(3));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(3));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(3));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(3));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(3));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(3));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(3));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(3));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(3));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(3));
}

// gemm_RVV_4x10_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 4] @DRAM
// )
void gemm_RVV_4x10_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(4));
}

// gemm_RVV_4x10_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 4] @DRAM
// )
void gemm_RVV_4x10_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(4));
}

// gemm_RVV_4x11_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 4] @DRAM
// )
void gemm_RVV_4x11_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2,(4));
}

// gemm_RVV_4x11_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 4] @DRAM
// )
void gemm_RVV_4x11_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2,(4));
}

// gemm_RVV_4x12_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 4] @DRAM
// )
void gemm_RVV_4x12_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
}

// gemm_RVV_4x12_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 4] @DRAM
// )
void gemm_RVV_4x12_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
}

// gemm_RVV_4x13_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 4] @DRAM
// )
void gemm_RVV_4x13_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(4));
}

// gemm_RVV_4x13_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 4] @DRAM
// )
void gemm_RVV_4x13_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(4));
}

// gemm_RVV_4x14_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 4] @DRAM
// )
void gemm_RVV_4x14_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(4));
}

// gemm_RVV_4x14_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 4] @DRAM
// )
void gemm_RVV_4x14_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(4));
}

// gemm_RVV_4x15_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 4] @DRAM
// )
void gemm_RVV_4x15_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2,(4));
}

// gemm_RVV_4x15_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 4] @DRAM
// )
void gemm_RVV_4x15_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2,(4));
}

// gemm_RVV_4x16_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 4] @DRAM
// )
void gemm_RVV_4x16_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(4));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(4));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(4));
}

// gemm_RVV_4x16_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 4] @DRAM
// )
void gemm_RVV_4x16_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(4));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(4));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(4));
}

// gemm_RVV_4x17_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 4] @DRAM
// )
void gemm_RVV_4x17_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(4));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(4));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(4));
}

// gemm_RVV_4x17_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 4] @DRAM
// )
void gemm_RVV_4x17_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(4));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(4));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(4));
}

// gemm_RVV_4x18_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 4] @DRAM
// )
void gemm_RVV_4x18_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(4));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(4));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1,(4));
}

// gemm_RVV_4x18_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 4] @DRAM
// )
void gemm_RVV_4x18_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg_8;
vfloat32m1_t C_reg_9;
vfloat32m1_t C_reg_10;
vfloat32m1_t C_reg_11;
vfloat32m1_t C_reg_12;
vfloat32m1_t C_reg_13;
vfloat32m1_t C_reg_14;
vfloat32m1_t C_reg_15;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(4));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f32m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f32m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f32m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f32m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f32m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f32m1(C_reg_13, A_reg, B_reg_13,(4));
  C_reg_14 = __riscv_vfmacc_vv_f32m1(C_reg_14, A_reg, B_reg_14,(4));
  C_reg_15 = __riscv_vfmacc_vv_f32m1(C_reg_15, A_reg, B_reg_15,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1,(4));
}

// gemm_RVV_4x1_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 4] @DRAM
// )
void gemm_RVV_4x1_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
}

// gemm_RVV_4x1_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 4] @DRAM
// )
void gemm_RVV_4x1_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
}

// gemm_RVV_4x2_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 4] @DRAM
// )
void gemm_RVV_4x2_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
}

// gemm_RVV_4x2_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 4] @DRAM
// )
void gemm_RVV_4x2_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
}

// gemm_RVV_4x3_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 4] @DRAM
// )
void gemm_RVV_4x3_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
}

// gemm_RVV_4x3_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 4] @DRAM
// )
void gemm_RVV_4x3_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
}

// gemm_RVV_4x4_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 4] @DRAM
// )
void gemm_RVV_4x4_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
}

// gemm_RVV_4x4_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 4] @DRAM
// )
void gemm_RVV_4x4_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
}

// gemm_RVV_4x5_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 4] @DRAM
// )
void gemm_RVV_4x5_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(4));
}

// gemm_RVV_4x5_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 4] @DRAM
// )
void gemm_RVV_4x5_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(4));
}

// gemm_RVV_4x6_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 4] @DRAM
// )
void gemm_RVV_4x6_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(4));
}

// gemm_RVV_4x6_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 4] @DRAM
// )
void gemm_RVV_4x6_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(4));
}

// gemm_RVV_4x7_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 4] @DRAM
// )
void gemm_RVV_4x7_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2,(4));
}

// gemm_RVV_4x7_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 4] @DRAM
// )
void gemm_RVV_4x7_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg2_0;
vfloat32m1_t C_reg2_1;
vfloat32m1_t C_reg2_2;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg2_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg2_2 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
  C_reg2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1, A_reg, B_reg2_1,(4));
  C_reg2_2 = __riscv_vfmacc_vv_f32m1(C_reg2_2, A_reg, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2,(4));
}

// gemm_RVV_4x8_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 4] @DRAM
// )
void gemm_RVV_4x8_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
}

// gemm_RVV_4x8_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 4] @DRAM
// )
void gemm_RVV_4x8_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
}

// gemm_RVV_4x9_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 4] @DRAM
// )
void gemm_RVV_4x9_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(4));
}

// gemm_RVV_4x9_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 4] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 4] @DRAM
// )
void gemm_RVV_4x9_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t C_reg_0;
vfloat32m1_t C_reg_1;
vfloat32m1_t C_reg_2;
vfloat32m1_t C_reg_3;
vfloat32m1_t C_reg_4;
vfloat32m1_t C_reg_5;
vfloat32m1_t C_reg_6;
vfloat32m1_t C_reg_7;
vfloat32m1_t C_reg2_0;
C_reg_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg2_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
vfloat32m1_t A_reg;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  C_reg_0 = __riscv_vfmacc_vv_f32m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f32m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f32m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f32m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f32m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f32m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f32m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f32m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0, A_reg, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0,(4));
}

// gemm_RVV_5x10_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 5] @DRAM
// )
void gemm_RVV_5x10_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(1));
}

// gemm_RVV_5x10_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 5] @DRAM
// )
void gemm_RVV_5x10_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(1));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(1));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(1));
}

// gemm_RVV_5x11_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 5] @DRAM
// )
void gemm_RVV_5x11_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg3_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg3_2,(1));
}

// gemm_RVV_5x11_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 5] @DRAM
// )
void gemm_RVV_5x11_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(1));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(1));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(1));
C_reg3_2 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg3_2,(1));
}

// gemm_RVV_5x12_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 5] @DRAM
// )
void gemm_RVV_5x12_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(1));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(1));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(1));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(1));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(1));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(1));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(1));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(1));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(1));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(1));
}

// gemm_RVV_5x12_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 5] @DRAM
// )
void gemm_RVV_5x12_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_regt_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_regt_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_regt_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
C_regt_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(1));
C_regt_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(1));
C_regt_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(1));
C_regt_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(1));
C_regt_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(1));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(1));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(1));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(1));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(1));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(1));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(1));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(1));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(1));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(1));
}

// gemm_RVV_5x13_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 5] @DRAM
// )
void gemm_RVV_5x13_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(1));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(1));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(1));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(1));
}

// gemm_RVV_5x13_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 5] @DRAM
// )
void gemm_RVV_5x13_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(1));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(1));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(1));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(1));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(1));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(1));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(1));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(1));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(1));
}

// gemm_RVV_5x14_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 5] @DRAM
// )
void gemm_RVV_5x14_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(1));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(1));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(1));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(1));
}

// gemm_RVV_5x14_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 5] @DRAM
// )
void gemm_RVV_5x14_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(1));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(1));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(1));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(1));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(1));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(1));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(1));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(1));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(1));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(1));
}

// gemm_RVV_5x15_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 5] @DRAM
// )
void gemm_RVV_5x15_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg3_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(1));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(1));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(1));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg3_2,(1));
}

// gemm_RVV_5x15_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 5] @DRAM
// )
void gemm_RVV_5x15_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(1));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(1));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(1));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(1));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(1));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(1));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(1));
C_reg3_2 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(1));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(1));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(1));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg3_2,(1));
}

// gemm_RVV_5x16_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 5] @DRAM
// )
void gemm_RVV_5x16_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_regt_12;
vfloat32m1_t C_regt_13;
vfloat32m1_t C_regt_14;
vfloat32m1_t C_regt_15;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_12 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_13 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_14 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_15 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(1));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(1));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(1));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(1));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(1));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(1));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(1));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(1));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(1));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(1));
  C_regt_12 = __riscv_vfmacc_vv_f32m1(C_regt_12, A_regt, B_reg_12,(1));
  C_regt_13 = __riscv_vfmacc_vv_f32m1(C_regt_13, A_regt, B_reg_13,(1));
  C_regt_14 = __riscv_vfmacc_vv_f32m1(C_regt_14, A_regt, B_reg_14,(1));
  C_regt_15 = __riscv_vfmacc_vv_f32m1(C_regt_15, A_regt, B_reg_15,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_regt_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_regt_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_regt_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_regt_15,(1));
}

// gemm_RVV_5x16_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 5] @DRAM
// )
void gemm_RVV_5x16_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_regt_12;
vfloat32m1_t C_regt_13;
vfloat32m1_t C_regt_14;
vfloat32m1_t C_regt_15;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_regt_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_regt_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_regt_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
C_regt_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(1));
C_regt_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(1));
C_regt_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(1));
C_regt_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(1));
C_regt_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(1));
C_regt_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(1));
C_regt_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(1));
C_regt_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(1));
C_regt_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(1));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(1));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(1));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(1));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(1));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(1));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(1));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(1));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(1));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(1));
  C_regt_12 = __riscv_vfmacc_vv_f32m1(C_regt_12, A_regt, B_reg_12,(1));
  C_regt_13 = __riscv_vfmacc_vv_f32m1(C_regt_13, A_regt, B_reg_13,(1));
  C_regt_14 = __riscv_vfmacc_vv_f32m1(C_regt_14, A_regt, B_reg_14,(1));
  C_regt_15 = __riscv_vfmacc_vv_f32m1(C_regt_15, A_regt, B_reg_15,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_regt_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_regt_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_regt_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_regt_15,(1));
}

// gemm_RVV_5x17_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 5] @DRAM
// )
void gemm_RVV_5x17_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_12 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_13 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_14 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_15 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(1));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(1));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(1));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(1));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(1));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(1));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(1));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(1));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(1));
}

// gemm_RVV_5x17_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 5] @DRAM
// )
void gemm_RVV_5x17_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(1));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(1));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(1));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(1));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(1));
C_reg1_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(1));
C_reg1_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(1));
C_reg1_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(1));
C_reg1_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(1));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(1));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(1));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(1));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(1));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(1));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(1));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(1));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(1));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(1));
}

// gemm_RVV_5x18_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 5] @DRAM
// )
void gemm_RVV_5x18_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_12 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_13 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_14 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_15 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(1));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(1));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(1));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(1));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(1));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(1));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(1));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(1));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4], C_reg3_1,(1));
}

// gemm_RVV_5x18_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 5] @DRAM
// )
void gemm_RVV_5x18_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(1));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(1));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(1));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(1));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(1));
C_reg1_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(1));
C_reg1_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(1));
C_reg1_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(1));
C_reg1_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(1));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4],(1));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(1));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(1));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(1));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(1));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(1));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(1));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(1));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(1));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(1));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(1));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(1));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(1));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(1));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(1));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(1));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4], C_reg3_1,(1));
}

// gemm_RVV_5x1_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 5] @DRAM
// )
void gemm_RVV_5x1_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_reg_0_0;
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
}

// gemm_RVV_5x1_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 5] @DRAM
// )
void gemm_RVV_5x1_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_reg_0_0;
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
}

// gemm_RVV_5x2_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 5] @DRAM
// )
void gemm_RVV_5x2_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(1));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
}

// gemm_RVV_5x2_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 5] @DRAM
// )
void gemm_RVV_5x2_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(1));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
}

// gemm_RVV_5x3_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 5] @DRAM
// )
void gemm_RVV_5x3_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(1));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(1));
}

// gemm_RVV_5x3_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 5] @DRAM
// )
void gemm_RVV_5x3_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(1));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(1));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(1));
}

// gemm_RVV_5x4_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 5] @DRAM
// )
void gemm_RVV_5x4_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(1));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(1));
}

// gemm_RVV_5x4_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 5] @DRAM
// )
void gemm_RVV_5x4_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(1));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(1));
}

// gemm_RVV_5x5_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 5] @DRAM
// )
void gemm_RVV_5x5_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(1));
}

// gemm_RVV_5x5_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 5] @DRAM
// )
void gemm_RVV_5x5_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(1));
}

// gemm_RVV_5x6_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 5] @DRAM
// )
void gemm_RVV_5x6_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(1));
}

// gemm_RVV_5x6_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 5] @DRAM
// )
void gemm_RVV_5x6_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(1));
}

// gemm_RVV_5x7_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 5] @DRAM
// )
void gemm_RVV_5x7_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg3_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg3_2,(1));
}

// gemm_RVV_5x7_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 5] @DRAM
// )
void gemm_RVV_5x7_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_reg3_2 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(1));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg3_2,(1));
}

// gemm_RVV_5x8_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 5] @DRAM
// )
void gemm_RVV_5x8_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_regt_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(1));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(1));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(1));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(1));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(1));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(1));
}

// gemm_RVV_5x8_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 5] @DRAM
// )
void gemm_RVV_5x8_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_regt_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_regt_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_regt_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
C_regt_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(1));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(1));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(1));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(1));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(1));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(1));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(1));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(1));
}

// gemm_RVV_5x9_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 5] @DRAM
// )
void gemm_RVV_5x9_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(1));
}

// gemm_RVV_5x9_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 5] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 5] @DRAM
// )
void gemm_RVV_5x9_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(1));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(1));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(1));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(1));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(1));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(1));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(1));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(1));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (1));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (1));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (1));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(1));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(1));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(1));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(1));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(1));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(1));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(1));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(1));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(1));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(1));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(1));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(1));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(1));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(1));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(1));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(1));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(1));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(1));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(1));
}

// gemm_RVV_6x10_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 6] @DRAM
// )
void gemm_RVV_6x10_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(2));
}

// gemm_RVV_6x10_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 6] @DRAM
// )
void gemm_RVV_6x10_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(2));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(2));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(2));
}

// gemm_RVV_6x11_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 6] @DRAM
// )
void gemm_RVV_6x11_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg3_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg3_2,(2));
}

// gemm_RVV_6x11_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 6] @DRAM
// )
void gemm_RVV_6x11_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(2));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(2));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(2));
C_reg3_2 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg3_2,(2));
}

// gemm_RVV_6x12_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 6] @DRAM
// )
void gemm_RVV_6x12_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(2));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(2));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(2));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(2));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(2));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(2));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(2));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(2));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(2));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(2));
}

// gemm_RVV_6x12_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 6] @DRAM
// )
void gemm_RVV_6x12_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_regt_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_regt_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_regt_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
C_regt_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(2));
C_regt_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(2));
C_regt_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(2));
C_regt_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(2));
C_regt_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(2));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(2));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(2));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(2));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(2));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(2));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(2));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(2));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(2));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(2));
}

// gemm_RVV_6x13_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 6] @DRAM
// )
void gemm_RVV_6x13_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(2));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(2));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(2));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(2));
}

// gemm_RVV_6x13_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 6] @DRAM
// )
void gemm_RVV_6x13_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(2));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(2));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(2));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(2));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(2));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(2));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(2));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(2));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(2));
}

// gemm_RVV_6x14_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 6] @DRAM
// )
void gemm_RVV_6x14_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(2));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(2));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(2));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(2));
}

// gemm_RVV_6x14_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 6] @DRAM
// )
void gemm_RVV_6x14_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(2));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(2));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(2));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(2));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(2));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(2));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(2));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(2));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(2));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(2));
}

// gemm_RVV_6x15_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 6] @DRAM
// )
void gemm_RVV_6x15_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg3_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(2));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(2));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(2));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg3_2,(2));
}

// gemm_RVV_6x15_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 6] @DRAM
// )
void gemm_RVV_6x15_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(2));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(2));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(2));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(2));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(2));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(2));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(2));
C_reg3_2 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(2));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(2));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(2));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg3_2,(2));
}

// gemm_RVV_6x16_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 6] @DRAM
// )
void gemm_RVV_6x16_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_regt_12;
vfloat32m1_t C_regt_13;
vfloat32m1_t C_regt_14;
vfloat32m1_t C_regt_15;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_12 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_13 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_14 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_15 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(2));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(2));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(2));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(2));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(2));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(2));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(2));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(2));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(2));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(2));
  C_regt_12 = __riscv_vfmacc_vv_f32m1(C_regt_12, A_regt, B_reg_12,(2));
  C_regt_13 = __riscv_vfmacc_vv_f32m1(C_regt_13, A_regt, B_reg_13,(2));
  C_regt_14 = __riscv_vfmacc_vv_f32m1(C_regt_14, A_regt, B_reg_14,(2));
  C_regt_15 = __riscv_vfmacc_vv_f32m1(C_regt_15, A_regt, B_reg_15,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_regt_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_regt_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_regt_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_regt_15,(2));
}

// gemm_RVV_6x16_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 6] @DRAM
// )
void gemm_RVV_6x16_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_regt_12;
vfloat32m1_t C_regt_13;
vfloat32m1_t C_regt_14;
vfloat32m1_t C_regt_15;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_regt_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_regt_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_regt_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
C_regt_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(2));
C_regt_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(2));
C_regt_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(2));
C_regt_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(2));
C_regt_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(2));
C_regt_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(2));
C_regt_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(2));
C_regt_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(2));
C_regt_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(2));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(2));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(2));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(2));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(2));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(2));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(2));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(2));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(2));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(2));
  C_regt_12 = __riscv_vfmacc_vv_f32m1(C_regt_12, A_regt, B_reg_12,(2));
  C_regt_13 = __riscv_vfmacc_vv_f32m1(C_regt_13, A_regt, B_reg_13,(2));
  C_regt_14 = __riscv_vfmacc_vv_f32m1(C_regt_14, A_regt, B_reg_14,(2));
  C_regt_15 = __riscv_vfmacc_vv_f32m1(C_regt_15, A_regt, B_reg_15,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_regt_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_regt_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_regt_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_regt_15,(2));
}

// gemm_RVV_6x17_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 6] @DRAM
// )
void gemm_RVV_6x17_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_12 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_13 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_14 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_15 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(2));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(2));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(2));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(2));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(2));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(2));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(2));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(2));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(2));
}

// gemm_RVV_6x17_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 6] @DRAM
// )
void gemm_RVV_6x17_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(2));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(2));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(2));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(2));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(2));
C_reg1_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(2));
C_reg1_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(2));
C_reg1_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(2));
C_reg1_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(2));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(2));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(2));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(2));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(2));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(2));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(2));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(2));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(2));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(2));
}

// gemm_RVV_6x18_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 6] @DRAM
// )
void gemm_RVV_6x18_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_12 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_13 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_14 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_15 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(2));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(2));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(2));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(2));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(2));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(2));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(2));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(2));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4], C_reg3_1,(2));
}

// gemm_RVV_6x18_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 6] @DRAM
// )
void gemm_RVV_6x18_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(2));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(2));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(2));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(2));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(2));
C_reg1_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(2));
C_reg1_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(2));
C_reg1_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(2));
C_reg1_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(2));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4],(2));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(2));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(2));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(2));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(2));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(2));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(2));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(2));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(2));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(2));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(2));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(2));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(2));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(2));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(2));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(2));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4], C_reg3_1,(2));
}

// gemm_RVV_6x1_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 6] @DRAM
// )
void gemm_RVV_6x1_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_reg_0_0;
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
}

// gemm_RVV_6x1_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 6] @DRAM
// )
void gemm_RVV_6x1_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_reg_0_0;
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
}

// gemm_RVV_6x2_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 6] @DRAM
// )
void gemm_RVV_6x2_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(2));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
}

// gemm_RVV_6x2_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 6] @DRAM
// )
void gemm_RVV_6x2_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(2));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
}

// gemm_RVV_6x3_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 6] @DRAM
// )
void gemm_RVV_6x3_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(2));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(2));
}

// gemm_RVV_6x3_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 6] @DRAM
// )
void gemm_RVV_6x3_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(2));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(2));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(2));
}

// gemm_RVV_6x4_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 6] @DRAM
// )
void gemm_RVV_6x4_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(2));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(2));
}

// gemm_RVV_6x4_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 6] @DRAM
// )
void gemm_RVV_6x4_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(2));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(2));
}

// gemm_RVV_6x5_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 6] @DRAM
// )
void gemm_RVV_6x5_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(2));
}

// gemm_RVV_6x5_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 6] @DRAM
// )
void gemm_RVV_6x5_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(2));
}

// gemm_RVV_6x6_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 6] @DRAM
// )
void gemm_RVV_6x6_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(2));
}

// gemm_RVV_6x6_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 6] @DRAM
// )
void gemm_RVV_6x6_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(2));
}

// gemm_RVV_6x7_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 6] @DRAM
// )
void gemm_RVV_6x7_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg3_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg3_2,(2));
}

// gemm_RVV_6x7_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 6] @DRAM
// )
void gemm_RVV_6x7_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_reg3_2 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(2));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg3_2,(2));
}

// gemm_RVV_6x8_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 6] @DRAM
// )
void gemm_RVV_6x8_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_regt_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(2));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(2));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(2));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(2));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(2));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(2));
}

// gemm_RVV_6x8_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 6] @DRAM
// )
void gemm_RVV_6x8_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_regt_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_regt_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_regt_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
C_regt_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(2));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(2));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(2));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(2));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(2));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(2));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(2));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(2));
}

// gemm_RVV_6x9_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 6] @DRAM
// )
void gemm_RVV_6x9_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(2));
}

// gemm_RVV_6x9_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 6] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 6] @DRAM
// )
void gemm_RVV_6x9_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(2));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(2));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(2));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(2));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(2));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(2));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(2));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(2));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (2));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (2));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (2));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(2));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(2));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(2));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(2));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(2));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(2));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(2));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(2));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(2));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(2));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(2));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(2));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(2));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(2));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(2));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(2));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(2));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(2));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(2));
}

// gemm_RVV_7x10_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 7] @DRAM
// )
void gemm_RVV_7x10_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(3));
}

// gemm_RVV_7x10_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 7] @DRAM
// )
void gemm_RVV_7x10_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(3));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(3));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(3));
}

// gemm_RVV_7x11_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 7] @DRAM
// )
void gemm_RVV_7x11_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg3_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg3_2,(3));
}

// gemm_RVV_7x11_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 7] @DRAM
// )
void gemm_RVV_7x11_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(3));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(3));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(3));
C_reg3_2 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg3_1,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg3_2,(3));
}

// gemm_RVV_7x12_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 7] @DRAM
// )
void gemm_RVV_7x12_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(3));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(3));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(3));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(3));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(3));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(3));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(3));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(3));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(3));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(3));
}

// gemm_RVV_7x12_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 7] @DRAM
// )
void gemm_RVV_7x12_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_regt_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_regt_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_regt_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
C_regt_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(3));
C_regt_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(3));
C_regt_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(3));
C_regt_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(3));
C_regt_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(3));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(3));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(3));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(3));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(3));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(3));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(3));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(3));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(3));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(3));
}

// gemm_RVV_7x13_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 7] @DRAM
// )
void gemm_RVV_7x13_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(3));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(3));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(3));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(3));
}

// gemm_RVV_7x13_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 7] @DRAM
// )
void gemm_RVV_7x13_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(3));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(3));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(3));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(3));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(3));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(3));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(3));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(3));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(3));
}

// gemm_RVV_7x14_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 7] @DRAM
// )
void gemm_RVV_7x14_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(3));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(3));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(3));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(3));
}

// gemm_RVV_7x14_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 7] @DRAM
// )
void gemm_RVV_7x14_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(3));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(3));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(3));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(3));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(3));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(3));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(3));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(3));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(3));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(3));
}

// gemm_RVV_7x15_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 7] @DRAM
// )
void gemm_RVV_7x15_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg3_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(3));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(3));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(3));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg3_2,(3));
}

// gemm_RVV_7x15_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 7] @DRAM
// )
void gemm_RVV_7x15_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(3));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(3));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(3));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(3));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(3));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(3));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(3));
C_reg3_2 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(3));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(3));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(3));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg3_1,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg3_2,(3));
}

// gemm_RVV_7x16_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 7] @DRAM
// )
void gemm_RVV_7x16_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_regt_12;
vfloat32m1_t C_regt_13;
vfloat32m1_t C_regt_14;
vfloat32m1_t C_regt_15;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_12 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_13 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_14 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_15 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(3));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(3));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(3));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(3));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(3));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(3));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(3));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(3));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(3));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(3));
  C_regt_12 = __riscv_vfmacc_vv_f32m1(C_regt_12, A_regt, B_reg_12,(3));
  C_regt_13 = __riscv_vfmacc_vv_f32m1(C_regt_13, A_regt, B_reg_13,(3));
  C_regt_14 = __riscv_vfmacc_vv_f32m1(C_regt_14, A_regt, B_reg_14,(3));
  C_regt_15 = __riscv_vfmacc_vv_f32m1(C_regt_15, A_regt, B_reg_15,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_regt_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_regt_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_regt_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_regt_15,(3));
}

// gemm_RVV_7x16_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 7] @DRAM
// )
void gemm_RVV_7x16_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_regt_8;
vfloat32m1_t C_regt_9;
vfloat32m1_t C_regt_10;
vfloat32m1_t C_regt_11;
vfloat32m1_t C_regt_12;
vfloat32m1_t C_regt_13;
vfloat32m1_t C_regt_14;
vfloat32m1_t C_regt_15;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_regt_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_regt_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_regt_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
C_regt_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(3));
C_regt_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(3));
C_regt_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(3));
C_regt_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(3));
C_regt_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(3));
C_regt_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(3));
C_regt_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(3));
C_regt_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(3));
C_regt_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(3));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(3));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(3));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(3));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(3));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(3));
  C_regt_8 = __riscv_vfmacc_vv_f32m1(C_regt_8, A_regt, B_reg_8,(3));
  C_regt_9 = __riscv_vfmacc_vv_f32m1(C_regt_9, A_regt, B_reg_9,(3));
  C_regt_10 = __riscv_vfmacc_vv_f32m1(C_regt_10, A_regt, B_reg_10,(3));
  C_regt_11 = __riscv_vfmacc_vv_f32m1(C_regt_11, A_regt, B_reg_11,(3));
  C_regt_12 = __riscv_vfmacc_vv_f32m1(C_regt_12, A_regt, B_reg_12,(3));
  C_regt_13 = __riscv_vfmacc_vv_f32m1(C_regt_13, A_regt, B_reg_13,(3));
  C_regt_14 = __riscv_vfmacc_vv_f32m1(C_regt_14, A_regt, B_reg_14,(3));
  C_regt_15 = __riscv_vfmacc_vv_f32m1(C_regt_15, A_regt, B_reg_15,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_regt_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_regt_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_regt_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_regt_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_regt_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_regt_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_regt_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_regt_15,(3));
}

// gemm_RVV_7x17_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 7] @DRAM
// )
void gemm_RVV_7x17_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_12 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_13 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_14 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_15 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(3));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(3));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(3));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(3));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(3));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(3));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(3));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(3));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(3));
}

// gemm_RVV_7x17_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 7] @DRAM
// )
void gemm_RVV_7x17_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(3));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(3));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(3));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(3));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(3));
C_reg1_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(3));
C_reg1_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(3));
C_reg1_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(3));
C_reg1_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(3));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(3));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(3));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(3));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(3));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(3));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(3));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(3));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(3));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(3));
}

// gemm_RVV_7x18_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 7] @DRAM
// )
void gemm_RVV_7x18_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_8 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_9 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_10 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_11 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_12 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_13 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_14 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_15 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(3));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(3));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(3));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(3));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(3));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(3));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(3));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(3));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4], C_reg3_1,(3));
}

// gemm_RVV_7x18_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 7] @DRAM
// )
void gemm_RVV_7x18_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg1_8;
vfloat32m1_t C_reg1_9;
vfloat32m1_t C_reg1_10;
vfloat32m1_t C_reg1_11;
vfloat32m1_t C_reg1_12;
vfloat32m1_t C_reg1_13;
vfloat32m1_t C_reg1_14;
vfloat32m1_t C_reg1_15;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(3));
C_reg1_8 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(3));
C_reg1_9 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(3));
C_reg1_10 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(3));
C_reg1_11 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(3));
C_reg1_12 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(3));
C_reg1_13 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(3));
C_reg1_14 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(3));
C_reg1_15 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(3));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4],(3));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg1_8 = __riscv_vfmacc_vv_f32m1(C_reg1_8, A_reg1, B_reg_8,(3));
  C_reg1_9 = __riscv_vfmacc_vv_f32m1(C_reg1_9, A_reg1, B_reg_9,(3));
  C_reg1_10 = __riscv_vfmacc_vv_f32m1(C_reg1_10, A_reg1, B_reg_10,(3));
  C_reg1_11 = __riscv_vfmacc_vv_f32m1(C_reg1_11, A_reg1, B_reg_11,(3));
  C_reg1_12 = __riscv_vfmacc_vv_f32m1(C_reg1_12, A_reg1, B_reg_12,(3));
  C_reg1_13 = __riscv_vfmacc_vv_f32m1(C_reg1_13, A_reg1, B_reg_13,(3));
  C_reg1_14 = __riscv_vfmacc_vv_f32m1(C_reg1_14, A_reg1, B_reg_14,(3));
  C_reg1_15 = __riscv_vfmacc_vv_f32m1(C_reg1_15, A_reg1, B_reg_15,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg1_8,(3));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg1_9,(3));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg1_10,(3));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg1_11,(3));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg1_12,(3));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg1_13,(3));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg1_14,(3));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg1_15,(3));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4], C_reg3_1,(3));
}

// gemm_RVV_7x1_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 7] @DRAM
// )
void gemm_RVV_7x1_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_reg_0_0;
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
}

// gemm_RVV_7x1_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 7] @DRAM
// )
void gemm_RVV_7x1_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_reg_0_0;
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
}

// gemm_RVV_7x2_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 7] @DRAM
// )
void gemm_RVV_7x2_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(3));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
}

// gemm_RVV_7x2_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 7] @DRAM
// )
void gemm_RVV_7x2_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(3));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
}

// gemm_RVV_7x3_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 7] @DRAM
// )
void gemm_RVV_7x3_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(3));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(3));
}

// gemm_RVV_7x3_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 7] @DRAM
// )
void gemm_RVV_7x3_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(3));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(3));
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(3));
}

// gemm_RVV_7x4_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 7] @DRAM
// )
void gemm_RVV_7x4_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(3));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(3));
}

// gemm_RVV_7x4_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 7] @DRAM
// )
void gemm_RVV_7x4_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(3));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(3));
}

// gemm_RVV_7x5_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 7] @DRAM
// )
void gemm_RVV_7x5_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(3));
}

// gemm_RVV_7x5_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 7] @DRAM
// )
void gemm_RVV_7x5_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(3));
}

// gemm_RVV_7x6_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 7] @DRAM
// )
void gemm_RVV_7x6_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(3));
}

// gemm_RVV_7x6_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 7] @DRAM
// )
void gemm_RVV_7x6_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(3));
}

// gemm_RVV_7x7_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 7] @DRAM
// )
void gemm_RVV_7x7_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg3_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg3_2,(3));
}

// gemm_RVV_7x7_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 7] @DRAM
// )
void gemm_RVV_7x7_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg3_0;
vfloat32m1_t C_reg3_1;
vfloat32m1_t C_reg3_2;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_reg3_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_reg3_2 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
  C_reg3_1 = __riscv_vfmacc_vv_f32m1(C_reg3_1, A_reg1, B_reg2_1,(3));
  C_reg3_2 = __riscv_vfmacc_vv_f32m1(C_reg3_2, A_reg1, B_reg2_2,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg3_0,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg3_1,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg3_2,(3));
}

// gemm_RVV_7x8_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 7] @DRAM
// )
void gemm_RVV_7x8_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_regt_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_regt_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(3));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(3));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(3));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(3));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(3));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(3));
}

// gemm_RVV_7x8_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 7] @DRAM
// )
void gemm_RVV_7x8_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_regt;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t C_regt_0;
vfloat32m1_t C_regt_1;
vfloat32m1_t C_regt_2;
vfloat32m1_t C_regt_3;
vfloat32m1_t C_regt_4;
vfloat32m1_t C_regt_5;
vfloat32m1_t C_regt_6;
vfloat32m1_t C_regt_7;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_regt_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_regt_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_regt_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_regt_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_regt_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_regt_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_regt_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
C_regt_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_regt = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_regt_0 = __riscv_vfmacc_vv_f32m1(C_regt_0, A_regt, B_reg_0,(3));
  C_regt_1 = __riscv_vfmacc_vv_f32m1(C_regt_1, A_regt, B_reg_1,(3));
  C_regt_2 = __riscv_vfmacc_vv_f32m1(C_regt_2, A_regt, B_reg_2,(3));
  C_regt_3 = __riscv_vfmacc_vv_f32m1(C_regt_3, A_regt, B_reg_3,(3));
  C_regt_4 = __riscv_vfmacc_vv_f32m1(C_regt_4, A_regt, B_reg_4,(3));
  C_regt_5 = __riscv_vfmacc_vv_f32m1(C_regt_5, A_regt, B_reg_5,(3));
  C_regt_6 = __riscv_vfmacc_vv_f32m1(C_regt_6, A_regt, B_reg_6,(3));
  C_regt_7 = __riscv_vfmacc_vv_f32m1(C_regt_7, A_regt, B_reg_7,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_regt_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_regt_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_regt_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_regt_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_regt_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_regt_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_regt_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_regt_7,(3));
}

// gemm_RVV_7x9_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 7] @DRAM
// )
void gemm_RVV_7x9_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_2 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_3 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_4 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_5 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_6 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg1_7 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(3));
}

// gemm_RVV_7x9_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 7] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 7] @DRAM
// )
void gemm_RVV_7x9_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t A_reg1;
vfloat32m1_t A_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg1_0;
vfloat32m1_t C_reg1_1;
vfloat32m1_t C_reg1_2;
vfloat32m1_t C_reg1_3;
vfloat32m1_t C_reg1_4;
vfloat32m1_t C_reg1_5;
vfloat32m1_t C_reg1_6;
vfloat32m1_t C_reg1_7;
vfloat32m1_t C_reg3_0;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg1_0 = __riscv_vle32_v_f32m1(&C.data[4],(3));
C_reg1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(3));
C_reg1_2 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(3));
C_reg1_3 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(3));
C_reg1_4 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(3));
C_reg1_5 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(3));
C_reg1_6 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(3));
C_reg1_7 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(3));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg3_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (3));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (3));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (3));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(3));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg1_0 = __riscv_vfmacc_vv_f32m1(C_reg1_0, A_reg1, B_reg_0,(3));
  C_reg1_1 = __riscv_vfmacc_vv_f32m1(C_reg1_1, A_reg1, B_reg_1,(3));
  C_reg1_2 = __riscv_vfmacc_vv_f32m1(C_reg1_2, A_reg1, B_reg_2,(3));
  C_reg1_3 = __riscv_vfmacc_vv_f32m1(C_reg1_3, A_reg1, B_reg_3,(3));
  C_reg1_4 = __riscv_vfmacc_vv_f32m1(C_reg1_4, A_reg1, B_reg_4,(3));
  C_reg1_5 = __riscv_vfmacc_vv_f32m1(C_reg1_5, A_reg1, B_reg_5,(3));
  C_reg1_6 = __riscv_vfmacc_vv_f32m1(C_reg1_6, A_reg1, B_reg_6,(3));
  C_reg1_7 = __riscv_vfmacc_vv_f32m1(C_reg1_7, A_reg1, B_reg_7,(3));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg3_0 = __riscv_vfmacc_vv_f32m1(C_reg3_0, A_reg1, B_reg2_0,(3));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg1_0,(3));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg1_1,(3));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg1_2,(3));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg1_3,(3));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg1_4,(3));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg1_5,(3));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg1_6,(3));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg1_7,(3));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg3_0,(3));
}

// gemm_RVV_8x10_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 8] @DRAM
// )
void gemm_RVV_8x10_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg2_1_1,(4));
}

// gemm_RVV_8x10_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][10, 8] @DRAM
// )
void gemm_RVV_8x10_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_4_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_5_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_6_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_7_1 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(4));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg2_0_1 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg2_1_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg2_1_1,(4));
}

// gemm_RVV_8x11_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 8] @DRAM
// )
void gemm_RVV_8x11_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg2_2_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg2_2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_2_1, A_reg_1, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg2_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg2_2_1,(4));
}

// gemm_RVV_8x11_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][11, 8] @DRAM
// )
void gemm_RVV_8x11_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg2_2_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_4_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_5_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_6_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_7_1 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(4));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg2_0_1 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg2_1_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg2_2_1 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg2_2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_2_1, A_reg_1, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg2_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg2_2_1,(4));
}

// gemm_RVV_8x12_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 8] @DRAM
// )
void gemm_RVV_8x12_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
}

// gemm_RVV_8x12_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][12, 8] @DRAM
// )
void gemm_RVV_8x12_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_4_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_5_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_6_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_7_1 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_8_1 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_9_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_10_1 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_11_1 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
}

// gemm_RVV_8x13_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 8] @DRAM
// )
void gemm_RVV_8x13_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg2_0_1,(4));
}

// gemm_RVV_8x13_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][13, 8] @DRAM
// )
void gemm_RVV_8x13_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_4_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_5_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_6_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_7_1 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_8_1 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_9_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_10_1 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_11_1 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(4));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg2_0_1 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg2_0_1,(4));
}

// gemm_RVV_8x14_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 8] @DRAM
// )
void gemm_RVV_8x14_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg2_1_1,(4));
}

// gemm_RVV_8x14_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][14, 8] @DRAM
// )
void gemm_RVV_8x14_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_4_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_5_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_6_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_7_1 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_8_1 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_9_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_10_1 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_11_1 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(4));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg2_0_1 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg2_1_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg2_1_1,(4));
}

// gemm_RVV_8x15_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 8] @DRAM
// )
void gemm_RVV_8x15_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg2_2_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg2_2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_2_1, A_reg_1, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg2_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg2_2_1,(4));
}

// gemm_RVV_8x15_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][15, 8] @DRAM
// )
void gemm_RVV_8x15_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg2_2_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_4_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_5_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_6_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_7_1 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_8_1 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_9_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_10_1 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_11_1 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(4));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg2_0_1 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg2_1_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg2_2_1 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg2_2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_2_1, A_reg_1, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg2_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg2_2_1,(4));
}

// gemm_RVV_8x16_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 8] @DRAM
// )
void gemm_RVV_8x16_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_12_1;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_13_1;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_14_1;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg_15_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_12_1 = __riscv_vfmacc_vv_f32m1(C_reg_12_1, A_reg_1, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_13_1 = __riscv_vfmacc_vv_f32m1(C_reg_13_1, A_reg_1, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_14_1 = __riscv_vfmacc_vv_f32m1(C_reg_14_1, A_reg_1, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg_15_1 = __riscv_vfmacc_vv_f32m1(C_reg_15_1, A_reg_1, B_reg_15,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg_12_1,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg_13_1,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg_14_1,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg_15_1,(4));
}

// gemm_RVV_8x16_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][16, 8] @DRAM
// )
void gemm_RVV_8x16_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_12_1;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_13_1;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_14_1;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg_15_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_4_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_5_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_6_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_7_1 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_8_1 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_9_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_10_1 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_11_1 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_12_1 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_13_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_14_1 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_reg_15_1 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_12_1 = __riscv_vfmacc_vv_f32m1(C_reg_12_1, A_reg_1, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_13_1 = __riscv_vfmacc_vv_f32m1(C_reg_13_1, A_reg_1, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_14_1 = __riscv_vfmacc_vv_f32m1(C_reg_14_1, A_reg_1, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg_15_1 = __riscv_vfmacc_vv_f32m1(C_reg_15_1, A_reg_1, B_reg_15,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg_12_1,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg_13_1,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg_14_1,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg_15_1,(4));
}

// gemm_RVV_8x17_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 8] @DRAM
// )
void gemm_RVV_8x17_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_12_1;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_13_1;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_14_1;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg_15_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_12_1 = __riscv_vfmacc_vv_f32m1(C_reg_12_1, A_reg_1, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_13_1 = __riscv_vfmacc_vv_f32m1(C_reg_13_1, A_reg_1, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_14_1 = __riscv_vfmacc_vv_f32m1(C_reg_14_1, A_reg_1, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg_15_1 = __riscv_vfmacc_vv_f32m1(C_reg_15_1, A_reg_1, B_reg_15,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg_12_1,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg_13_1,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg_14_1,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg_15_1,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg2_0_1,(4));
}

// gemm_RVV_8x17_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 17] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][17, 8] @DRAM
// )
void gemm_RVV_8x17_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_12_1;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_13_1;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_14_1;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg_15_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_4_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_5_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_6_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_7_1 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_8_1 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_9_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_10_1 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_11_1 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_12_1 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_13_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_14_1 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_reg_15_1 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(4));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(4));
C_reg2_0_1 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_12_1 = __riscv_vfmacc_vv_f32m1(C_reg_12_1, A_reg_1, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_13_1 = __riscv_vfmacc_vv_f32m1(C_reg_13_1, A_reg_1, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_14_1 = __riscv_vfmacc_vv_f32m1(C_reg_14_1, A_reg_1, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg_15_1 = __riscv_vfmacc_vv_f32m1(C_reg_15_1, A_reg_1, B_reg_15,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg_12_1,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg_13_1,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg_14_1,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg_15_1,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg2_0_1,(4));
}

// gemm_RVV_8x18_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 8] @DRAM
// )
void gemm_RVV_8x18_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_12_1;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_13_1;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_14_1;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg_15_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_8_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_9_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_10_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_11_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_12_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_13_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_14_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_15_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_12_1 = __riscv_vfmacc_vv_f32m1(C_reg_12_1, A_reg_1, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_13_1 = __riscv_vfmacc_vv_f32m1(C_reg_13_1, A_reg_1, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_14_1 = __riscv_vfmacc_vv_f32m1(C_reg_14_1, A_reg_1, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg_15_1 = __riscv_vfmacc_vv_f32m1(C_reg_15_1, A_reg_1, B_reg_15,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg_12_1,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg_13_1,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg_14_1,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg_15_1,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4], C_reg2_1_1,(4));
}

// gemm_RVV_8x18_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 18] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][18, 8] @DRAM
// )
void gemm_RVV_8x18_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg_8;
vfloat32m1_t B_reg_9;
vfloat32m1_t B_reg_10;
vfloat32m1_t B_reg_11;
vfloat32m1_t B_reg_12;
vfloat32m1_t B_reg_13;
vfloat32m1_t B_reg_14;
vfloat32m1_t B_reg_15;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg_8_0;
vfloat32m1_t C_reg_8_1;
vfloat32m1_t C_reg_9_0;
vfloat32m1_t C_reg_9_1;
vfloat32m1_t C_reg_10_0;
vfloat32m1_t C_reg_10_1;
vfloat32m1_t C_reg_11_0;
vfloat32m1_t C_reg_11_1;
vfloat32m1_t C_reg_12_0;
vfloat32m1_t C_reg_12_1;
vfloat32m1_t C_reg_13_0;
vfloat32m1_t C_reg_13_1;
vfloat32m1_t C_reg_14_0;
vfloat32m1_t C_reg_14_1;
vfloat32m1_t C_reg_15_0;
vfloat32m1_t C_reg_15_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_4_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_5_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_6_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_7_1 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(4));
C_reg_8_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg_8_1 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(4));
C_reg_9_0 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0])],(4));
C_reg_9_1 = __riscv_vle32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4],(4));
C_reg_10_0 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0])],(4));
C_reg_10_1 = __riscv_vle32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4],(4));
C_reg_11_0 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0])],(4));
C_reg_11_1 = __riscv_vle32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4],(4));
C_reg_12_0 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0])],(4));
C_reg_12_1 = __riscv_vle32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4],(4));
C_reg_13_0 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0])],(4));
C_reg_13_1 = __riscv_vle32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4],(4));
C_reg_14_0 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0])],(4));
C_reg_14_1 = __riscv_vle32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4],(4));
C_reg_15_0 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0])],(4));
C_reg_15_1 = __riscv_vle32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4],(4));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0])],(4));
C_reg2_0_1 = __riscv_vle32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0])],(4));
C_reg2_1_1 = __riscv_vle32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(4));
  B_reg_8 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_9 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_10 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_11 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 12],(4));
  B_reg_12 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_13 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_14 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_15 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 16],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg_8_0 = __riscv_vfmacc_vv_f32m1(C_reg_8_0, A_reg_0, B_reg_8,(4));
  C_reg_8_1 = __riscv_vfmacc_vv_f32m1(C_reg_8_1, A_reg_1, B_reg_8,(4));
  C_reg_9_0 = __riscv_vfmacc_vv_f32m1(C_reg_9_0, A_reg_0, B_reg_9,(4));
  C_reg_9_1 = __riscv_vfmacc_vv_f32m1(C_reg_9_1, A_reg_1, B_reg_9,(4));
  C_reg_10_0 = __riscv_vfmacc_vv_f32m1(C_reg_10_0, A_reg_0, B_reg_10,(4));
  C_reg_10_1 = __riscv_vfmacc_vv_f32m1(C_reg_10_1, A_reg_1, B_reg_10,(4));
  C_reg_11_0 = __riscv_vfmacc_vv_f32m1(C_reg_11_0, A_reg_0, B_reg_11,(4));
  C_reg_11_1 = __riscv_vfmacc_vv_f32m1(C_reg_11_1, A_reg_1, B_reg_11,(4));
  C_reg_12_0 = __riscv_vfmacc_vv_f32m1(C_reg_12_0, A_reg_0, B_reg_12,(4));
  C_reg_12_1 = __riscv_vfmacc_vv_f32m1(C_reg_12_1, A_reg_1, B_reg_12,(4));
  C_reg_13_0 = __riscv_vfmacc_vv_f32m1(C_reg_13_0, A_reg_0, B_reg_13,(4));
  C_reg_13_1 = __riscv_vfmacc_vv_f32m1(C_reg_13_1, A_reg_1, B_reg_13,(4));
  C_reg_14_0 = __riscv_vfmacc_vv_f32m1(C_reg_14_0, A_reg_0, B_reg_14,(4));
  C_reg_14_1 = __riscv_vfmacc_vv_f32m1(C_reg_14_1, A_reg_1, B_reg_14,(4));
  C_reg_15_0 = __riscv_vfmacc_vv_f32m1(C_reg_15_0, A_reg_0, B_reg_15,(4));
  C_reg_15_1 = __riscv_vfmacc_vv_f32m1(C_reg_15_1, A_reg_1, B_reg_15,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg_8_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg_8_1,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0])], C_reg_9_0,(4));
__riscv_vse32_v_f32m1(&C.data[(9) * (C.strides[0]) + 4], C_reg_9_1,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0])], C_reg_10_0,(4));
__riscv_vse32_v_f32m1(&C.data[(10) * (C.strides[0]) + 4], C_reg_10_1,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0])], C_reg_11_0,(4));
__riscv_vse32_v_f32m1(&C.data[(11) * (C.strides[0]) + 4], C_reg_11_1,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0])], C_reg_12_0,(4));
__riscv_vse32_v_f32m1(&C.data[(12) * (C.strides[0]) + 4], C_reg_12_1,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0])], C_reg_13_0,(4));
__riscv_vse32_v_f32m1(&C.data[(13) * (C.strides[0]) + 4], C_reg_13_1,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0])], C_reg_14_0,(4));
__riscv_vse32_v_f32m1(&C.data[(14) * (C.strides[0]) + 4], C_reg_14_1,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0])], C_reg_15_0,(4));
__riscv_vse32_v_f32m1(&C.data[(15) * (C.strides[0]) + 4], C_reg_15_1,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(16) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(17) * (C.strides[0]) + 4], C_reg2_1_1,(4));
}

// gemm_RVV_8x1_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 8] @DRAM
// )
void gemm_RVV_8x1_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
}

// gemm_RVV_8x1_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][1, 8] @DRAM
// )
void gemm_RVV_8x1_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
}

// gemm_RVV_8x2_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 8] @DRAM
// )
void gemm_RVV_8x2_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
}

// gemm_RVV_8x2_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][2, 8] @DRAM
// )
void gemm_RVV_8x2_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
}

// gemm_RVV_8x3_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 8] @DRAM
// )
void gemm_RVV_8x3_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
}

// gemm_RVV_8x3_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][3, 8] @DRAM
// )
void gemm_RVV_8x3_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_reg_0 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0])],(4));
  B_reg_1 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f32m1(B.data[(k) * (B.strides[0]) + 2],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
}

// gemm_RVV_8x4_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 8] @DRAM
// )
void gemm_RVV_8x4_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
}

// gemm_RVV_8x4_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][4, 8] @DRAM
// )
void gemm_RVV_8x4_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
}

// gemm_RVV_8x5_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 8] @DRAM
// )
void gemm_RVV_8x5_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg2_0_1,(4));
}

// gemm_RVV_8x5_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][5, 8] @DRAM
// )
void gemm_RVV_8x5_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg2_0_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg2_0_1,(4));
}

// gemm_RVV_8x6_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 8] @DRAM
// )
void gemm_RVV_8x6_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg2_1_1,(4));
}

// gemm_RVV_8x6_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][6, 8] @DRAM
// )
void gemm_RVV_8x6_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg2_0_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg2_1_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(2));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg2_1_1,(4));
}

// gemm_RVV_8x7_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 8] @DRAM
// )
void gemm_RVV_8x7_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg2_2_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg2_2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_2_1, A_reg_1, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg2_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg2_2_1,(4));
}

// gemm_RVV_8x7_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][7, 8] @DRAM
// )
void gemm_RVV_8x7_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_reg2_1;
vfloat32m1_t B_reg2_2;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
vfloat32m1_t C_reg2_1_0;
vfloat32m1_t C_reg2_1_1;
vfloat32m1_t C_reg2_2_0;
vfloat32m1_t C_reg2_2_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg2_0_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg2_1_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg2_1_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg2_2_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg2_2_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(3));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg2_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg2_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
  C_reg2_1_0 = __riscv_vfmacc_vv_f32m1(C_reg2_1_0, A_reg_0, B_reg2_1,(4));
  C_reg2_1_1 = __riscv_vfmacc_vv_f32m1(C_reg2_1_1, A_reg_1, B_reg2_1,(4));
  C_reg2_2_0 = __riscv_vfmacc_vv_f32m1(C_reg2_2_0, A_reg_0, B_reg2_2,(4));
  C_reg2_2_1 = __riscv_vfmacc_vv_f32m1(C_reg2_2_1, A_reg_1, B_reg2_2,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg2_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg2_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg2_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg2_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg2_2_1,(4));
}

// gemm_RVV_8x8_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 8] @DRAM
// )
void gemm_RVV_8x8_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
}

// gemm_RVV_8x8_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][8, 8] @DRAM
// )
void gemm_RVV_8x8_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_4_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_5_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_6_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_7_1 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
}

// gemm_RVV_8x9_b0_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 8] @DRAM
// )
void gemm_RVV_8x9_b0_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
C_reg_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_1_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_2_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_3_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_4_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_5_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_6_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg_7_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_0 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
C_reg2_0_1 = __riscv_vfmv_v_f_f32m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg2_0_1,(4));
}

// gemm_RVV_8x9_b1_col_fp32(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f32][KC, 8] @DRAM,
//     B : [f32][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f32][9, 8] @DRAM
// )
void gemm_RVV_8x9_b1_col_fp32( void *ctxt, int_fast32_t KC, const float* alpha, struct exo_win_2f32c A, struct exo_win_2f32c B, const float* beta, struct exo_win_2f32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat32m1_t A_reg_0;
vfloat32m1_t A_reg_1;
vfloat32m1_t B_reg_0;
vfloat32m1_t B_reg_1;
vfloat32m1_t B_reg_2;
vfloat32m1_t B_reg_3;
vfloat32m1_t B_reg_4;
vfloat32m1_t B_reg_5;
vfloat32m1_t B_reg_6;
vfloat32m1_t B_reg_7;
vfloat32m1_t B_reg2_0;
vfloat32m1_t B_tmp;
vfloat32m1_t C_reg_0_0;
vfloat32m1_t C_reg_0_1;
vfloat32m1_t C_reg_1_0;
vfloat32m1_t C_reg_1_1;
vfloat32m1_t C_reg_2_0;
vfloat32m1_t C_reg_2_1;
vfloat32m1_t C_reg_3_0;
vfloat32m1_t C_reg_3_1;
vfloat32m1_t C_reg_4_0;
vfloat32m1_t C_reg_4_1;
vfloat32m1_t C_reg_5_0;
vfloat32m1_t C_reg_5_1;
vfloat32m1_t C_reg_6_0;
vfloat32m1_t C_reg_6_1;
vfloat32m1_t C_reg_7_0;
vfloat32m1_t C_reg_7_1;
vfloat32m1_t C_reg2_0_0;
vfloat32m1_t C_reg2_0_1;
C_reg_0_0 = __riscv_vle32_v_f32m1(&C.data[0],(4));
C_reg_0_1 = __riscv_vle32_v_f32m1(&C.data[4],(4));
C_reg_1_0 = __riscv_vle32_v_f32m1(&C.data[C.strides[0]],(4));
C_reg_1_1 = __riscv_vle32_v_f32m1(&C.data[C.strides[0] + 4],(4));
C_reg_2_0 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0])],(4));
C_reg_2_1 = __riscv_vle32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4],(4));
C_reg_3_0 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0])],(4));
C_reg_3_1 = __riscv_vle32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4],(4));
C_reg_4_0 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0])],(4));
C_reg_4_1 = __riscv_vle32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4],(4));
C_reg_5_0 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0])],(4));
C_reg_5_1 = __riscv_vle32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4],(4));
C_reg_6_0 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0])],(4));
C_reg_6_1 = __riscv_vle32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4],(4));
C_reg_7_0 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0])],(4));
C_reg_7_1 = __riscv_vle32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4],(4));
C_reg2_0_0 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0])],(4));
C_reg2_0_1 = __riscv_vle32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0])],(4));
  B_reg_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_1 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_2 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_3 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 4],(4));
  B_reg_4 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  B_reg_5 = __riscv_vrgather_vx_f32m1(B_tmp, (1), (4));
  B_reg_6 = __riscv_vrgather_vx_f32m1(B_tmp, (2), (4));
  B_reg_7 = __riscv_vrgather_vx_f32m1(B_tmp, (3), (4));
  B_tmp = __riscv_vle32_v_f32m1(&B.data[(k) * (B.strides[0]) + 8],(1));
  B_reg2_0 = __riscv_vrgather_vx_f32m1(B_tmp, (0), (4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  A_reg_0 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0])],(4));
  A_reg_1 = __riscv_vle32_v_f32m1(&A.data[(k) * (A.strides[0]) + 4],(4));
  C_reg_0_0 = __riscv_vfmacc_vv_f32m1(C_reg_0_0, A_reg_0, B_reg_0,(4));
  C_reg_0_1 = __riscv_vfmacc_vv_f32m1(C_reg_0_1, A_reg_1, B_reg_0,(4));
  C_reg_1_0 = __riscv_vfmacc_vv_f32m1(C_reg_1_0, A_reg_0, B_reg_1,(4));
  C_reg_1_1 = __riscv_vfmacc_vv_f32m1(C_reg_1_1, A_reg_1, B_reg_1,(4));
  C_reg_2_0 = __riscv_vfmacc_vv_f32m1(C_reg_2_0, A_reg_0, B_reg_2,(4));
  C_reg_2_1 = __riscv_vfmacc_vv_f32m1(C_reg_2_1, A_reg_1, B_reg_2,(4));
  C_reg_3_0 = __riscv_vfmacc_vv_f32m1(C_reg_3_0, A_reg_0, B_reg_3,(4));
  C_reg_3_1 = __riscv_vfmacc_vv_f32m1(C_reg_3_1, A_reg_1, B_reg_3,(4));
  C_reg_4_0 = __riscv_vfmacc_vv_f32m1(C_reg_4_0, A_reg_0, B_reg_4,(4));
  C_reg_4_1 = __riscv_vfmacc_vv_f32m1(C_reg_4_1, A_reg_1, B_reg_4,(4));
  C_reg_5_0 = __riscv_vfmacc_vv_f32m1(C_reg_5_0, A_reg_0, B_reg_5,(4));
  C_reg_5_1 = __riscv_vfmacc_vv_f32m1(C_reg_5_1, A_reg_1, B_reg_5,(4));
  C_reg_6_0 = __riscv_vfmacc_vv_f32m1(C_reg_6_0, A_reg_0, B_reg_6,(4));
  C_reg_6_1 = __riscv_vfmacc_vv_f32m1(C_reg_6_1, A_reg_1, B_reg_6,(4));
  C_reg_7_0 = __riscv_vfmacc_vv_f32m1(C_reg_7_0, A_reg_0, B_reg_7,(4));
  C_reg_7_1 = __riscv_vfmacc_vv_f32m1(C_reg_7_1, A_reg_1, B_reg_7,(4));
  C_reg2_0_0 = __riscv_vfmacc_vv_f32m1(C_reg2_0_0, A_reg_0, B_reg2_0,(4));
  C_reg2_0_1 = __riscv_vfmacc_vv_f32m1(C_reg2_0_1, A_reg_1, B_reg2_0,(4));
}
__riscv_vse32_v_f32m1(&C.data[0], C_reg_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[4], C_reg_0_1,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0]], C_reg_1_0,(4));
__riscv_vse32_v_f32m1(&C.data[C.strides[0] + 4], C_reg_1_1,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0])], C_reg_2_0,(4));
__riscv_vse32_v_f32m1(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0])], C_reg_3_0,(4));
__riscv_vse32_v_f32m1(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0])], C_reg_4_0,(4));
__riscv_vse32_v_f32m1(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0])], C_reg_5_0,(4));
__riscv_vse32_v_f32m1(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0])], C_reg_6_0,(4));
__riscv_vse32_v_f32m1(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0])], C_reg_7_0,(4));
__riscv_vse32_v_f32m1(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0])], C_reg2_0_0,(4));
__riscv_vse32_v_f32m1(&C.data[(8) * (C.strides[0]) + 4], C_reg2_0_1,(4));
}


/* relying on the following instruction..."
rvv_broadcast_4xf32(dst,src,vl)
{dst_data} = __riscv_vfmv_v_f_f32m1({src_data},{vl});
*/

/* relying on the following instruction..."
rvv_broadcast_4xf32_0(dst,vl)
{dst_data} = __riscv_vfmv_v_f_f32m1(0.0f,{vl});
*/

/* relying on the following instruction..."
rvv_gather_4xf32(dst,src,imm,vl)
{dst_data} = __riscv_vrgather_vx_f32m1({src_data}, {imm}, {vl});
*/

/* relying on the following instruction..."
rvv_vfmacc_4xf32_4xf32(dst,lhs,rhs,vl)
{dst_data} = __riscv_vfmacc_vv_f32m1({dst_data}, {lhs_data}, {rhs_data},{vl});
*/

/* relying on the following instruction..."
rvv_vld_4xf32(dst,src,vl)
{dst_data} = __riscv_vle32_v_f32m1(&{src_data},{vl});
*/

/* relying on the following instruction..."
rvv_vst_4xf32(dst,src,vl)
__riscv_vse32_v_f32m1(&{dst_data}, {src_data},{vl});
*/
