Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : UART_TOP
Version: K-2015.06
Date   : Fri Aug  2 02:34:42 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/Ass_DFT_1/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
UART_TOP               tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
UART_TOP                               3.97e-05 1.66e-05 4.18e+05 4.74e-04 100.0
  MUX (MUX)                            3.98e-06 2.28e-07 2.36e+04 2.78e-05   5.9
  parity (parity_calc)                 3.73e-06 2.28e-06 8.81e+04 9.41e-05  19.9
  FSM (FSM_test_1)                     1.02e-05 6.02e-06 1.20e+05 1.36e-04  28.7
  serial (serializer_test_1)           6.07e-06 6.42e-06 1.61e+05 1.74e-04  36.7
  DFT_MUX_1 (DFT_MUX_0)                2.08e-06 2.02e-07 1.24e+04 1.47e-05   3.1
  DFT_MUX_0 (DFT_MUX_1)                1.36e-05 1.41e-06 1.24e+04 2.74e-05   5.8
1
