{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "05", "@timestamp": "2022-02-05T10:18:37.000037-05:00", "@year": "2022", "@month": "02"}, "ait:date-sort": {"@day": "01", "@year": "2021", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "FCT", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": "UIDB/00127/2020", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, "xocs:funding-addon-generated-timestamp": "2022-02-09T16:01:42.349840Z", "xocs:funding-text": "ACKNOWLEDGMENT This research was supported by Portuguese National Funds through the FCT - Foundation for Science and Technology, in the context of the project UIDB/00127/2020.", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Kazakhstan", "@afid": "60088747", "@country": "kaz", "city": "Almaty", "organization": {"$": "Aveiro Portugal Almaty University of Energy and Communications Named after Gumarbek Daukeev"}, "affiliation-id": {"@afid": "60088747"}, "ce:source-text": "Aveiro, Portugal / Almaty University of Energy and Communications named after Gumarbek Daukeev, Almaty, Kazakhstan"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Irbulat", "preferred-name": {"ce:given-name": "Irbulat", "ce:initials": "I.", "ce:surname": "Utepbergenov", "ce:indexed-name": "Utepbergenov I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Utepbergenov", "@auid": "55776203700", "ce:indexed-name": "Utepbergenov I."}]}, "citation-title": "Hardware Accelerators for Data Processing in High-Performance Computing Systems", "abstracts": "\u00a9 2021 IEEE.This tutorial overviews reconfigurable hardware accelerators that have been proposed for data processing in high-performance computing systems. They are based on different kinds of networks (sorting, searching, counting, etc.) and recur to iterative implementations that allow the required hardware resources to be significantly reduced almost without compromising the respective processing times. The accelerator architectures are first modelled in software and then implemented in reconfigurable hardware. The results of experiments are reported and references are given to more detailed descriptions of all the design and validation steps.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "data processing", "@xml:lang": "eng", "@original": "y"}, {"$": "hardware accelerators", "@xml:lang": "eng", "@original": "y"}, {"$": "high-performance computing systems", "@xml:lang": "eng", "@original": "y"}, {"$": "modelling in software", "@xml:lang": "eng", "@original": "y"}, {"$": "reconfigurable systems", "@xml:lang": "eng", "@original": "y"}, {"$": "searching data", "@xml:lang": "eng", "@original": "y"}, {"$": "sorting data", "@xml:lang": "eng", "@original": "y"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9620210", "@type": "email"}}, "translated-sourcetitle": {"$": "15th IEEE International Conference on Application of Information and Communication Technologies, AICT 2021", "@xml:lang": "eng"}, "@type": "p", "isbn": {"@level": "volume", "$": "9781665436403", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1 of 1"}, "confevent": {"confname": "15th IEEE International Conference on Application of Information and Communication Technologies, AICT 2021", "confnumber": "15", "confcatnumber": "CFP2156H-PRT", "confseriestitle": "IEEE International Conference on Application of Information and Communication Technologies", "conflocation": {"@country": "aze", "city": "Virtual, Online"}, "confcode": "175131", "confdate": {"enddate": {"@day": "15", "@year": "2021", "@month": "10"}, "startdate": {"@day": "13", "@year": "2021", "@month": "10"}}}}}, "sourcetitle": "15th IEEE International Conference on Application of Information and Communication Technologies, AICT 2021", "publicationdate": {"year": "2021", "date-text": {"@xfab-added": "true", "$": "2021"}}, "sourcetitle-abbrev": "IEEE Int. Conf. Appl. Inf. Commun. Technol., AICT", "@country": "usa", "issuetitle": "15th IEEE International Conference on Application of Information and Communication Technologies, AICT 2021", "publicationyear": {"@first": "2021"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "@srcid": "21101074650"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "1706"}, {"$": "1710"}, {"$": "1802"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Systems and Equipment"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "DECI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2022 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "03", "@timestamp": "BST 07:24:15", "@year": "2022", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "637113636", "@idtype": "PUI"}, {"$": "938264165", "@idtype": "CAR-ID"}, {"$": "20220511572541", "@idtype": "CPX"}, {"$": "20220397908", "@idtype": "SCOPUS"}, {"$": "85123798232", "@idtype": "SCP"}, {"$": "85123798232", "@idtype": "SGR"}], "ce:doi": "10.1109/AICT52784.2021.9620439"}}, "tail": {"bibliography": {"@refcount": "22", "reference": [{"ref-fulltext": "S. W. Aj-Haj Baddar, K. E. Batcher, Designing Sorting Networks. A New Paradigm. Springer, 2011.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks. A New Paradigm"}, "ce:source-text": "S. W. Aj-Haj Baddar, K. E. Batcher, Designing Sorting Networks. A New Paradigm. Springer, 2011."}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Data processing in the firmware systems for logic control based on search networks\", Automation and Remote Control, vol. 78, no. 1, 2017, pp. 100-112.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Data processing in the firmware systems for logic control based on search networks"}, "refd-itemidlist": {"itemid": {"$": "85011838845", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "78", "@issue": "1"}, "pagerange": {"@first": "100", "@last": "112"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Automation and Remote Control"}, "ce:source-text": "V. Sklyarov, I. Skliarova, \"Data processing in the firmware systems for logic control based on search networks\", Automation and Remote Control, vol. 78, no. 1, 2017, pp. 100-112."}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Design and implementation of counting networks, Computing\", Springer, vol. 97, no. 6, 2015, pp. 557-577.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "97", "@issue": "6"}, "pagerange": {"@first": "557", "@last": "577"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Design and Implementation of Counting Networks, Computing"}, "ce:source-text": "V. Sklyarov, I. Skliarova, \"Design and implementation of counting networks, Computing\", Springer, vol. 97, no. 6, 2015, pp. 557-577."}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, FPGA-Based Hardware Accelerators, Springer, Switzerland, 2019.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "refd-itemidlist": {"itemid": {"$": "85089239211", "@idtype": "SGR"}}, "ref-text": "Springer, Switzerland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "FPGA-Based Hardware Accelerators"}, "ce:source-text": "I. Skliarova, V. Sklyarov, FPGA-Based Hardware Accelerators, Springer, Switzerland, 2019."}, {"ref-fulltext": "I. Skliarova, \"Project-Based Learning and Evaluation in an Online Digital Design Course\", Electronics, vol. 10, no. 6, 2021.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2021"}, "ref-title": {"ref-titletext": "Project-based learning and evaluation in an online digital design course"}, "refd-itemidlist": {"itemid": {"$": "85115416226", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "10", "@issue": "6"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Electronics"}, "ce:source-text": "I. Skliarova, \"Project-Based Learning and Evaluation in an Online Digital Design Course\", Electronics, vol. 10, no. 6, 2021."}, {"ref-fulltext": "Gartner, Inc., \"Top 10 Technologies that will Drive the Future of Infrastracture and Operations\", available at https: //www. gartner. com/teamsiteanalytics/servePDFg=/imagesrv/medi a-products/pdf/TidalScale/TidalScale-1-1XYYXHBA. pdf, March 2020.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2020"}, "ref-website": {"ce:e-address": {"$": "https://www.gartner.com/teamsiteanalytics/servePDFg=/imagesrv/media-products/pdf/TidalScale/TidalScale-1-1XYYXHBA.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85123756792", "@idtype": "SGR"}}, "ref-text": "Gartner, Inc, March", "ref-sourcetitle": "Top 10 Technologies That Will Drive the Future of Infrastracture and Operations"}, "ce:source-text": "Gartner, Inc., \"Top 10 Technologies that will Drive the Future of Infrastracture and Operations\", available at https: //www. gartner. com/teamsiteanalytics/servePDFg=/imagesrv/medi a-products/pdf/TidalScale/TidalScale-1-1XYYXHBA. pdf, March 2020."}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Teaching Reconfigurable Systems: Methods, Tools, Tutorials and Projects\", IEEE Transactions on Education, vol. 48, no. 2, 2005, pp. 290-300.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "Teaching reconfigurable systems: Methods, tools, tutorials and projects"}, "refd-itemidlist": {"itemid": {"$": "20344363169", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "2"}, "pagerange": {"@first": "290", "@last": "300"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Transactions on Education"}, "ce:source-text": "V. Sklyarov, I. Skliarova, \"Teaching Reconfigurable Systems: Methods, Tools, Tutorials and Projects\", IEEE Transactions on Education, vol. 48, no. 2, 2005, pp. 290-300."}, {"ref-fulltext": "A. Adamov, A. I. Buranbaeva, S. I. Gindin, M. Glesner, I. Horton, A. Keevallik, A. D. Khomonenko, Y. G. Klyuyeva, I. Skliarova, V. Sklyarov, V. V. Yavorskiy, \"Data processing in high-performance computing systems\", invited talk, Proceedings of the 6th International Conference on BIG DATA and Advanced Analytics-BIG DATA'2020, Minsk, Belarus, May, 2020, pp. 33-52.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2020"}, "ref-title": {"ref-titletext": "Data processing in high-performance computing systems"}, "refd-itemidlist": {"itemid": {"$": "85123792333", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "52"}}, "ref-text": "Minsk, Belarus, May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Adamov", "ce:indexed-name": "Adamov A."}, {"@seq": "2", "ce:initials": "A.I.", "@_fa": "true", "ce:surname": "Buranbaeva", "ce:indexed-name": "Buranbaeva A.I."}, {"@seq": "3", "ce:initials": "S.I.", "@_fa": "true", "ce:surname": "Gindin", "ce:indexed-name": "Gindin S.I."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Glesner", "ce:indexed-name": "Glesner M."}, {"@seq": "5", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Horton", "ce:indexed-name": "Horton I."}, {"@seq": "6", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Keevallik", "ce:indexed-name": "Keevallik A."}, {"@seq": "7", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Khomonenko", "ce:indexed-name": "Khomonenko A.D."}, {"@seq": "8", "ce:initials": "Y.G.", "@_fa": "true", "ce:surname": "Klyuyeva", "ce:indexed-name": "Klyuyeva Y.G."}, {"@seq": "9", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "10", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "11", "ce:initials": "V.V.", "@_fa": "true", "ce:surname": "Yavorskiy", "ce:indexed-name": "Yavorskiy V.V."}]}, "ref-sourcetitle": "Invited Talk, Proceedings of the 6th International Conference on BIG DATA and Advanced Analytics-BIG DATA'2020"}, "ce:source-text": "A. Adamov, A. I. Buranbaeva, S. I. Gindin, M. Glesner, I. Horton, A. Keevallik, A. D. Khomonenko, Y. G. Klyuyeva, I. Skliarova, V. Sklyarov, V. V. Yavorskiy, \"Data processing in high-performance computing systems\", invited talk, Proceedings of the 6th International Conference on BIG DATA and Advanced Analytics-BIG DATA'2020, Minsk, Belarus, May, 2020, pp. 33-52."}, {"ref-fulltext": "D. E. Knuth, The Art of Computer Programming. Sorting and Searching, 3rd ed., Massachusetts: Addison-Wesley, 2011.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "0003657590", "@idtype": "SGR"}}, "ref-text": "3rd ed., Massachusetts: Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming. Sorting and Searching"}, "ce:source-text": "D. E. Knuth, The Art of Computer Programming. Sorting and Searching, 3rd ed., Massachusetts: Addison-Wesley, 2011."}, {"ref-fulltext": "B. Parhami, \"Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters\", IEEE Transactions on Circuits and Systems-II: Express Briefs, vol. 56, no. 2, 2009, pp. 167-171.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems-II: Express Briefs"}, "ce:source-text": "B. Parhami, \"Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters\", IEEE Transactions on Circuits and Systems-II: Express Briefs, vol. 56, no. 2, 2009, pp. 167-171."}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Barkalov, L. Titarenko, Synthesis and Optimization of FPGA-Based Systems, Springer, Switzerland, 2014.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer, Switzerland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-Based Systems"}, "ce:source-text": "V. Sklyarov, I. Skliarova, A. Barkalov, L. Titarenko, Synthesis and Optimization of FPGA-Based Systems, Springer, Switzerland, 2014."}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA\", Microprocessors and Microsystems, vol. 38, no. 5, 2014, pp. 470-484.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}, "ce:source-text": "V. Sklyarov, I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA\", Microprocessors and Microsystems, vol. 38, no. 5, 2014, pp. 470-484."}, {"ref-fulltext": "M. Zuluaga, P. Milder, M. Puschel, \"Computer generation of streaming sorting networks\", Proceedings of the 49th Design Automation Conference, New York, 2012.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer generation of streaming sorting networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-text": "New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluaga", "ce:indexed-name": "Zuluaga M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proceedings of the 49th Design Automation Conference"}, "ce:source-text": "M. Zuluaga, P. Milder, M. Puschel, \"Computer generation of streaming sorting networks\", Proceedings of the 49th Design Automation Conference, New York, 2012."}, {"ref-fulltext": "M. Glesner, \"The rebirth of hardware: Open-source hardware initiatives for IoT-and MINT-based developments\", Proceeding of the 2nd International Symposium on Reconfigurable Communication-centric Systems-on-Chip-ReCoSoC'2017, Madrid, Spain, 2017.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "The rebirth of hardware: Open-source hardware initiatives for iot-and mint-based developments"}, "refd-itemidlist": {"itemid": {"$": "85123784398", "@idtype": "SGR"}}, "ref-text": "Madrid, Spain", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Glesner", "ce:indexed-name": "Glesner M."}]}, "ref-sourcetitle": "Proceeding of the 2nd International Symposium on Reconfigurable Communication-centric Systems-on-Chip-ReCoSoC'2017"}, "ce:source-text": "M. Glesner, \"The rebirth of hardware: Open-source hardware initiatives for IoT-and MINT-based developments\", Proceeding of the 2nd International Symposium on Reconfigurable Communication-centric Systems-on-Chip-ReCoSoC'2017, Madrid, Spain, 2017."}, {"ref-fulltext": "C. H. Chee, J. Jaafar, I. A. Aziz, M. H. Hasan, W. Yeoh, \"Algorithms for frequent itemset mining: A literature review\", Artificial Intelligence Review, vol. 52, 2019, pp. 2603-2621.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "Algorithms for frequent itemset mining: A literature review"}, "refd-itemidlist": {"itemid": {"$": "85044354882", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "52"}, "pagerange": {"@first": "2603", "@last": "2621"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.H.", "@_fa": "true", "ce:surname": "Chee", "ce:indexed-name": "Chee C.H."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Jaafar", "ce:indexed-name": "Jaafar J."}, {"@seq": "3", "ce:initials": "I.A.", "@_fa": "true", "ce:surname": "Aziz", "ce:indexed-name": "Aziz I.A."}, {"@seq": "4", "ce:initials": "M.H.", "@_fa": "true", "ce:surname": "Hasan", "ce:indexed-name": "Hasan M.H."}, {"@seq": "5", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Yeoh", "ce:indexed-name": "Yeoh W."}]}, "ref-sourcetitle": "Artificial Intelligence Review"}, "ce:source-text": "C. H. Chee, J. Jaafar, I. A. Aziz, M. H. Hasan, W. Yeoh, \"Algorithms for frequent itemset mining: A literature review\", Artificial Intelligence Review, vol. 52, 2019, pp. 2603-2621."}, {"ref-fulltext": "B. Parhami, \"Computer architecture for big data\", in Encyclopedia of Big Data Technologies, S. Sakr, A. Zomaya (eds.), Springer, 2018.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "Computer architecture for big data"}, "refd-itemidlist": {"itemid": {"$": "85066939409", "@idtype": "SGR"}}, "ref-text": "S. Sakr, A. Zomaya (eds.), Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "Encyclopedia of Big Data Technologies"}, "ce:source-text": "B. Parhami, \"Computer architecture for big data\", in Encyclopedia of Big Data Technologies, S. Sakr, A. Zomaya (eds.), Springer, 2018."}, {"ref-fulltext": "G. Beliakov, M. Johnstone, S. Nahavandi, \"Computing of high breakdown regression estimators without sorting on graphics processing units\", Computing, vol. 94, no. 5, 2012, pp. 433-447.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computing of high breakdown regression estimators without sorting on graphics processing units"}, "refd-itemidlist": {"itemid": {"$": "84861696059", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "94", "@issue": "5"}, "pagerange": {"@first": "433", "@last": "447"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Beliakov", "ce:indexed-name": "Beliakov G."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Johnstone", "ce:indexed-name": "Johnstone M."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Nahavandi", "ce:indexed-name": "Nahavandi S."}]}, "ref-sourcetitle": "Computing"}, "ce:source-text": "G. Beliakov, M. Johnstone, S. Nahavandi, \"Computing of high breakdown regression estimators without sorting on graphics processing units\", Computing, vol. 94, no. 5, 2012, pp. 433-447."}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, I. Utepbergenov, A. Akhmediyarova, \"Hardware Accelerators for Information Processing in High-Performance Computing Systems\", International Journal of Innovative Computing, Information and Control, vol. 15, no. 1, 2019, pp. 321-335.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "Hardware accelerators for information processing in high-performance computing systems"}, "refd-itemidlist": {"itemid": {"$": "85060436269", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "15", "@issue": "1"}, "pagerange": {"@first": "321", "@last": "335"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Utepbergenov", "ce:indexed-name": "Utepbergenov I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Akhmediyarova", "ce:indexed-name": "Akhmediyarova A."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}, "ce:source-text": "V. Sklyarov, I. Skliarova, I. Utepbergenov, A. Akhmediyarova, \"Hardware Accelerators for Information Processing in High-Performance Computing Systems\", International Journal of Innovative Computing, Information and Control, vol. 15, no. 1, 2019, pp. 321-335."}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Digital Design: Best Practices and Future Trends\", invited talk, Proceedings of the 15th Biennial Baltic Electronics Conference-BEC'2016, Tallinn, Estonia, October 2016, pp. 7-16.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Digital design: Best practices and future trends"}, "refd-itemidlist": {"itemid": {"$": "85002489691", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "7", "@last": "16"}}, "ref-text": "invited talk, Tallinn, Estonia, October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the 15th Biennial Baltic Electronics Conference-BEC'2016"}, "ce:source-text": "V. Sklyarov, I. Skliarova, \"Digital Design: Best Practices and Future Trends\", invited talk, Proceedings of the 15th Biennial Baltic Electronics Conference-BEC'2016, Tallinn, Estonia, October 2016, pp. 7-16."}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, C. Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip, TUT Press, 2014.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on-Chip"}, "ce:source-text": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, C. Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip, TUT Press, 2014."}, {"ref-fulltext": "J. Silva, V. Sklyarov, I. Skliarova, \"Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip\", IEEE Embedded Systems Letters, vol. 7, no. 1, 2015, pp. 31-34.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of on-chip communications in zynq-7000 all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}, "ce:source-text": "J. Silva, V. Sklyarov, I. Skliarova, \"Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip\", IEEE Embedded Systems Letters, vol. 7, no. 1, 2015, pp. 31-34."}, {"ref-fulltext": "A. Rjabov, Network-Based Hardware Accelerators for Parallel Data Processing, Ph. D. Thesis, Tallinn, 2017.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "refd-itemidlist": {"itemid": {"$": "85123769763", "@idtype": "SGR"}}, "ref-text": "Ph. D. Thesis, Tallinn", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}]}, "ref-sourcetitle": "Network-Based Hardware Accelerators for Parallel Data Processing"}, "ce:source-text": "A. Rjabov, Network-Based Hardware Accelerators for Parallel Data Processing, Ph. D. Thesis, Tallinn, 2017."}]}}}}, "affiliation": {"affiliation-city": "Almaty", "@id": "60088747", "affilname": "Almaty University of Power Engineering and Telecommunications", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60088747", "affiliation-country": "Kazakhstan"}, "coredata": {"srctype": "p", "eid": "2-s2.0-85123798232", "dc:description": "\u00a9 2021 IEEE.This tutorial overviews reconfigurable hardware accelerators that have been proposed for data processing in high-performance computing systems. They are based on different kinds of networks (sorting, searching, counting, etc.) and recur to iterative implementations that allow the required hardware resources to be significantly reduced almost without compromising the respective processing times. The accelerator architectures are first modelled in software and then implemented in reconfigurable hardware. The results of experiments are reported and references are given to more detailed descriptions of all the design and validation steps.", "prism:coverDate": "2021-01-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85123798232", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60088747", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60088747"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85123798232"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85123798232&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85123798232&origin=inward"}], "prism:isbn": "9781665436403", "prism:publicationName": "15th IEEE International Conference on Application of Information and Communication Technologies, AICT 2021", "source-id": "21101074650", "citedby-count": "0", "subtype": "cp", "dc:title": "Hardware Accelerators for Data Processing in High-Performance Computing Systems", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/AICT52784.2021.9620439", "dc:identifier": "SCOPUS_ID:85123798232", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Accelerator architectures", "@weight": "b", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "b", "@candidate": "n"}, {"$": "Hardware resources", "@weight": "b", "@candidate": "n"}, {"$": "High performance computing systems", "@weight": "b", "@candidate": "n"}, {"$": "Modeling in software", "@weight": "b", "@candidate": "n"}, {"$": "Processing time", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable-systems", "@weight": "b", "@candidate": "n"}, {"$": "Searching data", "@weight": "b", "@candidate": "n"}, {"$": "Sorting data", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "data processing"}, {"@_fa": "true", "$": "hardware accelerators"}, {"@_fa": "true", "$": "high-performance computing systems"}, {"@_fa": "true", "$": "modelling in software"}, {"@_fa": "true", "$": "reconfigurable systems"}, {"@_fa": "true", "$": "searching data"}, {"@_fa": "true", "$": "sorting data"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Information Systems and Management", "@code": "1802", "@abbrev": "DECI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60088747", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60088747"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60088747", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60088747"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Irbulat", "preferred-name": {"ce:given-name": "Irbulat", "ce:initials": "I.", "ce:surname": "Utepbergenov", "ce:indexed-name": "Utepbergenov I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60088747", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60088747"}, "ce:surname": "Utepbergenov", "@auid": "55776203700", "author-url": "https://api.elsevier.com/content/author/author_id/55776203700", "ce:indexed-name": "Utepbergenov I."}]}}