{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 28 07:13:55 2025 " "Info: Processing started: Sat Jun 28 07:13:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 8 -1 0 } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register phase.PH_IN memory ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[11\] 170.13 MHz 5.878 ns Internal " "Info: Clock \"clk\" has Internal fmax of 170.13 MHz between source register \"phase.PH_IN\" and destination memory \"ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[11\]\" (period= 5.878 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.444 ns + Longest register memory " "Info: + Longest register to memory delay is 5.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns phase.PH_IN 1 REG LC5_16_E2 23 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC5_16_E2; Fanout = 23; REG Node = 'phase.PH_IN'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase.PH_IN } "NODE_NAME" } } { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.796 ns) 1.320 ns Selector5~0 2 COMB LC6_16_E2 32 " "Info: 2: + IC(0.380 ns) + CELL(0.796 ns) = 1.320 ns; Loc. = LC6_16_E2; Fanout = 32; COMB Node = 'Selector5~0'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { phase.PH_IN Selector5~0 } "NODE_NAME" } } { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(1.902 ns) 4.287 ns ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[11\]~mem_cell_ra 3 MEM EC8_1_E2 1 " "Info: 3: + IC(1.065 ns) + CELL(1.902 ns) = 4.287 ns; Loc. = EC8_1_E2; Fanout = 1; MEM Node = 'ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[11\]~mem_cell_ra'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { Selector5~0 ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 300 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.157 ns) 5.444 ns ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[11\] 4 MEM EC8_1_E2 1 " "Info: 4: + IC(0.000 ns) + CELL(1.157 ns) = 5.444 ns; Loc. = EC8_1_E2; Fanout = 1; MEM Node = 'ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[11\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 300 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.999 ns ( 73.46 % ) " "Info: Total cell delay = 3.999 ns ( 73.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 26.54 % ) " "Info: Total interconnect delay = 1.445 ns ( 26.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { phase.PH_IN Selector5~0 ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.444 ns" { phase.PH_IN {} Selector5~0 {} ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] {} ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] {} } { 0.000ns 0.380ns 1.065ns 0.000ns } { 0.144ns 0.796ns 1.902ns 1.157ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.402 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_R6 193 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_R6; Fanout = 193; CLK Node = 'clk'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.710 ns) 2.402 ns ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[11\] 2 MEM EC8_1_E2 1 " "Info: 2: + IC(0.402 ns) + CELL(0.710 ns) = 2.402 ns; Loc. = EC8_1_E2; Fanout = 1; MEM Node = 'ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[11\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { clk ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 300 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.26 % ) " "Info: Total cell delay = 2.000 ns ( 83.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.402 ns ( 16.74 % ) " "Info: Total interconnect delay = 0.402 ns ( 16.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { clk ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { clk {} clk~out0 {} ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] {} } { 0.000ns 0.000ns 0.402ns } { 0.000ns 1.290ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_R6 193 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_R6; Fanout = 193; CLK Node = 'clk'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns phase.PH_IN 2 REG LC5_16_E2 23 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC5_16_E2; Fanout = 23; REG Node = 'phase.PH_IN'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clk phase.PH_IN } "NODE_NAME" } } { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk phase.PH_IN } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} phase.PH_IN {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { clk ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { clk {} clk~out0 {} ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] {} } { 0.000ns 0.000ns 0.402ns } { 0.000ns 1.290ns 0.710ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk phase.PH_IN } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} phase.PH_IN {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns + " "Info: + Micro clock to output delay of source is 0.299 ns" {  } { { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.110 ns + " "Info: + Micro setup delay of destination is 0.110 ns" {  } { { "altdpram.tdf" "" { Text "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 300 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { phase.PH_IN Selector5~0 ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.444 ns" { phase.PH_IN {} Selector5~0 {} ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] {} ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] {} } { 0.000ns 0.380ns 1.065ns 0.000ns } { 0.144ns 0.796ns 1.902ns 1.157ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { clk ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { clk {} clk~out0 {} ram_dp_optimized:ram_inst|altdpram:mem_rtl_0|segment[0][11] {} } { 0.000ns 0.000ns 0.402ns } { 0.000ns 1.290ns 0.710ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk phase.PH_IN } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} phase.PH_IN {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_buffer:input_buffer_inst\|ram_addr\[1\] adc_valid clk 5.908 ns register " "Info: tsu for register \"input_buffer:input_buffer_inst\|ram_addr\[1\]\" (data pin = \"adc_valid\", clock pin = \"clk\") is 5.908 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.175 ns + Longest pin register " "Info: + Longest pin to register delay is 8.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.640 ns) 1.640 ns adc_valid 1 PIN PIN_G21 7 " "Info: 1: + IC(0.000 ns) + CELL(1.640 ns) = 1.640 ns; Loc. = PIN_G21; Fanout = 7; PIN Node = 'adc_valid'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_valid } "NODE_NAME" } } { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.148 ns) + CELL(0.796 ns) 6.584 ns input_buffer:input_buffer_inst\|ram_dout\[0\]~16 2 COMB LC2_13_E2 20 " "Info: 2: + IC(4.148 ns) + CELL(0.796 ns) = 6.584 ns; Loc. = LC2_13_E2; Fanout = 20; COMB Node = 'input_buffer:input_buffer_inst\|ram_dout\[0\]~16'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { adc_valid input_buffer:input_buffer_inst|ram_dout[0]~16 } "NODE_NAME" } } { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.454 ns) 8.175 ns input_buffer:input_buffer_inst\|ram_addr\[1\] 3 REG LC8_15_E2 1 " "Info: 3: + IC(1.137 ns) + CELL(0.454 ns) = 8.175 ns; Loc. = LC8_15_E2; Fanout = 1; REG Node = 'input_buffer:input_buffer_inst\|ram_addr\[1\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { input_buffer:input_buffer_inst|ram_dout[0]~16 input_buffer:input_buffer_inst|ram_addr[1] } "NODE_NAME" } } { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.890 ns ( 35.35 % ) " "Info: Total cell delay = 2.890 ns ( 35.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.285 ns ( 64.65 % ) " "Info: Total interconnect delay = 5.285 ns ( 64.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.175 ns" { adc_valid input_buffer:input_buffer_inst|ram_dout[0]~16 input_buffer:input_buffer_inst|ram_addr[1] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.175 ns" { adc_valid {} adc_valid~out0 {} input_buffer:input_buffer_inst|ram_dout[0]~16 {} input_buffer:input_buffer_inst|ram_addr[1] {} } { 0.000ns 0.000ns 4.148ns 1.137ns } { 0.000ns 1.640ns 0.796ns 0.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.160 ns + " "Info: + Micro setup delay of destination is 0.160 ns" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_R6 193 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_R6; Fanout = 193; CLK Node = 'clk'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns input_buffer:input_buffer_inst\|ram_addr\[1\] 2 REG LC8_15_E2 1 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC8_15_E2; Fanout = 1; REG Node = 'input_buffer:input_buffer_inst\|ram_addr\[1\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clk input_buffer:input_buffer_inst|ram_addr[1] } "NODE_NAME" } } { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk input_buffer:input_buffer_inst|ram_addr[1] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} input_buffer:input_buffer_inst|ram_addr[1] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.175 ns" { adc_valid input_buffer:input_buffer_inst|ram_dout[0]~16 input_buffer:input_buffer_inst|ram_addr[1] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.175 ns" { adc_valid {} adc_valid~out0 {} input_buffer:input_buffer_inst|ram_dout[0]~16 {} input_buffer:input_buffer_inst|ram_addr[1] {} } { 0.000ns 0.000ns 4.148ns 1.137ns } { 0.000ns 1.640ns 0.796ns 0.454ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk input_buffer:input_buffer_inst|ram_addr[1] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} input_buffer:input_buffer_inst|ram_addr[1] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dout\[14\] output_buffer:output_buffer_inst\|dout_reg\[14\] 7.977 ns register " "Info: tco from clock \"clk\" to destination pin \"dout\[14\]\" through register \"output_buffer:output_buffer_inst\|dout_reg\[14\]\" is 7.977 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_R6 193 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_R6; Fanout = 193; CLK Node = 'clk'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns output_buffer:output_buffer_inst\|dout_reg\[14\] 2 REG LC9_8_E2 1 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC9_8_E2; Fanout = 1; REG Node = 'output_buffer:output_buffer_inst\|dout_reg\[14\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clk output_buffer:output_buffer_inst|dout_reg[14] } "NODE_NAME" } } { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk output_buffer:output_buffer_inst|dout_reg[14] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} output_buffer:output_buffer_inst|dout_reg[14] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns + " "Info: + Micro clock to output delay of source is 0.299 ns" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.251 ns + Longest register pin " "Info: + Longest register to pin delay is 5.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns output_buffer:output_buffer_inst\|dout_reg\[14\] 1 REG LC9_8_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC9_8_E2; Fanout = 1; REG Node = 'output_buffer:output_buffer_inst\|dout_reg\[14\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_buffer:output_buffer_inst|dout_reg[14] } "NODE_NAME" } } { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.697 ns) + CELL(2.410 ns) 5.251 ns dout\[14\] 2 PIN PIN_J5 0 " "Info: 2: + IC(2.697 ns) + CELL(2.410 ns) = 5.251 ns; Loc. = PIN_J5; Fanout = 0; PIN Node = 'dout\[14\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.107 ns" { output_buffer:output_buffer_inst|dout_reg[14] dout[14] } "NODE_NAME" } } { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 48.64 % ) " "Info: Total cell delay = 2.554 ns ( 48.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.697 ns ( 51.36 % ) " "Info: Total interconnect delay = 2.697 ns ( 51.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.251 ns" { output_buffer:output_buffer_inst|dout_reg[14] dout[14] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.251 ns" { output_buffer:output_buffer_inst|dout_reg[14] {} dout[14] {} } { 0.000ns 2.697ns } { 0.144ns 2.410ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk output_buffer:output_buffer_inst|dout_reg[14] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} output_buffer:output_buffer_inst|dout_reg[14] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.251 ns" { output_buffer:output_buffer_inst|dout_reg[14] dout[14] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.251 ns" { output_buffer:output_buffer_inst|dout_reg[14] {} dout[14] {} } { 0.000ns 2.697ns } { 0.144ns 2.410ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "input_buffer:input_buffer_inst\|ram_dout\[3\] rst_n clk -1.140 ns register " "Info: th for register \"input_buffer:input_buffer_inst\|ram_dout\[3\]\" (data pin = \"rst_n\", clock pin = \"clk\") is -1.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_R6 193 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_R6; Fanout = 193; CLK Node = 'clk'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns input_buffer:input_buffer_inst\|ram_dout\[3\] 2 REG LC9_12_E2 1 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC9_12_E2; Fanout = 1; REG Node = 'input_buffer:input_buffer_inst\|ram_dout\[3\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clk input_buffer:input_buffer_inst|ram_dout[3] } "NODE_NAME" } } { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk input_buffer:input_buffer_inst|ram_dout[3] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} input_buffer:input_buffer_inst|ram_dout[3] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.303 ns + " "Info: + Micro hold delay of destination is 0.303 ns" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.870 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.360 ns) 1.360 ns rst_n 1 PIN PIN_H14 62 " "Info: 1: + IC(0.000 ns) + CELL(1.360 ns) = 1.360 ns; Loc. = PIN_H14; Fanout = 62; PIN Node = 'rst_n'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.713 ns) 3.155 ns input_buffer:input_buffer_inst\|ram_dout\[0\]~16 2 COMB LC2_13_E2 20 " "Info: 2: + IC(1.082 ns) + CELL(0.713 ns) = 3.155 ns; Loc. = LC2_13_E2; Fanout = 20; COMB Node = 'input_buffer:input_buffer_inst\|ram_dout\[0\]~16'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { rst_n input_buffer:input_buffer_inst|ram_dout[0]~16 } "NODE_NAME" } } { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.454 ns) 3.870 ns input_buffer:input_buffer_inst\|ram_dout\[3\] 3 REG LC9_12_E2 1 " "Info: 3: + IC(0.261 ns) + CELL(0.454 ns) = 3.870 ns; Loc. = LC9_12_E2; Fanout = 1; REG Node = 'input_buffer:input_buffer_inst\|ram_dout\[3\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { input_buffer:input_buffer_inst|ram_dout[0]~16 input_buffer:input_buffer_inst|ram_dout[3] } "NODE_NAME" } } { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.527 ns ( 65.30 % ) " "Info: Total cell delay = 2.527 ns ( 65.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.343 ns ( 34.70 % ) " "Info: Total interconnect delay = 1.343 ns ( 34.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.870 ns" { rst_n input_buffer:input_buffer_inst|ram_dout[0]~16 input_buffer:input_buffer_inst|ram_dout[3] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.870 ns" { rst_n {} rst_n~out0 {} input_buffer:input_buffer_inst|ram_dout[0]~16 {} input_buffer:input_buffer_inst|ram_dout[3] {} } { 0.000ns 0.000ns 1.082ns 0.261ns } { 0.000ns 1.360ns 0.713ns 0.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk input_buffer:input_buffer_inst|ram_dout[3] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} input_buffer:input_buffer_inst|ram_dout[3] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.870 ns" { rst_n input_buffer:input_buffer_inst|ram_dout[0]~16 input_buffer:input_buffer_inst|ram_dout[3] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.870 ns" { rst_n {} rst_n~out0 {} input_buffer:input_buffer_inst|ram_dout[0]~16 {} input_buffer:input_buffer_inst|ram_dout[3] {} } { 0.000ns 0.000ns 1.082ns 0.261ns } { 0.000ns 1.360ns 0.713ns 0.454ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 28 07:13:56 2025 " "Info: Processing ended: Sat Jun 28 07:13:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
