<mets:mets xmlns:mets="http://www.loc.gov/METS/" xmlns:mods="http://www.loc.gov/mods/v3" xmlns:xlink="http://www.w3.org/1999/xlink">
    <mets:dmdSec ID="DMD_rub-journals_8690">
        <mets:mdWrap MIMETYPE="text/xml" MDTYPE="MODS">
            <mets:xmlData>
                <mods xmlns="http://www.loc.gov/mods/v3" version="3.7" xmlns:vl="http://visuallibrary.net/vl">
                    <titleInfo lang="eng">
                        <title>High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism</title>
                        <subTitle>Saber in Hardware</subTitle>
                    </titleInfo>
                    <name type="personal">
                        <displayForm>Sinha Roy, Sujoy</displayForm>
                        <namePart type="family">Sinha Roy</namePart>
                        <namePart type="given">Sujoy</namePart>
                        <role>
                            <roleTerm type="code" authority="marcrelator">ctb</roleTerm>
                        </role>
                    </name>
                    <name type="personal">
                        <displayForm>Basso, Andrea</displayForm>
                        <namePart type="family">Basso</namePart>
                        <namePart type="given">Andrea</namePart>
                        <role>
                            <roleTerm type="code" authority="marcrelator">ctb</roleTerm>
                        </role>
                    </name>
                    <typeOfResource>text</typeOfResource>
                    <genre authority="dini">article</genre>
                    <originInfo>
                        <dateIssued encoding="w3cdtf" keyDate="yes">2020-08-26</dateIssued>
                    </originInfo>
                    <physicalDescription>
                        <extent unit="page">24</extent>
                    </physicalDescription>
                    <abstract lang="eng">In this paper, we present an instruction set coprocessor architecture for lattice-based cryptography and implement the module lattice-based post-quantum key encapsulation mechanism (KEM) Saber as a case study. To achieve fast computation time, the architecture is fully implemented in hardware, including CCA transformations. Since polynomial multiplication plays a performance-critical role in the module and ideal lattice-based public-key cryptography, a parallel polynomial multiplier architecture is proposed that overcomes memory access bottlenecks and results in a highly parallel yet simple and easy-to-scale design. Such multipliers can compute a full multiplication in 256 cycles, but are designed to target any area/performance trade-offs. Besides optimizing polynomial multiplication, we make important design decisions and perform architectural optimizations to reduce the overall cycle counts as well as improve resource utilization. For the module dimension 3 (security comparable to AES-192), the coprocessor computes CCA key generation, encapsulation, and decapsulation in only 5,453, 6,618 and 8,034 cycles respectively, making it the fastest hardware implementation of Saber to our knowledge. On a Xilinx UltraScale+ XCZU9EG-2FFVB1156 FPGA, the entire instruction set coprocessor architecture runs at 250 MHz clock frequency and consumes 23,686 LUTs, 9,805 FFs, and 2 BRAM tiles (including 5,113 LUTs and 3,068 FFs for the Keccak core).</abstract>
                    <subject lang="ger">
                    </subject>
                    <subject lang="eng">
First argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON object                    </subject>
                    <identifier type="doi">10.13154/tches.v2020.i4.443-466</identifier>
                    <accessCondition type="use and reproduction" xlink:href="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0</accessCondition>
                    <recordInfo>
                        <recordIdentifier>rub-journals_8690</recordIdentifier>
                    </recordInfo>
                    <extension>
                        <vl:doctype>oaArticle</vl:doctype>
                    </extension>
                </mods>
            </mets:xmlData>
        </mets:mdWrap>
    </mets:dmdSec>
    <mets:fileSec>
        <mets:fileGrp USE="pdf upload">
            <mets:file MIMETYPE="application/pdf" ID="FILE0_rub-journals_8690">
                <mets:FLocat xlink:href="https://tches.iacr.org/index.php/TCHES/article/download/8690/8249" LOCTYPE="URL"/>
            </mets:file>
        </mets:fileGrp>
    </mets:fileSec>
    <mets:structMap TYPE="LOGICAL">
        <mets:div TYPE="document" ID="rub-journals_8690" DMDID="DMD_rub-journals_8690">
            <mets:fptr FILEID="FILE0_rub-journals_8690"/>
        </mets:div>
    </mets:structMap>
</mets:mets>
