set_reset_data( ACPU_GIC_GICD_CTLR, ACPU_GIC_GICD_CTLR_DEFVAL);
set_reset_data( ACPU_GIC_GICD_TYPER, ACPU_GIC_GICD_TYPER_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IIDR, ACPU_GIC_GICD_IIDR_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IGROUPR0, ACPU_GIC_GICD_IGROUPR0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IGROUPR1, ACPU_GIC_GICD_IGROUPR1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IGROUPR2, ACPU_GIC_GICD_IGROUPR2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IGROUPR3, ACPU_GIC_GICD_IGROUPR3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IGROUPR4, ACPU_GIC_GICD_IGROUPR4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IGROUPR5, ACPU_GIC_GICD_IGROUPR5_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISENABLER0, ACPU_GIC_GICD_ISENABLER0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISENABLER1, ACPU_GIC_GICD_ISENABLER1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISENABLER2, ACPU_GIC_GICD_ISENABLER2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISENABLER3, ACPU_GIC_GICD_ISENABLER3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISENABLER4, ACPU_GIC_GICD_ISENABLER4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISENABLER5, ACPU_GIC_GICD_ISENABLER5_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICENABLER0, ACPU_GIC_GICD_ICENABLER0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICENABLER1, ACPU_GIC_GICD_ICENABLER1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICENABLER2, ACPU_GIC_GICD_ICENABLER2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICENABLER3, ACPU_GIC_GICD_ICENABLER3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICENABLER4, ACPU_GIC_GICD_ICENABLER4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICENABLER5, ACPU_GIC_GICD_ICENABLER5_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISPENDR0, ACPU_GIC_GICD_ISPENDR0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISPENDR1, ACPU_GIC_GICD_ISPENDR1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISPENDR2, ACPU_GIC_GICD_ISPENDR2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISPENDR3, ACPU_GIC_GICD_ISPENDR3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISPENDR4, ACPU_GIC_GICD_ISPENDR4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISPENDR5, ACPU_GIC_GICD_ISPENDR5_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICPENDR0, ACPU_GIC_GICD_ICPENDR0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICPENDR1, ACPU_GIC_GICD_ICPENDR1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICPENDR2, ACPU_GIC_GICD_ICPENDR2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICPENDR3, ACPU_GIC_GICD_ICPENDR3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICPENDR4, ACPU_GIC_GICD_ICPENDR4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICPENDR5, ACPU_GIC_GICD_ICPENDR5_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISACTIVER0, ACPU_GIC_GICD_ISACTIVER0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISACTIVER1, ACPU_GIC_GICD_ISACTIVER1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISACTIVER2, ACPU_GIC_GICD_ISACTIVER2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISACTIVER3, ACPU_GIC_GICD_ISACTIVER3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISACTIVER4, ACPU_GIC_GICD_ISACTIVER4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ISACTIVER5, ACPU_GIC_GICD_ISACTIVER5_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICACTIVER0, ACPU_GIC_GICD_ICACTIVER0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICACTIVER1, ACPU_GIC_GICD_ICACTIVER1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICACTIVER2, ACPU_GIC_GICD_ICACTIVER2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICACTIVER3, ACPU_GIC_GICD_ICACTIVER3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICACTIVER4, ACPU_GIC_GICD_ICACTIVER4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICACTIVER5, ACPU_GIC_GICD_ICACTIVER5_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR0, ACPU_GIC_GICD_IPRIORITYR0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR1, ACPU_GIC_GICD_IPRIORITYR1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR2, ACPU_GIC_GICD_IPRIORITYR2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR3, ACPU_GIC_GICD_IPRIORITYR3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR4, ACPU_GIC_GICD_IPRIORITYR4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR5, ACPU_GIC_GICD_IPRIORITYR5_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR6, ACPU_GIC_GICD_IPRIORITYR6_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR7, ACPU_GIC_GICD_IPRIORITYR7_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR8, ACPU_GIC_GICD_IPRIORITYR8_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR9, ACPU_GIC_GICD_IPRIORITYR9_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR10, ACPU_GIC_GICD_IPRIORITYR10_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR11, ACPU_GIC_GICD_IPRIORITYR11_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR12, ACPU_GIC_GICD_IPRIORITYR12_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR13, ACPU_GIC_GICD_IPRIORITYR13_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR14, ACPU_GIC_GICD_IPRIORITYR14_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR15, ACPU_GIC_GICD_IPRIORITYR15_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR16, ACPU_GIC_GICD_IPRIORITYR16_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR17, ACPU_GIC_GICD_IPRIORITYR17_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR18, ACPU_GIC_GICD_IPRIORITYR18_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR19, ACPU_GIC_GICD_IPRIORITYR19_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR20, ACPU_GIC_GICD_IPRIORITYR20_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR21, ACPU_GIC_GICD_IPRIORITYR21_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR22, ACPU_GIC_GICD_IPRIORITYR22_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR23, ACPU_GIC_GICD_IPRIORITYR23_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR24, ACPU_GIC_GICD_IPRIORITYR24_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR25, ACPU_GIC_GICD_IPRIORITYR25_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR26, ACPU_GIC_GICD_IPRIORITYR26_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR27, ACPU_GIC_GICD_IPRIORITYR27_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR28, ACPU_GIC_GICD_IPRIORITYR28_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR29, ACPU_GIC_GICD_IPRIORITYR29_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR30, ACPU_GIC_GICD_IPRIORITYR30_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR31, ACPU_GIC_GICD_IPRIORITYR31_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR32, ACPU_GIC_GICD_IPRIORITYR32_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR33, ACPU_GIC_GICD_IPRIORITYR33_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR34, ACPU_GIC_GICD_IPRIORITYR34_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR35, ACPU_GIC_GICD_IPRIORITYR35_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR36, ACPU_GIC_GICD_IPRIORITYR36_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR37, ACPU_GIC_GICD_IPRIORITYR37_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR38, ACPU_GIC_GICD_IPRIORITYR38_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR39, ACPU_GIC_GICD_IPRIORITYR39_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR40, ACPU_GIC_GICD_IPRIORITYR40_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR41, ACPU_GIC_GICD_IPRIORITYR41_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR42, ACPU_GIC_GICD_IPRIORITYR42_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR43, ACPU_GIC_GICD_IPRIORITYR43_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR44, ACPU_GIC_GICD_IPRIORITYR44_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR45, ACPU_GIC_GICD_IPRIORITYR45_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR46, ACPU_GIC_GICD_IPRIORITYR46_DEFVAL);
set_reset_data( ACPU_GIC_GICD_IPRIORITYR47, ACPU_GIC_GICD_IPRIORITYR47_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR0, ACPU_GIC_GICD_ITARGETSR0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR1, ACPU_GIC_GICD_ITARGETSR1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR2, ACPU_GIC_GICD_ITARGETSR2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR3, ACPU_GIC_GICD_ITARGETSR3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR4, ACPU_GIC_GICD_ITARGETSR4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR5, ACPU_GIC_GICD_ITARGETSR5_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR6, ACPU_GIC_GICD_ITARGETSR6_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR7, ACPU_GIC_GICD_ITARGETSR7_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR8, ACPU_GIC_GICD_ITARGETSR8_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR9, ACPU_GIC_GICD_ITARGETSR9_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR10, ACPU_GIC_GICD_ITARGETSR10_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR11, ACPU_GIC_GICD_ITARGETSR11_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR12, ACPU_GIC_GICD_ITARGETSR12_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR13, ACPU_GIC_GICD_ITARGETSR13_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR14, ACPU_GIC_GICD_ITARGETSR14_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR15, ACPU_GIC_GICD_ITARGETSR15_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR16, ACPU_GIC_GICD_ITARGETSR16_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR17, ACPU_GIC_GICD_ITARGETSR17_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR18, ACPU_GIC_GICD_ITARGETSR18_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR19, ACPU_GIC_GICD_ITARGETSR19_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR20, ACPU_GIC_GICD_ITARGETSR20_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR21, ACPU_GIC_GICD_ITARGETSR21_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR22, ACPU_GIC_GICD_ITARGETSR22_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR23, ACPU_GIC_GICD_ITARGETSR23_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR24, ACPU_GIC_GICD_ITARGETSR24_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR25, ACPU_GIC_GICD_ITARGETSR25_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR26, ACPU_GIC_GICD_ITARGETSR26_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR27, ACPU_GIC_GICD_ITARGETSR27_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR28, ACPU_GIC_GICD_ITARGETSR28_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR29, ACPU_GIC_GICD_ITARGETSR29_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR30, ACPU_GIC_GICD_ITARGETSR30_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR31, ACPU_GIC_GICD_ITARGETSR31_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR32, ACPU_GIC_GICD_ITARGETSR32_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR33, ACPU_GIC_GICD_ITARGETSR33_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR34, ACPU_GIC_GICD_ITARGETSR34_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR35, ACPU_GIC_GICD_ITARGETSR35_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR36, ACPU_GIC_GICD_ITARGETSR36_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR37, ACPU_GIC_GICD_ITARGETSR37_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR38, ACPU_GIC_GICD_ITARGETSR38_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR39, ACPU_GIC_GICD_ITARGETSR39_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR40, ACPU_GIC_GICD_ITARGETSR40_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR41, ACPU_GIC_GICD_ITARGETSR41_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR42, ACPU_GIC_GICD_ITARGETSR42_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR43, ACPU_GIC_GICD_ITARGETSR43_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR44, ACPU_GIC_GICD_ITARGETSR44_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR45, ACPU_GIC_GICD_ITARGETSR45_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR46, ACPU_GIC_GICD_ITARGETSR46_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ITARGETSR47, ACPU_GIC_GICD_ITARGETSR47_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR0, ACPU_GIC_GICD_ICFGR0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR1, ACPU_GIC_GICD_ICFGR1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR2, ACPU_GIC_GICD_ICFGR2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR3, ACPU_GIC_GICD_ICFGR3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR4, ACPU_GIC_GICD_ICFGR4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR5, ACPU_GIC_GICD_ICFGR5_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR6, ACPU_GIC_GICD_ICFGR6_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR7, ACPU_GIC_GICD_ICFGR7_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR8, ACPU_GIC_GICD_ICFGR8_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR9, ACPU_GIC_GICD_ICFGR9_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR10, ACPU_GIC_GICD_ICFGR10_DEFVAL);
set_reset_data( ACPU_GIC_GICD_ICFGR11, ACPU_GIC_GICD_ICFGR11_DEFVAL);
set_reset_data( ACPU_GIC_GICD_PPISR, ACPU_GIC_GICD_PPISR_DEFVAL);
set_reset_data( ACPU_GIC_GICD_SPISR0, ACPU_GIC_GICD_SPISR0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_SPISR1, ACPU_GIC_GICD_SPISR1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_SPISR2, ACPU_GIC_GICD_SPISR2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_SPISR3, ACPU_GIC_GICD_SPISR3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_SPISR4, ACPU_GIC_GICD_SPISR4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_SGIR, ACPU_GIC_GICD_SGIR_DEFVAL);
set_reset_data( ACPU_GIC_GICD_CPENDSGIR0, ACPU_GIC_GICD_CPENDSGIR0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_CPENDSGIR1, ACPU_GIC_GICD_CPENDSGIR1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_CPENDSGIR2, ACPU_GIC_GICD_CPENDSGIR2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_CPENDSGIR3, ACPU_GIC_GICD_CPENDSGIR3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_SPENDSGIR0, ACPU_GIC_GICD_SPENDSGIR0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_SPENDSGIR1, ACPU_GIC_GICD_SPENDSGIR1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_SPENDSGIR2, ACPU_GIC_GICD_SPENDSGIR2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_SPENDSGIR3, ACPU_GIC_GICD_SPENDSGIR3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_PIDR4, ACPU_GIC_GICD_PIDR4_DEFVAL);
set_reset_data( ACPU_GIC_GICD_PIDR5, ACPU_GIC_GICD_PIDR5_DEFVAL);
set_reset_data( ACPU_GIC_GICD_PIDR6, ACPU_GIC_GICD_PIDR6_DEFVAL);
set_reset_data( ACPU_GIC_GICD_PIDR7, ACPU_GIC_GICD_PIDR7_DEFVAL);
set_reset_data( ACPU_GIC_GICD_PIDR0, ACPU_GIC_GICD_PIDR0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_PIDR1, ACPU_GIC_GICD_PIDR1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_PIDR2, ACPU_GIC_GICD_PIDR2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_PIDR3, ACPU_GIC_GICD_PIDR3_DEFVAL);
set_reset_data( ACPU_GIC_GICD_CIDR0, ACPU_GIC_GICD_CIDR0_DEFVAL);
set_reset_data( ACPU_GIC_GICD_CIDR1, ACPU_GIC_GICD_CIDR1_DEFVAL);
set_reset_data( ACPU_GIC_GICD_CIDR2, ACPU_GIC_GICD_CIDR2_DEFVAL);
set_reset_data( ACPU_GIC_GICD_CIDR3, ACPU_GIC_GICD_CIDR3_DEFVAL);
set_reset_data( ACPU_GIC_GICC_CTLR, ACPU_GIC_GICC_CTLR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_PMR, ACPU_GIC_GICC_PMR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_BPR, ACPU_GIC_GICC_BPR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_IAR, ACPU_GIC_GICC_IAR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_EOIR, ACPU_GIC_GICC_EOIR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_RPR, ACPU_GIC_GICC_RPR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_HPPIR, ACPU_GIC_GICC_HPPIR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_ABPR, ACPU_GIC_GICC_ABPR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_AIAR, ACPU_GIC_GICC_AIAR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_AEOIR, ACPU_GIC_GICC_AEOIR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_AHPPIR, ACPU_GIC_GICC_AHPPIR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_APR0, ACPU_GIC_GICC_APR0_DEFVAL);
set_reset_data( ACPU_GIC_GICC_NSAPR0, ACPU_GIC_GICC_NSAPR0_DEFVAL);
set_reset_data( ACPU_GIC_GICC_IIDR, ACPU_GIC_GICC_IIDR_DEFVAL);
set_reset_data( ACPU_GIC_GICC_DIR, ACPU_GIC_GICC_DIR_DEFVAL);
set_reset_data( ACPU_GIC_GICH_HCR, ACPU_GIC_GICH_HCR_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VTR, ACPU_GIC_GICH_VTR_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VMCR, ACPU_GIC_GICH_VMCR_DEFVAL);
set_reset_data( ACPU_GIC_GICH_MISR, ACPU_GIC_GICH_MISR_DEFVAL);
set_reset_data( ACPU_GIC_GICH_EISR0, ACPU_GIC_GICH_EISR0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_ELSR0, ACPU_GIC_GICH_ELSR0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_APR0, ACPU_GIC_GICH_APR0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR0, ACPU_GIC_GICH_LR0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR1, ACPU_GIC_GICH_LR1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR2, ACPU_GIC_GICH_LR2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR3, ACPU_GIC_GICH_LR3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_HCR_ALIAS0, ACPU_GIC_GICH_HCR_ALIAS0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VTR_ALIAS0, ACPU_GIC_GICH_VTR_ALIAS0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VMCR_ALIAS0, ACPU_GIC_GICH_VMCR_ALIAS0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_MISR_ALIAS0, ACPU_GIC_GICH_MISR_ALIAS0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_EISR0_ALIAS0, ACPU_GIC_GICH_EISR0_ALIAS0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_ELSR0_ALIAS0, ACPU_GIC_GICH_ELSR0_ALIAS0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_APR0_ALIAS0, ACPU_GIC_GICH_APR0_ALIAS0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR0_ALIAS0, ACPU_GIC_GICH_LR0_ALIAS0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR1_ALIAS0, ACPU_GIC_GICH_LR1_ALIAS0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR2_ALIAS0, ACPU_GIC_GICH_LR2_ALIAS0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR3_ALIAS0, ACPU_GIC_GICH_LR3_ALIAS0_DEFVAL);
set_reset_data( ACPU_GIC_GICH_HCR_ALIAS1, ACPU_GIC_GICH_HCR_ALIAS1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VTR_ALIAS1, ACPU_GIC_GICH_VTR_ALIAS1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VMCR_ALIAS1, ACPU_GIC_GICH_VMCR_ALIAS1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_MISR_ALIAS1, ACPU_GIC_GICH_MISR_ALIAS1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_EISR0_ALIAS1, ACPU_GIC_GICH_EISR0_ALIAS1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_ELSR0_ALIAS1, ACPU_GIC_GICH_ELSR0_ALIAS1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_APR0_ALIAS1, ACPU_GIC_GICH_APR0_ALIAS1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR0_ALIAS1, ACPU_GIC_GICH_LR0_ALIAS1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR1_ALIAS1, ACPU_GIC_GICH_LR1_ALIAS1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR2_ALIAS1, ACPU_GIC_GICH_LR2_ALIAS1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR3_ALIAS1, ACPU_GIC_GICH_LR3_ALIAS1_DEFVAL);
set_reset_data( ACPU_GIC_GICH_HCR_ALIAS2, ACPU_GIC_GICH_HCR_ALIAS2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VTR_ALIAS2, ACPU_GIC_GICH_VTR_ALIAS2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VMCR_ALIAS2, ACPU_GIC_GICH_VMCR_ALIAS2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_MISR_ALIAS2, ACPU_GIC_GICH_MISR_ALIAS2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_EISR0_ALIAS2, ACPU_GIC_GICH_EISR0_ALIAS2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_ELSR0_ALIAS2, ACPU_GIC_GICH_ELSR0_ALIAS2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_APR0_ALIAS2, ACPU_GIC_GICH_APR0_ALIAS2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR0_ALIAS2, ACPU_GIC_GICH_LR0_ALIAS2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR1_ALIAS2, ACPU_GIC_GICH_LR1_ALIAS2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR2_ALIAS2, ACPU_GIC_GICH_LR2_ALIAS2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR3_ALIAS2, ACPU_GIC_GICH_LR3_ALIAS2_DEFVAL);
set_reset_data( ACPU_GIC_GICH_HCR_ALIAS3, ACPU_GIC_GICH_HCR_ALIAS3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VTR_ALIAS3, ACPU_GIC_GICH_VTR_ALIAS3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VMCR_ALIAS3, ACPU_GIC_GICH_VMCR_ALIAS3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_MISR_ALIAS3, ACPU_GIC_GICH_MISR_ALIAS3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_EISR0_ALIAS3, ACPU_GIC_GICH_EISR0_ALIAS3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_ELSR0_ALIAS3, ACPU_GIC_GICH_ELSR0_ALIAS3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_APR0_ALIAS3, ACPU_GIC_GICH_APR0_ALIAS3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR0_ALIAS3, ACPU_GIC_GICH_LR0_ALIAS3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR1_ALIAS3, ACPU_GIC_GICH_LR1_ALIAS3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR2_ALIAS3, ACPU_GIC_GICH_LR2_ALIAS3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR3_ALIAS3, ACPU_GIC_GICH_LR3_ALIAS3_DEFVAL);
set_reset_data( ACPU_GIC_GICH_HCR_ALIAS4, ACPU_GIC_GICH_HCR_ALIAS4_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VTR_ALIAS4, ACPU_GIC_GICH_VTR_ALIAS4_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VMCR_ALIAS4, ACPU_GIC_GICH_VMCR_ALIAS4_DEFVAL);
set_reset_data( ACPU_GIC_GICH_MISR_ALIAS4, ACPU_GIC_GICH_MISR_ALIAS4_DEFVAL);
set_reset_data( ACPU_GIC_GICH_EISR0_ALIAS4, ACPU_GIC_GICH_EISR0_ALIAS4_DEFVAL);
set_reset_data( ACPU_GIC_GICH_ELSR0_ALIAS4, ACPU_GIC_GICH_ELSR0_ALIAS4_DEFVAL);
set_reset_data( ACPU_GIC_GICH_APR0_ALIAS4, ACPU_GIC_GICH_APR0_ALIAS4_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR0_ALIAS4, ACPU_GIC_GICH_LR0_ALIAS4_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR1_ALIAS4, ACPU_GIC_GICH_LR1_ALIAS4_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR2_ALIAS4, ACPU_GIC_GICH_LR2_ALIAS4_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR3_ALIAS4, ACPU_GIC_GICH_LR3_ALIAS4_DEFVAL);
set_reset_data( ACPU_GIC_GICH_HCR_ALIAS5, ACPU_GIC_GICH_HCR_ALIAS5_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VTR_ALIAS5, ACPU_GIC_GICH_VTR_ALIAS5_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VMCR_ALIAS5, ACPU_GIC_GICH_VMCR_ALIAS5_DEFVAL);
set_reset_data( ACPU_GIC_GICH_MISR_ALIAS5, ACPU_GIC_GICH_MISR_ALIAS5_DEFVAL);
set_reset_data( ACPU_GIC_GICH_EISR0_ALIAS5, ACPU_GIC_GICH_EISR0_ALIAS5_DEFVAL);
set_reset_data( ACPU_GIC_GICH_ELSR0_ALIAS5, ACPU_GIC_GICH_ELSR0_ALIAS5_DEFVAL);
set_reset_data( ACPU_GIC_GICH_APR0_ALIAS5, ACPU_GIC_GICH_APR0_ALIAS5_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR0_ALIAS5, ACPU_GIC_GICH_LR0_ALIAS5_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR1_ALIAS5, ACPU_GIC_GICH_LR1_ALIAS5_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR2_ALIAS5, ACPU_GIC_GICH_LR2_ALIAS5_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR3_ALIAS5, ACPU_GIC_GICH_LR3_ALIAS5_DEFVAL);
set_reset_data( ACPU_GIC_GICH_HCR_ALIAS6, ACPU_GIC_GICH_HCR_ALIAS6_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VTR_ALIAS6, ACPU_GIC_GICH_VTR_ALIAS6_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VMCR_ALIAS6, ACPU_GIC_GICH_VMCR_ALIAS6_DEFVAL);
set_reset_data( ACPU_GIC_GICH_MISR_ALIAS6, ACPU_GIC_GICH_MISR_ALIAS6_DEFVAL);
set_reset_data( ACPU_GIC_GICH_EISR0_ALIAS6, ACPU_GIC_GICH_EISR0_ALIAS6_DEFVAL);
set_reset_data( ACPU_GIC_GICH_ELSR0_ALIAS6, ACPU_GIC_GICH_ELSR0_ALIAS6_DEFVAL);
set_reset_data( ACPU_GIC_GICH_APR0_ALIAS6, ACPU_GIC_GICH_APR0_ALIAS6_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR0_ALIAS6, ACPU_GIC_GICH_LR0_ALIAS6_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR1_ALIAS6, ACPU_GIC_GICH_LR1_ALIAS6_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR2_ALIAS6, ACPU_GIC_GICH_LR2_ALIAS6_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR3_ALIAS6, ACPU_GIC_GICH_LR3_ALIAS6_DEFVAL);
set_reset_data( ACPU_GIC_GICH_HCR_ALIAS7, ACPU_GIC_GICH_HCR_ALIAS7_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VTR_ALIAS7, ACPU_GIC_GICH_VTR_ALIAS7_DEFVAL);
set_reset_data( ACPU_GIC_GICH_VMCR_ALIAS7, ACPU_GIC_GICH_VMCR_ALIAS7_DEFVAL);
set_reset_data( ACPU_GIC_GICH_MISR_ALIAS7, ACPU_GIC_GICH_MISR_ALIAS7_DEFVAL);
set_reset_data( ACPU_GIC_GICH_EISR0_ALIAS7, ACPU_GIC_GICH_EISR0_ALIAS7_DEFVAL);
set_reset_data( ACPU_GIC_GICH_ELSR0_ALIAS7, ACPU_GIC_GICH_ELSR0_ALIAS7_DEFVAL);
set_reset_data( ACPU_GIC_GICH_APR0_ALIAS7, ACPU_GIC_GICH_APR0_ALIAS7_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR0_ALIAS7, ACPU_GIC_GICH_LR0_ALIAS7_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR1_ALIAS7, ACPU_GIC_GICH_LR1_ALIAS7_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR2_ALIAS7, ACPU_GIC_GICH_LR2_ALIAS7_DEFVAL);
set_reset_data( ACPU_GIC_GICH_LR3_ALIAS7, ACPU_GIC_GICH_LR3_ALIAS7_DEFVAL);
set_reset_data( ACPU_GIC_GICV_CTLR, ACPU_GIC_GICV_CTLR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_PMR, ACPU_GIC_GICV_PMR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_BPR, ACPU_GIC_GICV_BPR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_IAR, ACPU_GIC_GICV_IAR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_EOIR, ACPU_GIC_GICV_EOIR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_RPR, ACPU_GIC_GICV_RPR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_HPPIR, ACPU_GIC_GICV_HPPIR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_ABPR, ACPU_GIC_GICV_ABPR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_AIAR, ACPU_GIC_GICV_AIAR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_AEOIR, ACPU_GIC_GICV_AEOIR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_AHPPIR, ACPU_GIC_GICV_AHPPIR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_APR0, ACPU_GIC_GICV_APR0_DEFVAL);
set_reset_data( ACPU_GIC_GICV_IIDR, ACPU_GIC_GICV_IIDR_DEFVAL);
set_reset_data( ACPU_GIC_GICV_DIR, ACPU_GIC_GICV_DIR_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_ERR_CTRL, ADMA_CH0_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_ECO, ADMA_CH0_ZDMA_CH_ECO_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_ISR, ADMA_CH0_ZDMA_CH_ISR_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_IMR, ADMA_CH0_ZDMA_CH_IMR_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_IEN, ADMA_CH0_ZDMA_CH_IEN_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_IDS, ADMA_CH0_ZDMA_CH_IDS_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_CTRL0, ADMA_CH0_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_CTRL1, ADMA_CH0_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_FCI, ADMA_CH0_ZDMA_CH_FCI_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_STATUS, ADMA_CH0_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DATA_ATTR, ADMA_CH0_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DSCR_ATTR, ADMA_CH0_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_SRC_DSCR_WORD0, ADMA_CH0_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_SRC_DSCR_WORD1, ADMA_CH0_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_SRC_DSCR_WORD2, ADMA_CH0_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_SRC_DSCR_WORD3, ADMA_CH0_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DST_DSCR_WORD0, ADMA_CH0_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DST_DSCR_WORD1, ADMA_CH0_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DST_DSCR_WORD2, ADMA_CH0_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DST_DSCR_WORD3, ADMA_CH0_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_WR_ONLY_WORD0, ADMA_CH0_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_WR_ONLY_WORD1, ADMA_CH0_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_WR_ONLY_WORD2, ADMA_CH0_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_WR_ONLY_WORD3, ADMA_CH0_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_SRC_START_LSB, ADMA_CH0_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_SRC_START_MSB, ADMA_CH0_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DST_START_LSB, ADMA_CH0_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DST_START_MSB, ADMA_CH0_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_SRC_CUR_PYLD_LSB, ADMA_CH0_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_SRC_CUR_PYLD_MSB, ADMA_CH0_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DST_CUR_PYLD_LSB, ADMA_CH0_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DST_CUR_PYLD_MSB, ADMA_CH0_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_SRC_CUR_DSCR_LSB, ADMA_CH0_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_SRC_CUR_DSCR_MSB, ADMA_CH0_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DST_CUR_DSCR_LSB, ADMA_CH0_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DST_CUR_DSCR_MSB, ADMA_CH0_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_TOTAL_BYTE, ADMA_CH0_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_RATE_CTRL, ADMA_CH0_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_IRQ_SRC_ACCT, ADMA_CH0_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_IRQ_DST_ACCT, ADMA_CH0_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DBG0, ADMA_CH0_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_DBG1, ADMA_CH0_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( ADMA_CH0_ZDMA_CH_CTRL2, ADMA_CH0_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_ERR_CTRL, ADMA_CH1_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_ECO, ADMA_CH1_ZDMA_CH_ECO_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_ISR, ADMA_CH1_ZDMA_CH_ISR_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_IMR, ADMA_CH1_ZDMA_CH_IMR_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_IEN, ADMA_CH1_ZDMA_CH_IEN_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_IDS, ADMA_CH1_ZDMA_CH_IDS_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_CTRL0, ADMA_CH1_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_CTRL1, ADMA_CH1_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_FCI, ADMA_CH1_ZDMA_CH_FCI_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_STATUS, ADMA_CH1_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DATA_ATTR, ADMA_CH1_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DSCR_ATTR, ADMA_CH1_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_SRC_DSCR_WORD0, ADMA_CH1_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_SRC_DSCR_WORD1, ADMA_CH1_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_SRC_DSCR_WORD2, ADMA_CH1_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_SRC_DSCR_WORD3, ADMA_CH1_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DST_DSCR_WORD0, ADMA_CH1_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DST_DSCR_WORD1, ADMA_CH1_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DST_DSCR_WORD2, ADMA_CH1_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DST_DSCR_WORD3, ADMA_CH1_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_WR_ONLY_WORD0, ADMA_CH1_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_WR_ONLY_WORD1, ADMA_CH1_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_WR_ONLY_WORD2, ADMA_CH1_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_WR_ONLY_WORD3, ADMA_CH1_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_SRC_START_LSB, ADMA_CH1_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_SRC_START_MSB, ADMA_CH1_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DST_START_LSB, ADMA_CH1_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DST_START_MSB, ADMA_CH1_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_SRC_CUR_PYLD_LSB, ADMA_CH1_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_SRC_CUR_PYLD_MSB, ADMA_CH1_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DST_CUR_PYLD_LSB, ADMA_CH1_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DST_CUR_PYLD_MSB, ADMA_CH1_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_SRC_CUR_DSCR_LSB, ADMA_CH1_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_SRC_CUR_DSCR_MSB, ADMA_CH1_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DST_CUR_DSCR_LSB, ADMA_CH1_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DST_CUR_DSCR_MSB, ADMA_CH1_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_TOTAL_BYTE, ADMA_CH1_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_RATE_CTRL, ADMA_CH1_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_IRQ_SRC_ACCT, ADMA_CH1_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_IRQ_DST_ACCT, ADMA_CH1_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DBG0, ADMA_CH1_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_DBG1, ADMA_CH1_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( ADMA_CH1_ZDMA_CH_CTRL2, ADMA_CH1_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_ERR_CTRL, ADMA_CH2_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_ECO, ADMA_CH2_ZDMA_CH_ECO_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_ISR, ADMA_CH2_ZDMA_CH_ISR_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_IMR, ADMA_CH2_ZDMA_CH_IMR_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_IEN, ADMA_CH2_ZDMA_CH_IEN_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_IDS, ADMA_CH2_ZDMA_CH_IDS_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_CTRL0, ADMA_CH2_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_CTRL1, ADMA_CH2_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_FCI, ADMA_CH2_ZDMA_CH_FCI_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_STATUS, ADMA_CH2_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DATA_ATTR, ADMA_CH2_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DSCR_ATTR, ADMA_CH2_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_SRC_DSCR_WORD0, ADMA_CH2_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_SRC_DSCR_WORD1, ADMA_CH2_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_SRC_DSCR_WORD2, ADMA_CH2_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_SRC_DSCR_WORD3, ADMA_CH2_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DST_DSCR_WORD0, ADMA_CH2_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DST_DSCR_WORD1, ADMA_CH2_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DST_DSCR_WORD2, ADMA_CH2_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DST_DSCR_WORD3, ADMA_CH2_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_WR_ONLY_WORD0, ADMA_CH2_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_WR_ONLY_WORD1, ADMA_CH2_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_WR_ONLY_WORD2, ADMA_CH2_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_WR_ONLY_WORD3, ADMA_CH2_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_SRC_START_LSB, ADMA_CH2_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_SRC_START_MSB, ADMA_CH2_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DST_START_LSB, ADMA_CH2_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DST_START_MSB, ADMA_CH2_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_SRC_CUR_PYLD_LSB, ADMA_CH2_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_SRC_CUR_PYLD_MSB, ADMA_CH2_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DST_CUR_PYLD_LSB, ADMA_CH2_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DST_CUR_PYLD_MSB, ADMA_CH2_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_SRC_CUR_DSCR_LSB, ADMA_CH2_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_SRC_CUR_DSCR_MSB, ADMA_CH2_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DST_CUR_DSCR_LSB, ADMA_CH2_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DST_CUR_DSCR_MSB, ADMA_CH2_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_TOTAL_BYTE, ADMA_CH2_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_RATE_CTRL, ADMA_CH2_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_IRQ_SRC_ACCT, ADMA_CH2_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_IRQ_DST_ACCT, ADMA_CH2_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DBG0, ADMA_CH2_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_DBG1, ADMA_CH2_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( ADMA_CH2_ZDMA_CH_CTRL2, ADMA_CH2_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_ERR_CTRL, ADMA_CH3_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_ECO, ADMA_CH3_ZDMA_CH_ECO_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_ISR, ADMA_CH3_ZDMA_CH_ISR_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_IMR, ADMA_CH3_ZDMA_CH_IMR_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_IEN, ADMA_CH3_ZDMA_CH_IEN_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_IDS, ADMA_CH3_ZDMA_CH_IDS_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_CTRL0, ADMA_CH3_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_CTRL1, ADMA_CH3_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_FCI, ADMA_CH3_ZDMA_CH_FCI_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_STATUS, ADMA_CH3_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DATA_ATTR, ADMA_CH3_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DSCR_ATTR, ADMA_CH3_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_SRC_DSCR_WORD0, ADMA_CH3_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_SRC_DSCR_WORD1, ADMA_CH3_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_SRC_DSCR_WORD2, ADMA_CH3_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_SRC_DSCR_WORD3, ADMA_CH3_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DST_DSCR_WORD0, ADMA_CH3_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DST_DSCR_WORD1, ADMA_CH3_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DST_DSCR_WORD2, ADMA_CH3_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DST_DSCR_WORD3, ADMA_CH3_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_WR_ONLY_WORD0, ADMA_CH3_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_WR_ONLY_WORD1, ADMA_CH3_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_WR_ONLY_WORD2, ADMA_CH3_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_WR_ONLY_WORD3, ADMA_CH3_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_SRC_START_LSB, ADMA_CH3_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_SRC_START_MSB, ADMA_CH3_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DST_START_LSB, ADMA_CH3_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DST_START_MSB, ADMA_CH3_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_SRC_CUR_PYLD_LSB, ADMA_CH3_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_SRC_CUR_PYLD_MSB, ADMA_CH3_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DST_CUR_PYLD_LSB, ADMA_CH3_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DST_CUR_PYLD_MSB, ADMA_CH3_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_SRC_CUR_DSCR_LSB, ADMA_CH3_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_SRC_CUR_DSCR_MSB, ADMA_CH3_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DST_CUR_DSCR_LSB, ADMA_CH3_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DST_CUR_DSCR_MSB, ADMA_CH3_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_TOTAL_BYTE, ADMA_CH3_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_RATE_CTRL, ADMA_CH3_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_IRQ_SRC_ACCT, ADMA_CH3_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_IRQ_DST_ACCT, ADMA_CH3_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DBG0, ADMA_CH3_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_DBG1, ADMA_CH3_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( ADMA_CH3_ZDMA_CH_CTRL2, ADMA_CH3_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_ERR_CTRL, ADMA_CH4_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_ECO, ADMA_CH4_ZDMA_CH_ECO_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_ISR, ADMA_CH4_ZDMA_CH_ISR_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_IMR, ADMA_CH4_ZDMA_CH_IMR_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_IEN, ADMA_CH4_ZDMA_CH_IEN_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_IDS, ADMA_CH4_ZDMA_CH_IDS_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_CTRL0, ADMA_CH4_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_CTRL1, ADMA_CH4_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_FCI, ADMA_CH4_ZDMA_CH_FCI_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_STATUS, ADMA_CH4_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DATA_ATTR, ADMA_CH4_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DSCR_ATTR, ADMA_CH4_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_SRC_DSCR_WORD0, ADMA_CH4_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_SRC_DSCR_WORD1, ADMA_CH4_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_SRC_DSCR_WORD2, ADMA_CH4_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_SRC_DSCR_WORD3, ADMA_CH4_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DST_DSCR_WORD0, ADMA_CH4_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DST_DSCR_WORD1, ADMA_CH4_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DST_DSCR_WORD2, ADMA_CH4_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DST_DSCR_WORD3, ADMA_CH4_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_WR_ONLY_WORD0, ADMA_CH4_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_WR_ONLY_WORD1, ADMA_CH4_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_WR_ONLY_WORD2, ADMA_CH4_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_WR_ONLY_WORD3, ADMA_CH4_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_SRC_START_LSB, ADMA_CH4_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_SRC_START_MSB, ADMA_CH4_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DST_START_LSB, ADMA_CH4_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DST_START_MSB, ADMA_CH4_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_SRC_CUR_PYLD_LSB, ADMA_CH4_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_SRC_CUR_PYLD_MSB, ADMA_CH4_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DST_CUR_PYLD_LSB, ADMA_CH4_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DST_CUR_PYLD_MSB, ADMA_CH4_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_SRC_CUR_DSCR_LSB, ADMA_CH4_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_SRC_CUR_DSCR_MSB, ADMA_CH4_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DST_CUR_DSCR_LSB, ADMA_CH4_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DST_CUR_DSCR_MSB, ADMA_CH4_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_TOTAL_BYTE, ADMA_CH4_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_RATE_CTRL, ADMA_CH4_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_IRQ_SRC_ACCT, ADMA_CH4_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_IRQ_DST_ACCT, ADMA_CH4_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DBG0, ADMA_CH4_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_DBG1, ADMA_CH4_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( ADMA_CH4_ZDMA_CH_CTRL2, ADMA_CH4_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_ERR_CTRL, ADMA_CH5_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_ECO, ADMA_CH5_ZDMA_CH_ECO_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_ISR, ADMA_CH5_ZDMA_CH_ISR_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_IMR, ADMA_CH5_ZDMA_CH_IMR_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_IEN, ADMA_CH5_ZDMA_CH_IEN_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_IDS, ADMA_CH5_ZDMA_CH_IDS_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_CTRL0, ADMA_CH5_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_CTRL1, ADMA_CH5_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_FCI, ADMA_CH5_ZDMA_CH_FCI_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_STATUS, ADMA_CH5_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DATA_ATTR, ADMA_CH5_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DSCR_ATTR, ADMA_CH5_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_SRC_DSCR_WORD0, ADMA_CH5_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_SRC_DSCR_WORD1, ADMA_CH5_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_SRC_DSCR_WORD2, ADMA_CH5_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_SRC_DSCR_WORD3, ADMA_CH5_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DST_DSCR_WORD0, ADMA_CH5_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DST_DSCR_WORD1, ADMA_CH5_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DST_DSCR_WORD2, ADMA_CH5_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DST_DSCR_WORD3, ADMA_CH5_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_WR_ONLY_WORD0, ADMA_CH5_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_WR_ONLY_WORD1, ADMA_CH5_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_WR_ONLY_WORD2, ADMA_CH5_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_WR_ONLY_WORD3, ADMA_CH5_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_SRC_START_LSB, ADMA_CH5_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_SRC_START_MSB, ADMA_CH5_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DST_START_LSB, ADMA_CH5_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DST_START_MSB, ADMA_CH5_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_SRC_CUR_PYLD_LSB, ADMA_CH5_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_SRC_CUR_PYLD_MSB, ADMA_CH5_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DST_CUR_PYLD_LSB, ADMA_CH5_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DST_CUR_PYLD_MSB, ADMA_CH5_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_SRC_CUR_DSCR_LSB, ADMA_CH5_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_SRC_CUR_DSCR_MSB, ADMA_CH5_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DST_CUR_DSCR_LSB, ADMA_CH5_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DST_CUR_DSCR_MSB, ADMA_CH5_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_TOTAL_BYTE, ADMA_CH5_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_RATE_CTRL, ADMA_CH5_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_IRQ_SRC_ACCT, ADMA_CH5_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_IRQ_DST_ACCT, ADMA_CH5_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DBG0, ADMA_CH5_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_DBG1, ADMA_CH5_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( ADMA_CH5_ZDMA_CH_CTRL2, ADMA_CH5_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_ERR_CTRL, ADMA_CH6_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_ECO, ADMA_CH6_ZDMA_CH_ECO_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_ISR, ADMA_CH6_ZDMA_CH_ISR_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_IMR, ADMA_CH6_ZDMA_CH_IMR_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_IEN, ADMA_CH6_ZDMA_CH_IEN_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_IDS, ADMA_CH6_ZDMA_CH_IDS_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_CTRL0, ADMA_CH6_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_CTRL1, ADMA_CH6_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_FCI, ADMA_CH6_ZDMA_CH_FCI_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_STATUS, ADMA_CH6_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DATA_ATTR, ADMA_CH6_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DSCR_ATTR, ADMA_CH6_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_SRC_DSCR_WORD0, ADMA_CH6_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_SRC_DSCR_WORD1, ADMA_CH6_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_SRC_DSCR_WORD2, ADMA_CH6_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_SRC_DSCR_WORD3, ADMA_CH6_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DST_DSCR_WORD0, ADMA_CH6_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DST_DSCR_WORD1, ADMA_CH6_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DST_DSCR_WORD2, ADMA_CH6_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DST_DSCR_WORD3, ADMA_CH6_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_WR_ONLY_WORD0, ADMA_CH6_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_WR_ONLY_WORD1, ADMA_CH6_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_WR_ONLY_WORD2, ADMA_CH6_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_WR_ONLY_WORD3, ADMA_CH6_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_SRC_START_LSB, ADMA_CH6_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_SRC_START_MSB, ADMA_CH6_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DST_START_LSB, ADMA_CH6_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DST_START_MSB, ADMA_CH6_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_SRC_CUR_PYLD_LSB, ADMA_CH6_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_SRC_CUR_PYLD_MSB, ADMA_CH6_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DST_CUR_PYLD_LSB, ADMA_CH6_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DST_CUR_PYLD_MSB, ADMA_CH6_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_SRC_CUR_DSCR_LSB, ADMA_CH6_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_SRC_CUR_DSCR_MSB, ADMA_CH6_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DST_CUR_DSCR_LSB, ADMA_CH6_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DST_CUR_DSCR_MSB, ADMA_CH6_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_TOTAL_BYTE, ADMA_CH6_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_RATE_CTRL, ADMA_CH6_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_IRQ_SRC_ACCT, ADMA_CH6_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_IRQ_DST_ACCT, ADMA_CH6_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DBG0, ADMA_CH6_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_DBG1, ADMA_CH6_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( ADMA_CH6_ZDMA_CH_CTRL2, ADMA_CH6_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_ERR_CTRL, ADMA_CH7_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_ECO, ADMA_CH7_ZDMA_CH_ECO_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_ISR, ADMA_CH7_ZDMA_CH_ISR_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_IMR, ADMA_CH7_ZDMA_CH_IMR_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_IEN, ADMA_CH7_ZDMA_CH_IEN_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_IDS, ADMA_CH7_ZDMA_CH_IDS_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_CTRL0, ADMA_CH7_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_CTRL1, ADMA_CH7_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_FCI, ADMA_CH7_ZDMA_CH_FCI_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_STATUS, ADMA_CH7_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DATA_ATTR, ADMA_CH7_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DSCR_ATTR, ADMA_CH7_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_SRC_DSCR_WORD0, ADMA_CH7_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_SRC_DSCR_WORD1, ADMA_CH7_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_SRC_DSCR_WORD2, ADMA_CH7_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_SRC_DSCR_WORD3, ADMA_CH7_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DST_DSCR_WORD0, ADMA_CH7_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DST_DSCR_WORD1, ADMA_CH7_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DST_DSCR_WORD2, ADMA_CH7_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DST_DSCR_WORD3, ADMA_CH7_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_WR_ONLY_WORD0, ADMA_CH7_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_WR_ONLY_WORD1, ADMA_CH7_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_WR_ONLY_WORD2, ADMA_CH7_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_WR_ONLY_WORD3, ADMA_CH7_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_SRC_START_LSB, ADMA_CH7_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_SRC_START_MSB, ADMA_CH7_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DST_START_LSB, ADMA_CH7_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DST_START_MSB, ADMA_CH7_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_SRC_CUR_PYLD_LSB, ADMA_CH7_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_SRC_CUR_PYLD_MSB, ADMA_CH7_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DST_CUR_PYLD_LSB, ADMA_CH7_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DST_CUR_PYLD_MSB, ADMA_CH7_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_SRC_CUR_DSCR_LSB, ADMA_CH7_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_SRC_CUR_DSCR_MSB, ADMA_CH7_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DST_CUR_DSCR_LSB, ADMA_CH7_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DST_CUR_DSCR_MSB, ADMA_CH7_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_TOTAL_BYTE, ADMA_CH7_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_RATE_CTRL, ADMA_CH7_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_IRQ_SRC_ACCT, ADMA_CH7_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_IRQ_DST_ACCT, ADMA_CH7_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DBG0, ADMA_CH7_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_DBG1, ADMA_CH7_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( ADMA_CH7_ZDMA_CH_CTRL2, ADMA_CH7_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( AFIFM0_AFIFM_RDCTRL, AFIFM0_AFIFM_RDCTRL_DEFVAL);
set_reset_data( AFIFM0_AFIFM_RDISSUE, AFIFM0_AFIFM_RDISSUE_DEFVAL);
set_reset_data( AFIFM0_AFIFM_RDQOS, AFIFM0_AFIFM_RDQOS_DEFVAL);
set_reset_data( AFIFM0_AFIFM_RDFIFO, AFIFM0_AFIFM_RDFIFO_DEFVAL);
set_reset_data( AFIFM0_AFIFM_RDDEBUG, AFIFM0_AFIFM_RDDEBUG_DEFVAL);
set_reset_data( AFIFM0_AFIFM_WRCTRL, AFIFM0_AFIFM_WRCTRL_DEFVAL);
set_reset_data( AFIFM0_AFIFM_WRISSUE, AFIFM0_AFIFM_WRISSUE_DEFVAL);
set_reset_data( AFIFM0_AFIFM_WRQOS, AFIFM0_AFIFM_WRQOS_DEFVAL);
set_reset_data( AFIFM0_AFIFM_WRFIFO, AFIFM0_AFIFM_WRFIFO_DEFVAL);
set_reset_data( AFIFM0_AFIFM_WRDEBUG, AFIFM0_AFIFM_WRDEBUG_DEFVAL);
set_reset_data( AFIFM0_AFIFM_I_STS, AFIFM0_AFIFM_I_STS_DEFVAL);
set_reset_data( AFIFM0_AFIFM_I_EN, AFIFM0_AFIFM_I_EN_DEFVAL);
set_reset_data( AFIFM0_AFIFM_I_DIS, AFIFM0_AFIFM_I_DIS_DEFVAL);
set_reset_data( AFIFM0_AFIFM_TEST, AFIFM0_AFIFM_TEST_DEFVAL);
set_reset_data( AFIFM0_AFIFM_CONTROL, AFIFM0_AFIFM_CONTROL_DEFVAL);
set_reset_data( AFIFM0_AFIFM_FUTURE_ECO, AFIFM0_AFIFM_FUTURE_ECO_DEFVAL);
set_reset_data( AFIFM0_AFIFM_SAFETY_CHK, AFIFM0_AFIFM_SAFETY_CHK_DEFVAL);
set_reset_data( AFIFM1_AFIFM_RDCTRL, AFIFM1_AFIFM_RDCTRL_DEFVAL);
set_reset_data( AFIFM1_AFIFM_RDISSUE, AFIFM1_AFIFM_RDISSUE_DEFVAL);
set_reset_data( AFIFM1_AFIFM_RDQOS, AFIFM1_AFIFM_RDQOS_DEFVAL);
set_reset_data( AFIFM1_AFIFM_RDFIFO, AFIFM1_AFIFM_RDFIFO_DEFVAL);
set_reset_data( AFIFM1_AFIFM_RDDEBUG, AFIFM1_AFIFM_RDDEBUG_DEFVAL);
set_reset_data( AFIFM1_AFIFM_WRCTRL, AFIFM1_AFIFM_WRCTRL_DEFVAL);
set_reset_data( AFIFM1_AFIFM_WRISSUE, AFIFM1_AFIFM_WRISSUE_DEFVAL);
set_reset_data( AFIFM1_AFIFM_WRQOS, AFIFM1_AFIFM_WRQOS_DEFVAL);
set_reset_data( AFIFM1_AFIFM_WRFIFO, AFIFM1_AFIFM_WRFIFO_DEFVAL);
set_reset_data( AFIFM1_AFIFM_WRDEBUG, AFIFM1_AFIFM_WRDEBUG_DEFVAL);
set_reset_data( AFIFM1_AFIFM_I_STS, AFIFM1_AFIFM_I_STS_DEFVAL);
set_reset_data( AFIFM1_AFIFM_I_EN, AFIFM1_AFIFM_I_EN_DEFVAL);
set_reset_data( AFIFM1_AFIFM_I_DIS, AFIFM1_AFIFM_I_DIS_DEFVAL);
set_reset_data( AFIFM1_AFIFM_TEST, AFIFM1_AFIFM_TEST_DEFVAL);
set_reset_data( AFIFM1_AFIFM_CONTROL, AFIFM1_AFIFM_CONTROL_DEFVAL);
set_reset_data( AFIFM1_AFIFM_FUTURE_ECO, AFIFM1_AFIFM_FUTURE_ECO_DEFVAL);
set_reset_data( AFIFM1_AFIFM_SAFETY_CHK, AFIFM1_AFIFM_SAFETY_CHK_DEFVAL);
set_reset_data( AFIFM2_AFIFM_RDCTRL, AFIFM2_AFIFM_RDCTRL_DEFVAL);
set_reset_data( AFIFM2_AFIFM_RDISSUE, AFIFM2_AFIFM_RDISSUE_DEFVAL);
set_reset_data( AFIFM2_AFIFM_RDQOS, AFIFM2_AFIFM_RDQOS_DEFVAL);
set_reset_data( AFIFM2_AFIFM_RDFIFO, AFIFM2_AFIFM_RDFIFO_DEFVAL);
set_reset_data( AFIFM2_AFIFM_RDDEBUG, AFIFM2_AFIFM_RDDEBUG_DEFVAL);
set_reset_data( AFIFM2_AFIFM_WRCTRL, AFIFM2_AFIFM_WRCTRL_DEFVAL);
set_reset_data( AFIFM2_AFIFM_WRISSUE, AFIFM2_AFIFM_WRISSUE_DEFVAL);
set_reset_data( AFIFM2_AFIFM_WRQOS, AFIFM2_AFIFM_WRQOS_DEFVAL);
set_reset_data( AFIFM2_AFIFM_WRFIFO, AFIFM2_AFIFM_WRFIFO_DEFVAL);
set_reset_data( AFIFM2_AFIFM_WRDEBUG, AFIFM2_AFIFM_WRDEBUG_DEFVAL);
set_reset_data( AFIFM2_AFIFM_I_STS, AFIFM2_AFIFM_I_STS_DEFVAL);
set_reset_data( AFIFM2_AFIFM_I_EN, AFIFM2_AFIFM_I_EN_DEFVAL);
set_reset_data( AFIFM2_AFIFM_I_DIS, AFIFM2_AFIFM_I_DIS_DEFVAL);
set_reset_data( AFIFM2_AFIFM_TEST, AFIFM2_AFIFM_TEST_DEFVAL);
set_reset_data( AFIFM2_AFIFM_CONTROL, AFIFM2_AFIFM_CONTROL_DEFVAL);
set_reset_data( AFIFM2_AFIFM_FUTURE_ECO, AFIFM2_AFIFM_FUTURE_ECO_DEFVAL);
set_reset_data( AFIFM2_AFIFM_SAFETY_CHK, AFIFM2_AFIFM_SAFETY_CHK_DEFVAL);
set_reset_data( AFIFM3_AFIFM_RDCTRL, AFIFM3_AFIFM_RDCTRL_DEFVAL);
set_reset_data( AFIFM3_AFIFM_RDISSUE, AFIFM3_AFIFM_RDISSUE_DEFVAL);
set_reset_data( AFIFM3_AFIFM_RDQOS, AFIFM3_AFIFM_RDQOS_DEFVAL);
set_reset_data( AFIFM3_AFIFM_RDFIFO, AFIFM3_AFIFM_RDFIFO_DEFVAL);
set_reset_data( AFIFM3_AFIFM_RDDEBUG, AFIFM3_AFIFM_RDDEBUG_DEFVAL);
set_reset_data( AFIFM3_AFIFM_WRCTRL, AFIFM3_AFIFM_WRCTRL_DEFVAL);
set_reset_data( AFIFM3_AFIFM_WRISSUE, AFIFM3_AFIFM_WRISSUE_DEFVAL);
set_reset_data( AFIFM3_AFIFM_WRQOS, AFIFM3_AFIFM_WRQOS_DEFVAL);
set_reset_data( AFIFM3_AFIFM_WRFIFO, AFIFM3_AFIFM_WRFIFO_DEFVAL);
set_reset_data( AFIFM3_AFIFM_WRDEBUG, AFIFM3_AFIFM_WRDEBUG_DEFVAL);
set_reset_data( AFIFM3_AFIFM_I_STS, AFIFM3_AFIFM_I_STS_DEFVAL);
set_reset_data( AFIFM3_AFIFM_I_EN, AFIFM3_AFIFM_I_EN_DEFVAL);
set_reset_data( AFIFM3_AFIFM_I_DIS, AFIFM3_AFIFM_I_DIS_DEFVAL);
set_reset_data( AFIFM3_AFIFM_TEST, AFIFM3_AFIFM_TEST_DEFVAL);
set_reset_data( AFIFM3_AFIFM_CONTROL, AFIFM3_AFIFM_CONTROL_DEFVAL);
set_reset_data( AFIFM3_AFIFM_FUTURE_ECO, AFIFM3_AFIFM_FUTURE_ECO_DEFVAL);
set_reset_data( AFIFM3_AFIFM_SAFETY_CHK, AFIFM3_AFIFM_SAFETY_CHK_DEFVAL);
set_reset_data( AFIFM4_AFIFM_RDCTRL, AFIFM4_AFIFM_RDCTRL_DEFVAL);
set_reset_data( AFIFM4_AFIFM_RDISSUE, AFIFM4_AFIFM_RDISSUE_DEFVAL);
set_reset_data( AFIFM4_AFIFM_RDQOS, AFIFM4_AFIFM_RDQOS_DEFVAL);
set_reset_data( AFIFM4_AFIFM_RDFIFO, AFIFM4_AFIFM_RDFIFO_DEFVAL);
set_reset_data( AFIFM4_AFIFM_RDDEBUG, AFIFM4_AFIFM_RDDEBUG_DEFVAL);
set_reset_data( AFIFM4_AFIFM_WRCTRL, AFIFM4_AFIFM_WRCTRL_DEFVAL);
set_reset_data( AFIFM4_AFIFM_WRISSUE, AFIFM4_AFIFM_WRISSUE_DEFVAL);
set_reset_data( AFIFM4_AFIFM_WRQOS, AFIFM4_AFIFM_WRQOS_DEFVAL);
set_reset_data( AFIFM4_AFIFM_WRFIFO, AFIFM4_AFIFM_WRFIFO_DEFVAL);
set_reset_data( AFIFM4_AFIFM_WRDEBUG, AFIFM4_AFIFM_WRDEBUG_DEFVAL);
set_reset_data( AFIFM4_AFIFM_I_STS, AFIFM4_AFIFM_I_STS_DEFVAL);
set_reset_data( AFIFM4_AFIFM_I_EN, AFIFM4_AFIFM_I_EN_DEFVAL);
set_reset_data( AFIFM4_AFIFM_I_DIS, AFIFM4_AFIFM_I_DIS_DEFVAL);
set_reset_data( AFIFM4_AFIFM_TEST, AFIFM4_AFIFM_TEST_DEFVAL);
set_reset_data( AFIFM4_AFIFM_CONTROL, AFIFM4_AFIFM_CONTROL_DEFVAL);
set_reset_data( AFIFM4_AFIFM_FUTURE_ECO, AFIFM4_AFIFM_FUTURE_ECO_DEFVAL);
set_reset_data( AFIFM4_AFIFM_SAFETY_CHK, AFIFM4_AFIFM_SAFETY_CHK_DEFVAL);
set_reset_data( AFIFM5_AFIFM_RDCTRL, AFIFM5_AFIFM_RDCTRL_DEFVAL);
set_reset_data( AFIFM5_AFIFM_RDISSUE, AFIFM5_AFIFM_RDISSUE_DEFVAL);
set_reset_data( AFIFM5_AFIFM_RDQOS, AFIFM5_AFIFM_RDQOS_DEFVAL);
set_reset_data( AFIFM5_AFIFM_RDFIFO, AFIFM5_AFIFM_RDFIFO_DEFVAL);
set_reset_data( AFIFM5_AFIFM_RDDEBUG, AFIFM5_AFIFM_RDDEBUG_DEFVAL);
set_reset_data( AFIFM5_AFIFM_WRCTRL, AFIFM5_AFIFM_WRCTRL_DEFVAL);
set_reset_data( AFIFM5_AFIFM_WRISSUE, AFIFM5_AFIFM_WRISSUE_DEFVAL);
set_reset_data( AFIFM5_AFIFM_WRQOS, AFIFM5_AFIFM_WRQOS_DEFVAL);
set_reset_data( AFIFM5_AFIFM_WRFIFO, AFIFM5_AFIFM_WRFIFO_DEFVAL);
set_reset_data( AFIFM5_AFIFM_WRDEBUG, AFIFM5_AFIFM_WRDEBUG_DEFVAL);
set_reset_data( AFIFM5_AFIFM_I_STS, AFIFM5_AFIFM_I_STS_DEFVAL);
set_reset_data( AFIFM5_AFIFM_I_EN, AFIFM5_AFIFM_I_EN_DEFVAL);
set_reset_data( AFIFM5_AFIFM_I_DIS, AFIFM5_AFIFM_I_DIS_DEFVAL);
set_reset_data( AFIFM5_AFIFM_TEST, AFIFM5_AFIFM_TEST_DEFVAL);
set_reset_data( AFIFM5_AFIFM_CONTROL, AFIFM5_AFIFM_CONTROL_DEFVAL);
set_reset_data( AFIFM5_AFIFM_FUTURE_ECO, AFIFM5_AFIFM_FUTURE_ECO_DEFVAL);
set_reset_data( AFIFM5_AFIFM_SAFETY_CHK, AFIFM5_AFIFM_SAFETY_CHK_DEFVAL);
set_reset_data( AFIFM6_AFIFM_RDCTRL, AFIFM6_AFIFM_RDCTRL_DEFVAL);
set_reset_data( AFIFM6_AFIFM_RDISSUE, AFIFM6_AFIFM_RDISSUE_DEFVAL);
set_reset_data( AFIFM6_AFIFM_RDQOS, AFIFM6_AFIFM_RDQOS_DEFVAL);
set_reset_data( AFIFM6_AFIFM_RDFIFO, AFIFM6_AFIFM_RDFIFO_DEFVAL);
set_reset_data( AFIFM6_AFIFM_RDDEBUG, AFIFM6_AFIFM_RDDEBUG_DEFVAL);
set_reset_data( AFIFM6_AFIFM_WRCTRL, AFIFM6_AFIFM_WRCTRL_DEFVAL);
set_reset_data( AFIFM6_AFIFM_WRISSUE, AFIFM6_AFIFM_WRISSUE_DEFVAL);
set_reset_data( AFIFM6_AFIFM_WRQOS, AFIFM6_AFIFM_WRQOS_DEFVAL);
set_reset_data( AFIFM6_AFIFM_WRFIFO, AFIFM6_AFIFM_WRFIFO_DEFVAL);
set_reset_data( AFIFM6_AFIFM_WRDEBUG, AFIFM6_AFIFM_WRDEBUG_DEFVAL);
set_reset_data( AFIFM6_AFIFM_I_STS, AFIFM6_AFIFM_I_STS_DEFVAL);
set_reset_data( AFIFM6_AFIFM_I_EN, AFIFM6_AFIFM_I_EN_DEFVAL);
set_reset_data( AFIFM6_AFIFM_I_DIS, AFIFM6_AFIFM_I_DIS_DEFVAL);
set_reset_data( AFIFM6_AFIFM_TEST, AFIFM6_AFIFM_TEST_DEFVAL);
set_reset_data( AFIFM6_AFIFM_CONTROL, AFIFM6_AFIFM_CONTROL_DEFVAL);
set_reset_data( AFIFM6_AFIFM_FUTURE_ECO, AFIFM6_AFIFM_FUTURE_ECO_DEFVAL);
set_reset_data( AFIFM6_AFIFM_SAFETY_CHK, AFIFM6_AFIFM_SAFETY_CHK_DEFVAL);
set_reset_data( AMS_CTRL_MISC_CTRL, AMS_CTRL_MISC_CTRL_DEFVAL);
set_reset_data( AMS_CTRL_ISR_0, AMS_CTRL_ISR_0_DEFVAL);
set_reset_data( AMS_CTRL_ISR_1, AMS_CTRL_ISR_1_DEFVAL);
set_reset_data( AMS_CTRL_IMR_0, AMS_CTRL_IMR_0_DEFVAL);
set_reset_data( AMS_CTRL_IMR_1, AMS_CTRL_IMR_1_DEFVAL);
set_reset_data( AMS_CTRL_IER_0, AMS_CTRL_IER_0_DEFVAL);
set_reset_data( AMS_CTRL_IER_1, AMS_CTRL_IER_1_DEFVAL);
set_reset_data( AMS_CTRL_IDR_0, AMS_CTRL_IDR_0_DEFVAL);
set_reset_data( AMS_CTRL_IDR_1, AMS_CTRL_IDR_1_DEFVAL);
set_reset_data( AMS_CTRL_ITR_0, AMS_CTRL_ITR_0_DEFVAL);
set_reset_data( AMS_CTRL_ITR_1, AMS_CTRL_ITR_1_DEFVAL);
set_reset_data( AMS_CTRL_PS_SYSMON_CONTROL_STATUS, AMS_CTRL_PS_SYSMON_CONTROL_STATUS_DEFVAL);
set_reset_data( AMS_CTRL_PL_SYSMON_CONTROL_STATUS, AMS_CTRL_PL_SYSMON_CONTROL_STATUS_DEFVAL);
set_reset_data( AMS_CTRL_OSC, AMS_CTRL_OSC_DEFVAL);
set_reset_data( AMS_CTRL_MON_STATUS, AMS_CTRL_MON_STATUS_DEFVAL);
set_reset_data( AMS_CTRL_VCC_PSPLL0, AMS_CTRL_VCC_PSPLL0_DEFVAL);
set_reset_data( AMS_CTRL_VCC_PSPLL1, AMS_CTRL_VCC_PSPLL1_DEFVAL);
set_reset_data( AMS_CTRL_VCC_PSPLL2, AMS_CTRL_VCC_PSPLL2_DEFVAL);
set_reset_data( AMS_CTRL_VCC_PSPLL3, AMS_CTRL_VCC_PSPLL3_DEFVAL);
set_reset_data( AMS_CTRL_VCC_PSPLL4, AMS_CTRL_VCC_PSPLL4_DEFVAL);
set_reset_data( AMS_CTRL_VCC_PSBATT, AMS_CTRL_VCC_PSBATT_DEFVAL);
set_reset_data( AMS_CTRL_VCCINT, AMS_CTRL_VCCINT_DEFVAL);
set_reset_data( AMS_CTRL_VCCBRAM, AMS_CTRL_VCCBRAM_DEFVAL);
set_reset_data( AMS_CTRL_VCCAUX, AMS_CTRL_VCCAUX_DEFVAL);
set_reset_data( AMS_CTRL_VCC_PSDDRPLL, AMS_CTRL_VCC_PSDDRPLL_DEFVAL);
set_reset_data( AMS_CTRL_DDRPHY_VREF, AMS_CTRL_DDRPHY_VREF_DEFVAL);
set_reset_data( AMS_CTRL_DDRPHY_ATO, AMS_CTRL_DDRPHY_ATO_DEFVAL);
set_reset_data( AMS_CTRL_PSGT_AT0, AMS_CTRL_PSGT_AT0_DEFVAL);
set_reset_data( AMS_CTRL_PSGT_AT1, AMS_CTRL_PSGT_AT1_DEFVAL);
set_reset_data( AMS_CTRL_RESERVE0, AMS_CTRL_RESERVE0_DEFVAL);
set_reset_data( AMS_CTRL_RESERVE1, AMS_CTRL_RESERVE1_DEFVAL);
set_reset_data( AMS_CTRL_ECO_0, AMS_CTRL_ECO_0_DEFVAL);
set_reset_data( AMS_CTRL_ECO_1, AMS_CTRL_ECO_1_DEFVAL);
set_reset_data( AMS_CTRL_SAFETY_CHK, AMS_CTRL_SAFETY_CHK_DEFVAL);
set_reset_data( AMS_PL_SYSMON_TEMPERATURE, AMS_PL_SYSMON_TEMPERATURE_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SUPPLY1, AMS_PL_SYSMON_SUPPLY1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SUPPLY2, AMS_PL_SYSMON_SUPPLY2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VP_VN, AMS_PL_SYSMON_VP_VN_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VREFP, AMS_PL_SYSMON_VREFP_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VREFN, AMS_PL_SYSMON_VREFN_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SUPPLY3, AMS_PL_SYSMON_SUPPLY3_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CURRENT_MON, AMS_PL_SYSMON_CURRENT_MON_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CAL_SUPPLY_OFFSET, AMS_PL_SYSMON_CAL_SUPPLY_OFFSET_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CAL_ADC_BIPOLAR_OFFSET, AMS_PL_SYSMON_CAL_ADC_BIPOLAR_OFFSET_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CAL_GAIN_ERROR, AMS_PL_SYSMON_CAL_GAIN_ERROR_DEFVAL);
set_reset_data( AMS_PL_SYSMON_TEST_CHANNEL, AMS_PL_SYSMON_TEST_CHANNEL_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_HS_SAMPLE, AMS_PL_SYSMON_RSVD_HS_SAMPLE_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SUPPLY4, AMS_PL_SYSMON_SUPPLY4_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SUPPLY5, AMS_PL_SYSMON_SUPPLY5_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SUPPLY6, AMS_PL_SYSMON_SUPPLY6_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX00, AMS_PL_SYSMON_VAUX00_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX01, AMS_PL_SYSMON_VAUX01_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX02, AMS_PL_SYSMON_VAUX02_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX03, AMS_PL_SYSMON_VAUX03_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX04, AMS_PL_SYSMON_VAUX04_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX05, AMS_PL_SYSMON_VAUX05_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX06, AMS_PL_SYSMON_VAUX06_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX07, AMS_PL_SYSMON_VAUX07_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX08, AMS_PL_SYSMON_VAUX08_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX09, AMS_PL_SYSMON_VAUX09_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX0A, AMS_PL_SYSMON_VAUX0A_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX0B, AMS_PL_SYSMON_VAUX0B_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX0C, AMS_PL_SYSMON_VAUX0C_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX0D, AMS_PL_SYSMON_VAUX0D_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX0E, AMS_PL_SYSMON_VAUX0E_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VAUX0F, AMS_PL_SYSMON_VAUX0F_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_TEMPERATURE, AMS_PL_SYSMON_MAX_TEMPERATURE_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_SUPPLY1, AMS_PL_SYSMON_MAX_SUPPLY1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_SUPPLY2, AMS_PL_SYSMON_MAX_SUPPLY2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_SUPPLY3, AMS_PL_SYSMON_MAX_SUPPLY3_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_TEMPERATURE, AMS_PL_SYSMON_MIN_TEMPERATURE_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_SUPPLY1, AMS_PL_SYSMON_MIN_SUPPLY1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_SUPPLY2, AMS_PL_SYSMON_MIN_SUPPLY2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_SUPPLY3, AMS_PL_SYSMON_MIN_SUPPLY3_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_SUPPLY4, AMS_PL_SYSMON_MAX_SUPPLY4_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_SUPPLY5, AMS_PL_SYSMON_MAX_SUPPLY5_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_SUPPLY6, AMS_PL_SYSMON_MAX_SUPPLY6_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_MAX_SUPPLY, AMS_PL_SYSMON_RSVD_MAX_SUPPLY_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_SUPPLY4, AMS_PL_SYSMON_MIN_SUPPLY4_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_SUPPLY5, AMS_PL_SYSMON_MIN_SUPPLY5_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_SUPPLY6, AMS_PL_SYSMON_MIN_SUPPLY6_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_MIN_SUPPLY, AMS_PL_SYSMON_RSVD_MIN_SUPPLY_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_4_CAL_0, AMS_PL_SYSMON_RSVD_4_CAL_0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_4_CAL_1, AMS_PL_SYSMON_RSVD_4_CAL_1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_4_CAL_2, AMS_PL_SYSMON_RSVD_4_CAL_2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_0, AMS_PL_SYSMON_RSVD_0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_1, AMS_PL_SYSMON_RSVD_1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_2, AMS_PL_SYSMON_RSVD_2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_3, AMS_PL_SYSMON_RSVD_3_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_4, AMS_PL_SYSMON_RSVD_4_DEFVAL);
set_reset_data( AMS_PL_SYSMON_I2C_ADDRESS, AMS_PL_SYSMON_I2C_ADDRESS_DEFVAL);
set_reset_data( AMS_PL_SYSMON_I2C_VCCAUX, AMS_PL_SYSMON_I2C_VCCAUX_DEFVAL);
set_reset_data( AMS_PL_SYSMON_I2C_VPVN, AMS_PL_SYSMON_I2C_VPVN_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_5, AMS_PL_SYSMON_RSVD_5_DEFVAL);
set_reset_data( AMS_PL_SYSMON_EFUSE_STATUS_0, AMS_PL_SYSMON_EFUSE_STATUS_0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_EFUSE_STATUS_1, AMS_PL_SYSMON_EFUSE_STATUS_1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_STATUS_FLAG_1, AMS_PL_SYSMON_STATUS_FLAG_1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_STATUS_FLAG, AMS_PL_SYSMON_STATUS_FLAG_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CONFIG_REG0, AMS_PL_SYSMON_CONFIG_REG0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CONFIG_REG1, AMS_PL_SYSMON_CONFIG_REG1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CONFIG_REG2, AMS_PL_SYSMON_CONFIG_REG2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CONFIG_REG3, AMS_PL_SYSMON_CONFIG_REG3_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CONFIG_REG4, AMS_PL_SYSMON_CONFIG_REG4_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ANALOG_BUS, AMS_PL_SYSMON_ANALOG_BUS_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_CHANNEL2, AMS_PL_SYSMON_SEQ_CHANNEL2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_AVERAGE2, AMS_PL_SYSMON_SEQ_AVERAGE2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_CHANNEL0, AMS_PL_SYSMON_SEQ_CHANNEL0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_CHANNEL1, AMS_PL_SYSMON_SEQ_CHANNEL1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_AVERAGE0, AMS_PL_SYSMON_SEQ_AVERAGE0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_AVERAGE1, AMS_PL_SYSMON_SEQ_AVERAGE1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_INPUT_MODE0, AMS_PL_SYSMON_SEQ_INPUT_MODE0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_INPUT_MODE1, AMS_PL_SYSMON_SEQ_INPUT_MODE1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_ACQ0, AMS_PL_SYSMON_SEQ_ACQ0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_ACQ1, AMS_PL_SYSMON_SEQ_ACQ1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_TEMPERATURE_UPPER, AMS_PL_SYSMON_ALARM_TEMPERATURE_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY1_UPPER, AMS_PL_SYSMON_ALARM_SUPPLY1_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY2_UPPER, AMS_PL_SYSMON_ALARM_SUPPLY2_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_OT_UPPER, AMS_PL_SYSMON_ALARM_OT_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_TEMPERATURE_LOWER, AMS_PL_SYSMON_ALARM_TEMPERATURE_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY1_LOWER, AMS_PL_SYSMON_ALARM_SUPPLY1_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY2_LOWER, AMS_PL_SYSMON_ALARM_SUPPLY2_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_OT_LOWER, AMS_PL_SYSMON_ALARM_OT_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY3_UPPER, AMS_PL_SYSMON_ALARM_SUPPLY3_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY4_UPPER, AMS_PL_SYSMON_ALARM_SUPPLY4_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY5_UPPER, AMS_PL_SYSMON_ALARM_SUPPLY5_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY6_UPPER, AMS_PL_SYSMON_ALARM_SUPPLY6_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY3_LOWER, AMS_PL_SYSMON_ALARM_SUPPLY3_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY4_LOWER, AMS_PL_SYSMON_ALARM_SUPPLY4_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY5_LOWER, AMS_PL_SYSMON_ALARM_SUPPLY5_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY6_LOWER, AMS_PL_SYSMON_ALARM_SUPPLY6_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY7_UPPER, AMS_PL_SYSMON_ALARM_SUPPLY7_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY8_UPPER, AMS_PL_SYSMON_ALARM_SUPPLY8_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY9_UPPER, AMS_PL_SYSMON_ALARM_SUPPLY9_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY10_UPPER, AMS_PL_SYSMON_ALARM_SUPPLY10_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_VCCAMS_UPPER, AMS_PL_SYSMON_ALARM_VCCAMS_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_TREMOTE_UPPER, AMS_PL_SYSMON_ALARM_TREMOTE_UPPER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_ALARM_UPPER0, AMS_PL_SYSMON_RSVD_ALARM_UPPER0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_ALARM_UPPER1, AMS_PL_SYSMON_RSVD_ALARM_UPPER1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY7_LOWER, AMS_PL_SYSMON_ALARM_SUPPLY7_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY8_LOWER, AMS_PL_SYSMON_ALARM_SUPPLY8_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY9_LOWER, AMS_PL_SYSMON_ALARM_SUPPLY9_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_SUPPLY10_LOWER, AMS_PL_SYSMON_ALARM_SUPPLY10_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_VCCAMS_LOWER, AMS_PL_SYSMON_ALARM_VCCAMS_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_ALARM_TREMOTE_LOWER, AMS_PL_SYSMON_ALARM_TREMOTE_LOWER_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_ALARM_LOWER0, AMS_PL_SYSMON_RSVD_ALARM_LOWER0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_ALARM_LOWER1, AMS_PL_SYSMON_RSVD_ALARM_LOWER1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_INTVCCINT, AMS_PL_SYSMON_INTVCCINT_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_C1, AMS_PL_SYSMON_RSVD_C1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_C2, AMS_PL_SYSMON_RSVD_C2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_4_TEST_0, AMS_PL_SYSMON_RSVD_4_TEST_0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_4_TEST_1, AMS_PL_SYSMON_RSVD_4_TEST_1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_4_TEST_2, AMS_PL_SYSMON_RSVD_4_TEST_2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_C3, AMS_PL_SYSMON_RSVD_C3_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_C4, AMS_PL_SYSMON_RSVD_C4_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_INPUT_MODE2, AMS_PL_SYSMON_SEQ_INPUT_MODE2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_ACQ2, AMS_PL_SYSMON_SEQ_ACQ2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_LOW_RATE_CHANNEL0, AMS_PL_SYSMON_SEQ_LOW_RATE_CHANNEL0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_LOW_RATE_CHANNEL1, AMS_PL_SYSMON_SEQ_LOW_RATE_CHANNEL1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_LOW_RATE_CHANNEL2, AMS_PL_SYSMON_SEQ_LOW_RATE_CHANNEL2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SEQ_BASIC_MONITOR_CHANNEL0, AMS_PL_SYSMON_SEQ_BASIC_MONITOR_CHANNEL0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_SEQ_BASIC_MONITOR, AMS_PL_SYSMON_RSVD_SEQ_BASIC_MONITOR_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_C5, AMS_PL_SYSMON_RSVD_C5_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SUPPLY7, AMS_PL_SYSMON_SUPPLY7_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SUPPLY8, AMS_PL_SYSMON_SUPPLY8_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SUPPLY9, AMS_PL_SYSMON_SUPPLY9_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SUPPLY10, AMS_PL_SYSMON_SUPPLY10_DEFVAL);
set_reset_data( AMS_PL_SYSMON_VCCAMS, AMS_PL_SYSMON_VCCAMS_DEFVAL);
set_reset_data( AMS_PL_SYSMON_TEMPERATURE_REMOTE, AMS_PL_SYSMON_TEMPERATURE_REMOTE_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_SUPPLY7, AMS_PL_SYSMON_MAX_SUPPLY7_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_SUPPLY8, AMS_PL_SYSMON_MAX_SUPPLY8_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_SUPPLY9, AMS_PL_SYSMON_MAX_SUPPLY9_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_SUPPLY10, AMS_PL_SYSMON_MAX_SUPPLY10_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_VCCAMS, AMS_PL_SYSMON_MAX_VCCAMS_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MAX_TEMPERATURE_REMOTE, AMS_PL_SYSMON_MAX_TEMPERATURE_REMOTE_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_S20, AMS_PL_SYSMON_RSVD_S20_DEFVAL);
set_reset_data( AMS_PL_SYSMON_RSVD_S21, AMS_PL_SYSMON_RSVD_S21_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_SUPPLY7, AMS_PL_SYSMON_MIN_SUPPLY7_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_SUPPLY8, AMS_PL_SYSMON_MIN_SUPPLY8_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_SUPPLY9, AMS_PL_SYSMON_MIN_SUPPLY9_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_SUPPLY10, AMS_PL_SYSMON_MIN_SUPPLY10_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_VCCAMS, AMS_PL_SYSMON_MIN_VCCAMS_DEFVAL);
set_reset_data( AMS_PL_SYSMON_MIN_TEMPERATURE_REMOTE, AMS_PL_SYSMON_MIN_TEMPERATURE_REMOTE_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CSSD_0, AMS_PL_SYSMON_CSSD_0_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CSSD_1, AMS_PL_SYSMON_CSSD_1_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CSSD_2, AMS_PL_SYSMON_CSSD_2_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CSSD_3, AMS_PL_SYSMON_CSSD_3_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CSSD_4, AMS_PL_SYSMON_CSSD_4_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CSSD_5, AMS_PL_SYSMON_CSSD_5_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CSSD_6, AMS_PL_SYSMON_CSSD_6_DEFVAL);
set_reset_data( AMS_PL_SYSMON_CSSD_7, AMS_PL_SYSMON_CSSD_7_DEFVAL);
set_reset_data( AMS_PL_SYSMON_COMMON_N_DESTS, AMS_PL_SYSMON_COMMON_N_DESTS_DEFVAL);
set_reset_data( AMS_PL_SYSMON_COMMON_N_SOURCE, AMS_PL_SYSMON_COMMON_N_SOURCE_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SYSMON_TEST_A, AMS_PL_SYSMON_SYSMON_TEST_A_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SYSMON_TEST_B, AMS_PL_SYSMON_SYSMON_TEST_B_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SYSMON_TEST_C, AMS_PL_SYSMON_SYSMON_TEST_C_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SYSMON_TEST_D, AMS_PL_SYSMON_SYSMON_TEST_D_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SYSMON_TEST_E, AMS_PL_SYSMON_SYSMON_TEST_E_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SYSMON_TEST_F, AMS_PL_SYSMON_SYSMON_TEST_F_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SYSMON_TEST_G, AMS_PL_SYSMON_SYSMON_TEST_G_DEFVAL);
set_reset_data( AMS_PL_SYSMON_SYSMON_OPTINV, AMS_PL_SYSMON_SYSMON_OPTINV_DEFVAL);
set_reset_data( AMS_PS_SYSMON_TEMPERATURE, AMS_PS_SYSMON_TEMPERATURE_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SUPPLY1, AMS_PS_SYSMON_SUPPLY1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SUPPLY2, AMS_PS_SYSMON_SUPPLY2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VP_VN, AMS_PS_SYSMON_VP_VN_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VREFP, AMS_PS_SYSMON_VREFP_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VREFN, AMS_PS_SYSMON_VREFN_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SUPPLY3, AMS_PS_SYSMON_SUPPLY3_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CURRENT_MON, AMS_PS_SYSMON_CURRENT_MON_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CAL_SUPPLY_OFFSET, AMS_PS_SYSMON_CAL_SUPPLY_OFFSET_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CAL_ADC_BIPOLAR_OFFSET, AMS_PS_SYSMON_CAL_ADC_BIPOLAR_OFFSET_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CAL_GAIN_ERROR, AMS_PS_SYSMON_CAL_GAIN_ERROR_DEFVAL);
set_reset_data( AMS_PS_SYSMON_TEST_CHANNEL, AMS_PS_SYSMON_TEST_CHANNEL_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_HS_SAMPLE, AMS_PS_SYSMON_RSVD_HS_SAMPLE_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SUPPLY4, AMS_PS_SYSMON_SUPPLY4_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SUPPLY5, AMS_PS_SYSMON_SUPPLY5_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SUPPLY6, AMS_PS_SYSMON_SUPPLY6_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX00, AMS_PS_SYSMON_VAUX00_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX01, AMS_PS_SYSMON_VAUX01_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX02, AMS_PS_SYSMON_VAUX02_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX03, AMS_PS_SYSMON_VAUX03_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX04, AMS_PS_SYSMON_VAUX04_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX05, AMS_PS_SYSMON_VAUX05_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX06, AMS_PS_SYSMON_VAUX06_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX07, AMS_PS_SYSMON_VAUX07_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX08, AMS_PS_SYSMON_VAUX08_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX09, AMS_PS_SYSMON_VAUX09_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX0A, AMS_PS_SYSMON_VAUX0A_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX0B, AMS_PS_SYSMON_VAUX0B_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX0C, AMS_PS_SYSMON_VAUX0C_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX0D, AMS_PS_SYSMON_VAUX0D_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX0E, AMS_PS_SYSMON_VAUX0E_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VAUX0F, AMS_PS_SYSMON_VAUX0F_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_TEMPERATURE, AMS_PS_SYSMON_MAX_TEMPERATURE_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_SUPPLY1, AMS_PS_SYSMON_MAX_SUPPLY1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_SUPPLY2, AMS_PS_SYSMON_MAX_SUPPLY2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_SUPPLY3, AMS_PS_SYSMON_MAX_SUPPLY3_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_TEMPERATURE, AMS_PS_SYSMON_MIN_TEMPERATURE_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_SUPPLY1, AMS_PS_SYSMON_MIN_SUPPLY1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_SUPPLY2, AMS_PS_SYSMON_MIN_SUPPLY2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_SUPPLY3, AMS_PS_SYSMON_MIN_SUPPLY3_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_SUPPLY4, AMS_PS_SYSMON_MAX_SUPPLY4_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_SUPPLY5, AMS_PS_SYSMON_MAX_SUPPLY5_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_SUPPLY6, AMS_PS_SYSMON_MAX_SUPPLY6_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_MAX_SUPPLY, AMS_PS_SYSMON_RSVD_MAX_SUPPLY_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_SUPPLY4, AMS_PS_SYSMON_MIN_SUPPLY4_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_SUPPLY5, AMS_PS_SYSMON_MIN_SUPPLY5_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_SUPPLY6, AMS_PS_SYSMON_MIN_SUPPLY6_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_MIN_SUPPLY, AMS_PS_SYSMON_RSVD_MIN_SUPPLY_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_4_CAL_0, AMS_PS_SYSMON_RSVD_4_CAL_0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_4_CAL_1, AMS_PS_SYSMON_RSVD_4_CAL_1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_4_CAL_2, AMS_PS_SYSMON_RSVD_4_CAL_2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_0, AMS_PS_SYSMON_RSVD_0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_1, AMS_PS_SYSMON_RSVD_1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_2, AMS_PS_SYSMON_RSVD_2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_3, AMS_PS_SYSMON_RSVD_3_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_4, AMS_PS_SYSMON_RSVD_4_DEFVAL);
set_reset_data( AMS_PS_SYSMON_I2C_ADDRESS, AMS_PS_SYSMON_I2C_ADDRESS_DEFVAL);
set_reset_data( AMS_PS_SYSMON_I2C_VCCAUX, AMS_PS_SYSMON_I2C_VCCAUX_DEFVAL);
set_reset_data( AMS_PS_SYSMON_I2C_VPVN, AMS_PS_SYSMON_I2C_VPVN_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_5, AMS_PS_SYSMON_RSVD_5_DEFVAL);
set_reset_data( AMS_PS_SYSMON_EFUSE_STATUS_0, AMS_PS_SYSMON_EFUSE_STATUS_0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_EFUSE_STATUS_1, AMS_PS_SYSMON_EFUSE_STATUS_1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_STATUS_FLAG_1, AMS_PS_SYSMON_STATUS_FLAG_1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_STATUS_FLAG, AMS_PS_SYSMON_STATUS_FLAG_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CONFIG_REG0, AMS_PS_SYSMON_CONFIG_REG0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CONFIG_REG1, AMS_PS_SYSMON_CONFIG_REG1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CONFIG_REG2, AMS_PS_SYSMON_CONFIG_REG2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CONFIG_REG3, AMS_PS_SYSMON_CONFIG_REG3_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CONFIG_REG4, AMS_PS_SYSMON_CONFIG_REG4_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ANALOG_BUS, AMS_PS_SYSMON_ANALOG_BUS_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_CHANNEL2, AMS_PS_SYSMON_SEQ_CHANNEL2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_AVERAGE2, AMS_PS_SYSMON_SEQ_AVERAGE2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_CHANNEL0, AMS_PS_SYSMON_SEQ_CHANNEL0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_CHANNEL1, AMS_PS_SYSMON_SEQ_CHANNEL1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_AVERAGE0, AMS_PS_SYSMON_SEQ_AVERAGE0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_AVERAGE1, AMS_PS_SYSMON_SEQ_AVERAGE1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_INPUT_MODE0, AMS_PS_SYSMON_SEQ_INPUT_MODE0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_INPUT_MODE1, AMS_PS_SYSMON_SEQ_INPUT_MODE1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_ACQ0, AMS_PS_SYSMON_SEQ_ACQ0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_ACQ1, AMS_PS_SYSMON_SEQ_ACQ1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_TEMPERATURE_UPPER, AMS_PS_SYSMON_ALARM_TEMPERATURE_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY1_UPPER, AMS_PS_SYSMON_ALARM_SUPPLY1_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY2_UPPER, AMS_PS_SYSMON_ALARM_SUPPLY2_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_OT_UPPER, AMS_PS_SYSMON_ALARM_OT_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_TEMPERATURE_LOWER, AMS_PS_SYSMON_ALARM_TEMPERATURE_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY1_LOWER, AMS_PS_SYSMON_ALARM_SUPPLY1_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY2_LOWER, AMS_PS_SYSMON_ALARM_SUPPLY2_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_OT_LOWER, AMS_PS_SYSMON_ALARM_OT_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY3_UPPER, AMS_PS_SYSMON_ALARM_SUPPLY3_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY4_UPPER, AMS_PS_SYSMON_ALARM_SUPPLY4_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY5_UPPER, AMS_PS_SYSMON_ALARM_SUPPLY5_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY6_UPPER, AMS_PS_SYSMON_ALARM_SUPPLY6_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY3_LOWER, AMS_PS_SYSMON_ALARM_SUPPLY3_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY4_LOWER, AMS_PS_SYSMON_ALARM_SUPPLY4_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY5_LOWER, AMS_PS_SYSMON_ALARM_SUPPLY5_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY6_LOWER, AMS_PS_SYSMON_ALARM_SUPPLY6_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY7_UPPER, AMS_PS_SYSMON_ALARM_SUPPLY7_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY8_UPPER, AMS_PS_SYSMON_ALARM_SUPPLY8_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY9_UPPER, AMS_PS_SYSMON_ALARM_SUPPLY9_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY10_UPPER, AMS_PS_SYSMON_ALARM_SUPPLY10_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_VCCAMS_UPPER, AMS_PS_SYSMON_ALARM_VCCAMS_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_TREMOTE_UPPER, AMS_PS_SYSMON_ALARM_TREMOTE_UPPER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_ALARM_UPPER0, AMS_PS_SYSMON_RSVD_ALARM_UPPER0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_ALARM_UPPER1, AMS_PS_SYSMON_RSVD_ALARM_UPPER1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY7_LOWER, AMS_PS_SYSMON_ALARM_SUPPLY7_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY8_LOWER, AMS_PS_SYSMON_ALARM_SUPPLY8_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY9_LOWER, AMS_PS_SYSMON_ALARM_SUPPLY9_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_SUPPLY10_LOWER, AMS_PS_SYSMON_ALARM_SUPPLY10_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_VCCAMS_LOWER, AMS_PS_SYSMON_ALARM_VCCAMS_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_ALARM_TREMOTE_LOWER, AMS_PS_SYSMON_ALARM_TREMOTE_LOWER_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_ALARM_LOWER0, AMS_PS_SYSMON_RSVD_ALARM_LOWER0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_ALARM_LOWER1, AMS_PS_SYSMON_RSVD_ALARM_LOWER1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_INTVCCINT, AMS_PS_SYSMON_INTVCCINT_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_C1, AMS_PS_SYSMON_RSVD_C1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_C2, AMS_PS_SYSMON_RSVD_C2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_4_TEST_0, AMS_PS_SYSMON_RSVD_4_TEST_0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_4_TEST_1, AMS_PS_SYSMON_RSVD_4_TEST_1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_4_TEST_2, AMS_PS_SYSMON_RSVD_4_TEST_2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_C3, AMS_PS_SYSMON_RSVD_C3_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_C4, AMS_PS_SYSMON_RSVD_C4_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_INPUT_MODE2, AMS_PS_SYSMON_SEQ_INPUT_MODE2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_ACQ2, AMS_PS_SYSMON_SEQ_ACQ2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_LOW_RATE_CHANNEL0, AMS_PS_SYSMON_SEQ_LOW_RATE_CHANNEL0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_LOW_RATE_CHANNEL1, AMS_PS_SYSMON_SEQ_LOW_RATE_CHANNEL1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_LOW_RATE_CHANNEL2, AMS_PS_SYSMON_SEQ_LOW_RATE_CHANNEL2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SEQ_BASIC_MONITOR_CHANNEL0, AMS_PS_SYSMON_SEQ_BASIC_MONITOR_CHANNEL0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_SEQ_BASIC_MONITOR, AMS_PS_SYSMON_RSVD_SEQ_BASIC_MONITOR_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_C5, AMS_PS_SYSMON_RSVD_C5_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SUPPLY7, AMS_PS_SYSMON_SUPPLY7_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SUPPLY8, AMS_PS_SYSMON_SUPPLY8_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SUPPLY9, AMS_PS_SYSMON_SUPPLY9_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SUPPLY10, AMS_PS_SYSMON_SUPPLY10_DEFVAL);
set_reset_data( AMS_PS_SYSMON_VCCAMS, AMS_PS_SYSMON_VCCAMS_DEFVAL);
set_reset_data( AMS_PS_SYSMON_TEMPERATURE_REMOTE, AMS_PS_SYSMON_TEMPERATURE_REMOTE_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_SUPPLY7, AMS_PS_SYSMON_MAX_SUPPLY7_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_SUPPLY8, AMS_PS_SYSMON_MAX_SUPPLY8_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_SUPPLY9, AMS_PS_SYSMON_MAX_SUPPLY9_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_SUPPLY10, AMS_PS_SYSMON_MAX_SUPPLY10_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_VCCAMS, AMS_PS_SYSMON_MAX_VCCAMS_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MAX_TEMPERATURE_REMOTE, AMS_PS_SYSMON_MAX_TEMPERATURE_REMOTE_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_S20, AMS_PS_SYSMON_RSVD_S20_DEFVAL);
set_reset_data( AMS_PS_SYSMON_RSVD_S21, AMS_PS_SYSMON_RSVD_S21_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_SUPPLY7, AMS_PS_SYSMON_MIN_SUPPLY7_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_SUPPLY8, AMS_PS_SYSMON_MIN_SUPPLY8_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_SUPPLY9, AMS_PS_SYSMON_MIN_SUPPLY9_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_SUPPLY10, AMS_PS_SYSMON_MIN_SUPPLY10_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_VCCAMS, AMS_PS_SYSMON_MIN_VCCAMS_DEFVAL);
set_reset_data( AMS_PS_SYSMON_MIN_TEMPERATURE_REMOTE, AMS_PS_SYSMON_MIN_TEMPERATURE_REMOTE_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CSSD_0, AMS_PS_SYSMON_CSSD_0_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CSSD_1, AMS_PS_SYSMON_CSSD_1_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CSSD_2, AMS_PS_SYSMON_CSSD_2_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CSSD_3, AMS_PS_SYSMON_CSSD_3_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CSSD_4, AMS_PS_SYSMON_CSSD_4_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CSSD_5, AMS_PS_SYSMON_CSSD_5_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CSSD_6, AMS_PS_SYSMON_CSSD_6_DEFVAL);
set_reset_data( AMS_PS_SYSMON_CSSD_7, AMS_PS_SYSMON_CSSD_7_DEFVAL);
set_reset_data( AMS_PS_SYSMON_COMMON_N_DESTS, AMS_PS_SYSMON_COMMON_N_DESTS_DEFVAL);
set_reset_data( AMS_PS_SYSMON_COMMON_N_SOURCE, AMS_PS_SYSMON_COMMON_N_SOURCE_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SYSMON_TEST_A, AMS_PS_SYSMON_SYSMON_TEST_A_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SYSMON_TEST_B, AMS_PS_SYSMON_SYSMON_TEST_B_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SYSMON_TEST_C, AMS_PS_SYSMON_SYSMON_TEST_C_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SYSMON_TEST_D, AMS_PS_SYSMON_SYSMON_TEST_D_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SYSMON_TEST_E, AMS_PS_SYSMON_SYSMON_TEST_E_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SYSMON_TEST_F, AMS_PS_SYSMON_SYSMON_TEST_F_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SYSMON_TEST_G, AMS_PS_SYSMON_SYSMON_TEST_G_DEFVAL);
set_reset_data( AMS_PS_SYSMON_SYSMON_OPTINV, AMS_PS_SYSMON_SYSMON_OPTINV_DEFVAL);
set_reset_data( APM_CCI_INTC_GCCR_H, APM_CCI_INTC_GCCR_H_DEFVAL);
set_reset_data( APM_CCI_INTC_GCCR_L, APM_CCI_INTC_GCCR_L_DEFVAL);
set_reset_data( APM_CCI_INTC_SIR, APM_CCI_INTC_SIR_DEFVAL);
set_reset_data( APM_CCI_INTC_SICR, APM_CCI_INTC_SICR_DEFVAL);
set_reset_data( APM_CCI_INTC_SISR, APM_CCI_INTC_SISR_DEFVAL);
set_reset_data( APM_CCI_INTC_GIER, APM_CCI_INTC_GIER_DEFVAL);
set_reset_data( APM_CCI_INTC_IER, APM_CCI_INTC_IER_DEFVAL);
set_reset_data( APM_CCI_INTC_ISR, APM_CCI_INTC_ISR_DEFVAL);
set_reset_data( APM_CCI_INTC_MSR_0, APM_CCI_INTC_MSR_0_DEFVAL);
set_reset_data( APM_CCI_INTC_MSR_1, APM_CCI_INTC_MSR_1_DEFVAL);
set_reset_data( APM_CCI_INTC_MSR_2, APM_CCI_INTC_MSR_2_DEFVAL);
set_reset_data( APM_CCI_INTC_MCR_0, APM_CCI_INTC_MCR_0_DEFVAL);
set_reset_data( APM_CCI_INTC_IR_0, APM_CCI_INTC_IR_0_DEFVAL);
set_reset_data( APM_CCI_INTC_RR_0, APM_CCI_INTC_RR_0_DEFVAL);
set_reset_data( APM_CCI_INTC_MCLER_0, APM_CCI_INTC_MCLER_0_DEFVAL);
set_reset_data( APM_CCI_INTC_MCR_1, APM_CCI_INTC_MCR_1_DEFVAL);
set_reset_data( APM_CCI_INTC_IR_1, APM_CCI_INTC_IR_1_DEFVAL);
set_reset_data( APM_CCI_INTC_RR_1, APM_CCI_INTC_RR_1_DEFVAL);
set_reset_data( APM_CCI_INTC_MCLER_1, APM_CCI_INTC_MCLER_1_DEFVAL);
set_reset_data( APM_CCI_INTC_MCR_2, APM_CCI_INTC_MCR_2_DEFVAL);
set_reset_data( APM_CCI_INTC_IR_2, APM_CCI_INTC_IR_2_DEFVAL);
set_reset_data( APM_CCI_INTC_RR_2, APM_CCI_INTC_RR_2_DEFVAL);
set_reset_data( APM_CCI_INTC_MCLER_2, APM_CCI_INTC_MCLER_2_DEFVAL);
set_reset_data( APM_CCI_INTC_MCR_3, APM_CCI_INTC_MCR_3_DEFVAL);
set_reset_data( APM_CCI_INTC_IR_3, APM_CCI_INTC_IR_3_DEFVAL);
set_reset_data( APM_CCI_INTC_RR_3, APM_CCI_INTC_RR_3_DEFVAL);
set_reset_data( APM_CCI_INTC_MCLER_3, APM_CCI_INTC_MCLER_3_DEFVAL);
set_reset_data( APM_CCI_INTC_MCR_4, APM_CCI_INTC_MCR_4_DEFVAL);
set_reset_data( APM_CCI_INTC_IR_4, APM_CCI_INTC_IR_4_DEFVAL);
set_reset_data( APM_CCI_INTC_RR_4, APM_CCI_INTC_RR_4_DEFVAL);
set_reset_data( APM_CCI_INTC_MCLER_4, APM_CCI_INTC_MCLER_4_DEFVAL);
set_reset_data( APM_CCI_INTC_MCR_5, APM_CCI_INTC_MCR_5_DEFVAL);
set_reset_data( APM_CCI_INTC_IR_5, APM_CCI_INTC_IR_5_DEFVAL);
set_reset_data( APM_CCI_INTC_RR_5, APM_CCI_INTC_RR_5_DEFVAL);
set_reset_data( APM_CCI_INTC_MCLER_5, APM_CCI_INTC_MCLER_5_DEFVAL);
set_reset_data( APM_CCI_INTC_MCR_6, APM_CCI_INTC_MCR_6_DEFVAL);
set_reset_data( APM_CCI_INTC_IR_6, APM_CCI_INTC_IR_6_DEFVAL);
set_reset_data( APM_CCI_INTC_RR_6, APM_CCI_INTC_RR_6_DEFVAL);
set_reset_data( APM_CCI_INTC_MCLER_6, APM_CCI_INTC_MCLER_6_DEFVAL);
set_reset_data( APM_CCI_INTC_MCR_7, APM_CCI_INTC_MCR_7_DEFVAL);
set_reset_data( APM_CCI_INTC_IR_7, APM_CCI_INTC_IR_7_DEFVAL);
set_reset_data( APM_CCI_INTC_RR_7, APM_CCI_INTC_RR_7_DEFVAL);
set_reset_data( APM_CCI_INTC_MCLER_7, APM_CCI_INTC_MCLER_7_DEFVAL);
set_reset_data( APM_CCI_INTC_SMCR_0, APM_CCI_INTC_SMCR_0_DEFVAL);
set_reset_data( APM_CCI_INTC_SIR_0, APM_CCI_INTC_SIR_0_DEFVAL);
set_reset_data( APM_CCI_INTC_SMCR_1, APM_CCI_INTC_SMCR_1_DEFVAL);
set_reset_data( APM_CCI_INTC_SIR_1, APM_CCI_INTC_SIR_1_DEFVAL);
set_reset_data( APM_CCI_INTC_SMCR_2, APM_CCI_INTC_SMCR_2_DEFVAL);
set_reset_data( APM_CCI_INTC_SIR_2, APM_CCI_INTC_SIR_2_DEFVAL);
set_reset_data( APM_CCI_INTC_SMCR_3, APM_CCI_INTC_SMCR_3_DEFVAL);
set_reset_data( APM_CCI_INTC_SIR_3, APM_CCI_INTC_SIR_3_DEFVAL);
set_reset_data( APM_CCI_INTC_SMCR_4, APM_CCI_INTC_SMCR_4_DEFVAL);
set_reset_data( APM_CCI_INTC_SIR_4, APM_CCI_INTC_SIR_4_DEFVAL);
set_reset_data( APM_CCI_INTC_SMCR_5, APM_CCI_INTC_SMCR_5_DEFVAL);
set_reset_data( APM_CCI_INTC_SIR_5, APM_CCI_INTC_SIR_5_DEFVAL);
set_reset_data( APM_CCI_INTC_SMCR_6, APM_CCI_INTC_SMCR_6_DEFVAL);
set_reset_data( APM_CCI_INTC_SIR_6, APM_CCI_INTC_SIR_6_DEFVAL);
set_reset_data( APM_CCI_INTC_SMCR_7, APM_CCI_INTC_SMCR_7_DEFVAL);
set_reset_data( APM_CCI_INTC_SIR_7, APM_CCI_INTC_SIR_7_DEFVAL);
set_reset_data( APM_CCI_INTC_CR, APM_CCI_INTC_CR_DEFVAL);
set_reset_data( APM_CCI_INTC_WIDR, APM_CCI_INTC_WIDR_DEFVAL);
set_reset_data( APM_CCI_INTC_WIDMR, APM_CCI_INTC_WIDMR_DEFVAL);
set_reset_data( APM_CCI_INTC_RIDR, APM_CCI_INTC_RIDR_DEFVAL);
set_reset_data( APM_CCI_INTC_RIDMR, APM_CCI_INTC_RIDMR_DEFVAL);
set_reset_data( APM_CCI_INTC_FECR, APM_CCI_INTC_FECR_DEFVAL);
set_reset_data( APM_CCI_INTC_SWDR, APM_CCI_INTC_SWDR_DEFVAL);
set_reset_data( APM_DDR_GCCR_H, APM_DDR_GCCR_H_DEFVAL);
set_reset_data( APM_DDR_GCCR_L, APM_DDR_GCCR_L_DEFVAL);
set_reset_data( APM_DDR_SIR, APM_DDR_SIR_DEFVAL);
set_reset_data( APM_DDR_SICR, APM_DDR_SICR_DEFVAL);
set_reset_data( APM_DDR_SISR, APM_DDR_SISR_DEFVAL);
set_reset_data( APM_DDR_GIER, APM_DDR_GIER_DEFVAL);
set_reset_data( APM_DDR_IER, APM_DDR_IER_DEFVAL);
set_reset_data( APM_DDR_ISR, APM_DDR_ISR_DEFVAL);
set_reset_data( APM_DDR_MSR_0, APM_DDR_MSR_0_DEFVAL);
set_reset_data( APM_DDR_MSR_1, APM_DDR_MSR_1_DEFVAL);
set_reset_data( APM_DDR_MSR_2, APM_DDR_MSR_2_DEFVAL);
set_reset_data( APM_DDR_MCR_0, APM_DDR_MCR_0_DEFVAL);
set_reset_data( APM_DDR_IR_0, APM_DDR_IR_0_DEFVAL);
set_reset_data( APM_DDR_RR_0, APM_DDR_RR_0_DEFVAL);
set_reset_data( APM_DDR_MCLER_0, APM_DDR_MCLER_0_DEFVAL);
set_reset_data( APM_DDR_MCR_1, APM_DDR_MCR_1_DEFVAL);
set_reset_data( APM_DDR_IR_1, APM_DDR_IR_1_DEFVAL);
set_reset_data( APM_DDR_RR_1, APM_DDR_RR_1_DEFVAL);
set_reset_data( APM_DDR_MCLER_1, APM_DDR_MCLER_1_DEFVAL);
set_reset_data( APM_DDR_MCR_2, APM_DDR_MCR_2_DEFVAL);
set_reset_data( APM_DDR_IR_2, APM_DDR_IR_2_DEFVAL);
set_reset_data( APM_DDR_RR_2, APM_DDR_RR_2_DEFVAL);
set_reset_data( APM_DDR_MCLER_2, APM_DDR_MCLER_2_DEFVAL);
set_reset_data( APM_DDR_MCR_3, APM_DDR_MCR_3_DEFVAL);
set_reset_data( APM_DDR_IR_3, APM_DDR_IR_3_DEFVAL);
set_reset_data( APM_DDR_RR_3, APM_DDR_RR_3_DEFVAL);
set_reset_data( APM_DDR_MCLER_3, APM_DDR_MCLER_3_DEFVAL);
set_reset_data( APM_DDR_MCR_4, APM_DDR_MCR_4_DEFVAL);
set_reset_data( APM_DDR_IR_4, APM_DDR_IR_4_DEFVAL);
set_reset_data( APM_DDR_RR_4, APM_DDR_RR_4_DEFVAL);
set_reset_data( APM_DDR_MCLER_4, APM_DDR_MCLER_4_DEFVAL);
set_reset_data( APM_DDR_MCR_5, APM_DDR_MCR_5_DEFVAL);
set_reset_data( APM_DDR_IR_5, APM_DDR_IR_5_DEFVAL);
set_reset_data( APM_DDR_RR_5, APM_DDR_RR_5_DEFVAL);
set_reset_data( APM_DDR_MCLER_5, APM_DDR_MCLER_5_DEFVAL);
set_reset_data( APM_DDR_MCR_6, APM_DDR_MCR_6_DEFVAL);
set_reset_data( APM_DDR_IR_6, APM_DDR_IR_6_DEFVAL);
set_reset_data( APM_DDR_RR_6, APM_DDR_RR_6_DEFVAL);
set_reset_data( APM_DDR_MCLER_6, APM_DDR_MCLER_6_DEFVAL);
set_reset_data( APM_DDR_MCR_7, APM_DDR_MCR_7_DEFVAL);
set_reset_data( APM_DDR_IR_7, APM_DDR_IR_7_DEFVAL);
set_reset_data( APM_DDR_RR_7, APM_DDR_RR_7_DEFVAL);
set_reset_data( APM_DDR_MCLER_7, APM_DDR_MCLER_7_DEFVAL);
set_reset_data( APM_DDR_MCR_8, APM_DDR_MCR_8_DEFVAL);
set_reset_data( APM_DDR_IR_8, APM_DDR_IR_8_DEFVAL);
set_reset_data( APM_DDR_RR_8, APM_DDR_RR_8_DEFVAL);
set_reset_data( APM_DDR_MCLER_8, APM_DDR_MCLER_8_DEFVAL);
set_reset_data( APM_DDR_MCR_9, APM_DDR_MCR_9_DEFVAL);
set_reset_data( APM_DDR_IR_9, APM_DDR_IR_9_DEFVAL);
set_reset_data( APM_DDR_RR_9, APM_DDR_RR_9_DEFVAL);
set_reset_data( APM_DDR_MCLER_9, APM_DDR_MCLER_9_DEFVAL);
set_reset_data( APM_DDR_SMCR_0, APM_DDR_SMCR_0_DEFVAL);
set_reset_data( APM_DDR_SIR_0, APM_DDR_SIR_0_DEFVAL);
set_reset_data( APM_DDR_SMCR_1, APM_DDR_SMCR_1_DEFVAL);
set_reset_data( APM_DDR_SIR_1, APM_DDR_SIR_1_DEFVAL);
set_reset_data( APM_DDR_SMCR_2, APM_DDR_SMCR_2_DEFVAL);
set_reset_data( APM_DDR_SIR_2, APM_DDR_SIR_2_DEFVAL);
set_reset_data( APM_DDR_SMCR_3, APM_DDR_SMCR_3_DEFVAL);
set_reset_data( APM_DDR_SIR_3, APM_DDR_SIR_3_DEFVAL);
set_reset_data( APM_DDR_SMCR_4, APM_DDR_SMCR_4_DEFVAL);
set_reset_data( APM_DDR_SIR_4, APM_DDR_SIR_4_DEFVAL);
set_reset_data( APM_DDR_SMCR_5, APM_DDR_SMCR_5_DEFVAL);
set_reset_data( APM_DDR_SIR_5, APM_DDR_SIR_5_DEFVAL);
set_reset_data( APM_DDR_SMCR_6, APM_DDR_SMCR_6_DEFVAL);
set_reset_data( APM_DDR_SIR_6, APM_DDR_SIR_6_DEFVAL);
set_reset_data( APM_DDR_SMCR_7, APM_DDR_SMCR_7_DEFVAL);
set_reset_data( APM_DDR_SIR_7, APM_DDR_SIR_7_DEFVAL);
set_reset_data( APM_DDR_SMCR_8, APM_DDR_SMCR_8_DEFVAL);
set_reset_data( APM_DDR_SIR_8, APM_DDR_SIR_8_DEFVAL);
set_reset_data( APM_DDR_SMCR_9, APM_DDR_SMCR_9_DEFVAL);
set_reset_data( APM_DDR_SIR_9, APM_DDR_SIR_9_DEFVAL);
set_reset_data( APM_DDR_CR, APM_DDR_CR_DEFVAL);
set_reset_data( APM_DDR_WIDR, APM_DDR_WIDR_DEFVAL);
set_reset_data( APM_DDR_WIDMR, APM_DDR_WIDMR_DEFVAL);
set_reset_data( APM_DDR_RIDR, APM_DDR_RIDR_DEFVAL);
set_reset_data( APM_DDR_RIDMR, APM_DDR_RIDMR_DEFVAL);
set_reset_data( APM_DDR_FECR, APM_DDR_FECR_DEFVAL);
set_reset_data( APM_DDR_SWDR, APM_DDR_SWDR_DEFVAL);
set_reset_data( APM_INTC_OCM_GCCR_H, APM_INTC_OCM_GCCR_H_DEFVAL);
set_reset_data( APM_INTC_OCM_GCCR_L, APM_INTC_OCM_GCCR_L_DEFVAL);
set_reset_data( APM_INTC_OCM_SIR, APM_INTC_OCM_SIR_DEFVAL);
set_reset_data( APM_INTC_OCM_SICR, APM_INTC_OCM_SICR_DEFVAL);
set_reset_data( APM_INTC_OCM_SISR, APM_INTC_OCM_SISR_DEFVAL);
set_reset_data( APM_INTC_OCM_GIER, APM_INTC_OCM_GIER_DEFVAL);
set_reset_data( APM_INTC_OCM_IER, APM_INTC_OCM_IER_DEFVAL);
set_reset_data( APM_INTC_OCM_ISR, APM_INTC_OCM_ISR_DEFVAL);
set_reset_data( APM_INTC_OCM_MSR_0, APM_INTC_OCM_MSR_0_DEFVAL);
set_reset_data( APM_INTC_OCM_MSR_1, APM_INTC_OCM_MSR_1_DEFVAL);
set_reset_data( APM_INTC_OCM_MSR_2, APM_INTC_OCM_MSR_2_DEFVAL);
set_reset_data( APM_INTC_OCM_MCR_0, APM_INTC_OCM_MCR_0_DEFVAL);
set_reset_data( APM_INTC_OCM_IR_0, APM_INTC_OCM_IR_0_DEFVAL);
set_reset_data( APM_INTC_OCM_RR_0, APM_INTC_OCM_RR_0_DEFVAL);
set_reset_data( APM_INTC_OCM_MCLER_0, APM_INTC_OCM_MCLER_0_DEFVAL);
set_reset_data( APM_INTC_OCM_MCR_1, APM_INTC_OCM_MCR_1_DEFVAL);
set_reset_data( APM_INTC_OCM_IR_1, APM_INTC_OCM_IR_1_DEFVAL);
set_reset_data( APM_INTC_OCM_RR_1, APM_INTC_OCM_RR_1_DEFVAL);
set_reset_data( APM_INTC_OCM_MCLER_1, APM_INTC_OCM_MCLER_1_DEFVAL);
set_reset_data( APM_INTC_OCM_MCR_2, APM_INTC_OCM_MCR_2_DEFVAL);
set_reset_data( APM_INTC_OCM_IR_2, APM_INTC_OCM_IR_2_DEFVAL);
set_reset_data( APM_INTC_OCM_RR_2, APM_INTC_OCM_RR_2_DEFVAL);
set_reset_data( APM_INTC_OCM_MCLER_2, APM_INTC_OCM_MCLER_2_DEFVAL);
set_reset_data( APM_INTC_OCM_MCR_3, APM_INTC_OCM_MCR_3_DEFVAL);
set_reset_data( APM_INTC_OCM_IR_3, APM_INTC_OCM_IR_3_DEFVAL);
set_reset_data( APM_INTC_OCM_RR_3, APM_INTC_OCM_RR_3_DEFVAL);
set_reset_data( APM_INTC_OCM_MCLER_3, APM_INTC_OCM_MCLER_3_DEFVAL);
set_reset_data( APM_INTC_OCM_MCR_4, APM_INTC_OCM_MCR_4_DEFVAL);
set_reset_data( APM_INTC_OCM_IR_4, APM_INTC_OCM_IR_4_DEFVAL);
set_reset_data( APM_INTC_OCM_RR_4, APM_INTC_OCM_RR_4_DEFVAL);
set_reset_data( APM_INTC_OCM_MCLER_4, APM_INTC_OCM_MCLER_4_DEFVAL);
set_reset_data( APM_INTC_OCM_MCR_5, APM_INTC_OCM_MCR_5_DEFVAL);
set_reset_data( APM_INTC_OCM_IR_5, APM_INTC_OCM_IR_5_DEFVAL);
set_reset_data( APM_INTC_OCM_RR_5, APM_INTC_OCM_RR_5_DEFVAL);
set_reset_data( APM_INTC_OCM_MCLER_5, APM_INTC_OCM_MCLER_5_DEFVAL);
set_reset_data( APM_INTC_OCM_MCR_6, APM_INTC_OCM_MCR_6_DEFVAL);
set_reset_data( APM_INTC_OCM_IR_6, APM_INTC_OCM_IR_6_DEFVAL);
set_reset_data( APM_INTC_OCM_RR_6, APM_INTC_OCM_RR_6_DEFVAL);
set_reset_data( APM_INTC_OCM_MCLER_6, APM_INTC_OCM_MCLER_6_DEFVAL);
set_reset_data( APM_INTC_OCM_MCR_7, APM_INTC_OCM_MCR_7_DEFVAL);
set_reset_data( APM_INTC_OCM_IR_7, APM_INTC_OCM_IR_7_DEFVAL);
set_reset_data( APM_INTC_OCM_RR_7, APM_INTC_OCM_RR_7_DEFVAL);
set_reset_data( APM_INTC_OCM_MCLER_7, APM_INTC_OCM_MCLER_7_DEFVAL);
set_reset_data( APM_INTC_OCM_SMCR_0, APM_INTC_OCM_SMCR_0_DEFVAL);
set_reset_data( APM_INTC_OCM_SIR_0, APM_INTC_OCM_SIR_0_DEFVAL);
set_reset_data( APM_INTC_OCM_SMCR_1, APM_INTC_OCM_SMCR_1_DEFVAL);
set_reset_data( APM_INTC_OCM_SIR_1, APM_INTC_OCM_SIR_1_DEFVAL);
set_reset_data( APM_INTC_OCM_SMCR_2, APM_INTC_OCM_SMCR_2_DEFVAL);
set_reset_data( APM_INTC_OCM_SIR_2, APM_INTC_OCM_SIR_2_DEFVAL);
set_reset_data( APM_INTC_OCM_SMCR_3, APM_INTC_OCM_SMCR_3_DEFVAL);
set_reset_data( APM_INTC_OCM_SIR_3, APM_INTC_OCM_SIR_3_DEFVAL);
set_reset_data( APM_INTC_OCM_SMCR_4, APM_INTC_OCM_SMCR_4_DEFVAL);
set_reset_data( APM_INTC_OCM_SIR_4, APM_INTC_OCM_SIR_4_DEFVAL);
set_reset_data( APM_INTC_OCM_SMCR_5, APM_INTC_OCM_SMCR_5_DEFVAL);
set_reset_data( APM_INTC_OCM_SIR_5, APM_INTC_OCM_SIR_5_DEFVAL);
set_reset_data( APM_INTC_OCM_SMCR_6, APM_INTC_OCM_SMCR_6_DEFVAL);
set_reset_data( APM_INTC_OCM_SIR_6, APM_INTC_OCM_SIR_6_DEFVAL);
set_reset_data( APM_INTC_OCM_SMCR_7, APM_INTC_OCM_SMCR_7_DEFVAL);
set_reset_data( APM_INTC_OCM_SIR_7, APM_INTC_OCM_SIR_7_DEFVAL);
set_reset_data( APM_INTC_OCM_CR, APM_INTC_OCM_CR_DEFVAL);
set_reset_data( APM_INTC_OCM_WIDR, APM_INTC_OCM_WIDR_DEFVAL);
set_reset_data( APM_INTC_OCM_WIDMR, APM_INTC_OCM_WIDMR_DEFVAL);
set_reset_data( APM_INTC_OCM_RIDR, APM_INTC_OCM_RIDR_DEFVAL);
set_reset_data( APM_INTC_OCM_RIDMR, APM_INTC_OCM_RIDMR_DEFVAL);
set_reset_data( APM_INTC_OCM_FECR, APM_INTC_OCM_FECR_DEFVAL);
set_reset_data( APM_INTC_OCM_SWDR, APM_INTC_OCM_SWDR_DEFVAL);
set_reset_data( APM_LPD_FPD_GCCR_H, APM_LPD_FPD_GCCR_H_DEFVAL);
set_reset_data( APM_LPD_FPD_GCCR_L, APM_LPD_FPD_GCCR_L_DEFVAL);
set_reset_data( APM_LPD_FPD_SIR, APM_LPD_FPD_SIR_DEFVAL);
set_reset_data( APM_LPD_FPD_SICR, APM_LPD_FPD_SICR_DEFVAL);
set_reset_data( APM_LPD_FPD_SISR, APM_LPD_FPD_SISR_DEFVAL);
set_reset_data( APM_LPD_FPD_GIER, APM_LPD_FPD_GIER_DEFVAL);
set_reset_data( APM_LPD_FPD_IER, APM_LPD_FPD_IER_DEFVAL);
set_reset_data( APM_LPD_FPD_ISR, APM_LPD_FPD_ISR_DEFVAL);
set_reset_data( APM_LPD_FPD_MSR_0, APM_LPD_FPD_MSR_0_DEFVAL);
set_reset_data( APM_LPD_FPD_MSR_1, APM_LPD_FPD_MSR_1_DEFVAL);
set_reset_data( APM_LPD_FPD_MSR_2, APM_LPD_FPD_MSR_2_DEFVAL);
set_reset_data( APM_LPD_FPD_MCR_0, APM_LPD_FPD_MCR_0_DEFVAL);
set_reset_data( APM_LPD_FPD_IR_0, APM_LPD_FPD_IR_0_DEFVAL);
set_reset_data( APM_LPD_FPD_RR_0, APM_LPD_FPD_RR_0_DEFVAL);
set_reset_data( APM_LPD_FPD_MCLER_0, APM_LPD_FPD_MCLER_0_DEFVAL);
set_reset_data( APM_LPD_FPD_MCR_1, APM_LPD_FPD_MCR_1_DEFVAL);
set_reset_data( APM_LPD_FPD_IR_1, APM_LPD_FPD_IR_1_DEFVAL);
set_reset_data( APM_LPD_FPD_RR_1, APM_LPD_FPD_RR_1_DEFVAL);
set_reset_data( APM_LPD_FPD_MCLER_1, APM_LPD_FPD_MCLER_1_DEFVAL);
set_reset_data( APM_LPD_FPD_MCR_2, APM_LPD_FPD_MCR_2_DEFVAL);
set_reset_data( APM_LPD_FPD_IR_2, APM_LPD_FPD_IR_2_DEFVAL);
set_reset_data( APM_LPD_FPD_RR_2, APM_LPD_FPD_RR_2_DEFVAL);
set_reset_data( APM_LPD_FPD_MCLER_2, APM_LPD_FPD_MCLER_2_DEFVAL);
set_reset_data( APM_LPD_FPD_MCR_3, APM_LPD_FPD_MCR_3_DEFVAL);
set_reset_data( APM_LPD_FPD_IR_3, APM_LPD_FPD_IR_3_DEFVAL);
set_reset_data( APM_LPD_FPD_RR_3, APM_LPD_FPD_RR_3_DEFVAL);
set_reset_data( APM_LPD_FPD_MCLER_3, APM_LPD_FPD_MCLER_3_DEFVAL);
set_reset_data( APM_LPD_FPD_MCR_4, APM_LPD_FPD_MCR_4_DEFVAL);
set_reset_data( APM_LPD_FPD_IR_4, APM_LPD_FPD_IR_4_DEFVAL);
set_reset_data( APM_LPD_FPD_RR_4, APM_LPD_FPD_RR_4_DEFVAL);
set_reset_data( APM_LPD_FPD_MCLER_4, APM_LPD_FPD_MCLER_4_DEFVAL);
set_reset_data( APM_LPD_FPD_MCR_5, APM_LPD_FPD_MCR_5_DEFVAL);
set_reset_data( APM_LPD_FPD_IR_5, APM_LPD_FPD_IR_5_DEFVAL);
set_reset_data( APM_LPD_FPD_RR_5, APM_LPD_FPD_RR_5_DEFVAL);
set_reset_data( APM_LPD_FPD_MCLER_5, APM_LPD_FPD_MCLER_5_DEFVAL);
set_reset_data( APM_LPD_FPD_MCR_6, APM_LPD_FPD_MCR_6_DEFVAL);
set_reset_data( APM_LPD_FPD_IR_6, APM_LPD_FPD_IR_6_DEFVAL);
set_reset_data( APM_LPD_FPD_RR_6, APM_LPD_FPD_RR_6_DEFVAL);
set_reset_data( APM_LPD_FPD_MCLER_6, APM_LPD_FPD_MCLER_6_DEFVAL);
set_reset_data( APM_LPD_FPD_MCR_7, APM_LPD_FPD_MCR_7_DEFVAL);
set_reset_data( APM_LPD_FPD_IR_7, APM_LPD_FPD_IR_7_DEFVAL);
set_reset_data( APM_LPD_FPD_RR_7, APM_LPD_FPD_RR_7_DEFVAL);
set_reset_data( APM_LPD_FPD_MCLER_7, APM_LPD_FPD_MCLER_7_DEFVAL);
set_reset_data( APM_LPD_FPD_SMCR_0, APM_LPD_FPD_SMCR_0_DEFVAL);
set_reset_data( APM_LPD_FPD_SIR_0, APM_LPD_FPD_SIR_0_DEFVAL);
set_reset_data( APM_LPD_FPD_SMCR_1, APM_LPD_FPD_SMCR_1_DEFVAL);
set_reset_data( APM_LPD_FPD_SIR_1, APM_LPD_FPD_SIR_1_DEFVAL);
set_reset_data( APM_LPD_FPD_SMCR_2, APM_LPD_FPD_SMCR_2_DEFVAL);
set_reset_data( APM_LPD_FPD_SIR_2, APM_LPD_FPD_SIR_2_DEFVAL);
set_reset_data( APM_LPD_FPD_SMCR_3, APM_LPD_FPD_SMCR_3_DEFVAL);
set_reset_data( APM_LPD_FPD_SIR_3, APM_LPD_FPD_SIR_3_DEFVAL);
set_reset_data( APM_LPD_FPD_SMCR_4, APM_LPD_FPD_SMCR_4_DEFVAL);
set_reset_data( APM_LPD_FPD_SIR_4, APM_LPD_FPD_SIR_4_DEFVAL);
set_reset_data( APM_LPD_FPD_SMCR_5, APM_LPD_FPD_SMCR_5_DEFVAL);
set_reset_data( APM_LPD_FPD_SIR_5, APM_LPD_FPD_SIR_5_DEFVAL);
set_reset_data( APM_LPD_FPD_SMCR_6, APM_LPD_FPD_SMCR_6_DEFVAL);
set_reset_data( APM_LPD_FPD_SIR_6, APM_LPD_FPD_SIR_6_DEFVAL);
set_reset_data( APM_LPD_FPD_SMCR_7, APM_LPD_FPD_SMCR_7_DEFVAL);
set_reset_data( APM_LPD_FPD_SIR_7, APM_LPD_FPD_SIR_7_DEFVAL);
set_reset_data( APM_LPD_FPD_CR, APM_LPD_FPD_CR_DEFVAL);
set_reset_data( APM_LPD_FPD_WIDR, APM_LPD_FPD_WIDR_DEFVAL);
set_reset_data( APM_LPD_FPD_WIDMR, APM_LPD_FPD_WIDMR_DEFVAL);
set_reset_data( APM_LPD_FPD_RIDR, APM_LPD_FPD_RIDR_DEFVAL);
set_reset_data( APM_LPD_FPD_RIDMR, APM_LPD_FPD_RIDMR_DEFVAL);
set_reset_data( APM_LPD_FPD_FECR, APM_LPD_FPD_FECR_DEFVAL);
set_reset_data( APM_LPD_FPD_SWDR, APM_LPD_FPD_SWDR_DEFVAL);
set_reset_data( APU_ERR_CTRL, APU_ERR_CTRL_DEFVAL);
set_reset_data( APU_ISR, APU_ISR_DEFVAL);
set_reset_data( APU_IMR, APU_IMR_DEFVAL);
set_reset_data( APU_IEN, APU_IEN_DEFVAL);
set_reset_data( APU_IDS, APU_IDS_DEFVAL);
set_reset_data( APU_CONFIG_0, APU_CONFIG_0_DEFVAL);
set_reset_data( APU_CONFIG_1, APU_CONFIG_1_DEFVAL);
set_reset_data( APU_RVBARADDR0L, APU_RVBARADDR0L_DEFVAL);
set_reset_data( APU_RVBARADDR0H, APU_RVBARADDR0H_DEFVAL);
set_reset_data( APU_RVBARADDR1L, APU_RVBARADDR1L_DEFVAL);
set_reset_data( APU_RVBARADDR1H, APU_RVBARADDR1H_DEFVAL);
set_reset_data( APU_RVBARADDR2L, APU_RVBARADDR2L_DEFVAL);
set_reset_data( APU_RVBARADDR2H, APU_RVBARADDR2H_DEFVAL);
set_reset_data( APU_RVBARADDR3L, APU_RVBARADDR3L_DEFVAL);
set_reset_data( APU_RVBARADDR3H, APU_RVBARADDR3H_DEFVAL);
set_reset_data( APU_ACE_CTRL, APU_ACE_CTRL_DEFVAL);
set_reset_data( APU_SNOOP_CTRL, APU_SNOOP_CTRL_DEFVAL);
set_reset_data( APU_PWRCTL, APU_PWRCTL_DEFVAL);
set_reset_data( APU_PWRSTAT, APU_PWRSTAT_DEFVAL);
set_reset_data( APU_ECO, APU_ECO_DEFVAL);
set_reset_data( APU_RAM_ADJ_0, APU_RAM_ADJ_0_DEFVAL);
set_reset_data( APU_RAM_ADJ_1, APU_RAM_ADJ_1_DEFVAL);
set_reset_data( APU_RAM_ADJ_2, APU_RAM_ADJ_2_DEFVAL);
set_reset_data( APU_RAM_ADJ_3, APU_RAM_ADJ_3_DEFVAL);
set_reset_data( APU_XPD_REG0, APU_XPD_REG0_DEFVAL);
set_reset_data( APU_XPD_REG1, APU_XPD_REG1_DEFVAL);
set_reset_data( APU_XPD_CTRL0, APU_XPD_CTRL0_DEFVAL);
set_reset_data( APU_XPD_CTRL1, APU_XPD_CTRL1_DEFVAL);
set_reset_data( APU_XPD_CTRL2, APU_XPD_CTRL2_DEFVAL);
set_reset_data( APU_XPD_CTRL3, APU_XPD_CTRL3_DEFVAL);
set_reset_data( APU_XPD_SOFT_RST, APU_XPD_SOFT_RST_DEFVAL);
set_reset_data( APU_XPD_STAT, APU_XPD_STAT_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_SRC_Q_PTR_LO, AXIPCIE_DMA0_DMA_CHANNEL_SRC_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_SRC_Q_PTR_HI, AXIPCIE_DMA0_DMA_CHANNEL_SRC_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_SRC_Q_SIZE, AXIPCIE_DMA0_DMA_CHANNEL_SRC_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_SRC_Q_LIMIT, AXIPCIE_DMA0_DMA_CHANNEL_SRC_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_DST_Q_PTR_LO, AXIPCIE_DMA0_DMA_CHANNEL_DST_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_DST_Q_PTR_HI, AXIPCIE_DMA0_DMA_CHANNEL_DST_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_DST_Q_SIZE, AXIPCIE_DMA0_DMA_CHANNEL_DST_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_DST_Q_LIMIT, AXIPCIE_DMA0_DMA_CHANNEL_DST_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_STAS_Q_PTR_LO, AXIPCIE_DMA0_DMA_CHANNEL_STAS_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_STAS_Q_PTR_HI, AXIPCIE_DMA0_DMA_CHANNEL_STAS_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_STAS_Q_SIZE, AXIPCIE_DMA0_DMA_CHANNEL_STAS_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_STAS_Q_LIMIT, AXIPCIE_DMA0_DMA_CHANNEL_STAS_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_STAD_Q_PTR_LO, AXIPCIE_DMA0_DMA_CHANNEL_STAD_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_STAD_Q_PTR_HI, AXIPCIE_DMA0_DMA_CHANNEL_STAD_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_STAD_Q_SIZE, AXIPCIE_DMA0_DMA_CHANNEL_STAD_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_STAD_Q_LIMIT, AXIPCIE_DMA0_DMA_CHANNEL_STAD_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_SRC_Q_NEXT, AXIPCIE_DMA0_DMA_CHANNEL_SRC_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_DST_Q_NEXT, AXIPCIE_DMA0_DMA_CHANNEL_DST_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_STAS_Q_NEXT, AXIPCIE_DMA0_DMA_CHANNEL_STAS_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_STAD_Q_NEXT, AXIPCIE_DMA0_DMA_CHANNEL_STAD_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_SCRATCH0, AXIPCIE_DMA0_DMA_CHANNEL_SCRATCH0_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_SCRATCH1, AXIPCIE_DMA0_DMA_CHANNEL_SCRATCH1_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_SCRATCH2, AXIPCIE_DMA0_DMA_CHANNEL_SCRATCH2_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_SCRATCH3, AXIPCIE_DMA0_DMA_CHANNEL_SCRATCH3_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_PCIE_INTERRUPT_CONTROL, AXIPCIE_DMA0_DMA_CHANNEL_PCIE_INTERRUPT_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_PCIE_INTERRUPT_STATUS, AXIPCIE_DMA0_DMA_CHANNEL_PCIE_INTERRUPT_STATUS_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_AXI_INTERRUPT_CONTROL, AXIPCIE_DMA0_DMA_CHANNEL_AXI_INTERRUPT_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_AXI_INTERRUPT_STATUS, AXIPCIE_DMA0_DMA_CHANNEL_AXI_INTERRUPT_STATUS_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_PCIE_INTERRUPT_ASSERT, AXIPCIE_DMA0_DMA_CHANNEL_PCIE_INTERRUPT_ASSERT_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_AXI_INTERRUPT_ASSERT, AXIPCIE_DMA0_DMA_CHANNEL_AXI_INTERRUPT_ASSERT_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_DMA_CONTROL, AXIPCIE_DMA0_DMA_CHANNEL_DMA_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA0_DMA_CHANNEL_DMA_STATUS, AXIPCIE_DMA0_DMA_CHANNEL_DMA_STATUS_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_SRC_Q_PTR_LO, AXIPCIE_DMA1_DMA_CHANNEL_SRC_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_SRC_Q_PTR_HI, AXIPCIE_DMA1_DMA_CHANNEL_SRC_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_SRC_Q_SIZE, AXIPCIE_DMA1_DMA_CHANNEL_SRC_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_SRC_Q_LIMIT, AXIPCIE_DMA1_DMA_CHANNEL_SRC_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_DST_Q_PTR_LO, AXIPCIE_DMA1_DMA_CHANNEL_DST_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_DST_Q_PTR_HI, AXIPCIE_DMA1_DMA_CHANNEL_DST_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_DST_Q_SIZE, AXIPCIE_DMA1_DMA_CHANNEL_DST_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_DST_Q_LIMIT, AXIPCIE_DMA1_DMA_CHANNEL_DST_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_STAS_Q_PTR_LO, AXIPCIE_DMA1_DMA_CHANNEL_STAS_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_STAS_Q_PTR_HI, AXIPCIE_DMA1_DMA_CHANNEL_STAS_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_STAS_Q_SIZE, AXIPCIE_DMA1_DMA_CHANNEL_STAS_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_STAS_Q_LIMIT, AXIPCIE_DMA1_DMA_CHANNEL_STAS_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_STAD_Q_PTR_LO, AXIPCIE_DMA1_DMA_CHANNEL_STAD_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_STAD_Q_PTR_HI, AXIPCIE_DMA1_DMA_CHANNEL_STAD_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_STAD_Q_SIZE, AXIPCIE_DMA1_DMA_CHANNEL_STAD_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_STAD_Q_LIMIT, AXIPCIE_DMA1_DMA_CHANNEL_STAD_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_SRC_Q_NEXT, AXIPCIE_DMA1_DMA_CHANNEL_SRC_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_DST_Q_NEXT, AXIPCIE_DMA1_DMA_CHANNEL_DST_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_STAS_Q_NEXT, AXIPCIE_DMA1_DMA_CHANNEL_STAS_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_STAD_Q_NEXT, AXIPCIE_DMA1_DMA_CHANNEL_STAD_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_SCRATCH0, AXIPCIE_DMA1_DMA_CHANNEL_SCRATCH0_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_SCRATCH1, AXIPCIE_DMA1_DMA_CHANNEL_SCRATCH1_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_SCRATCH2, AXIPCIE_DMA1_DMA_CHANNEL_SCRATCH2_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_SCRATCH3, AXIPCIE_DMA1_DMA_CHANNEL_SCRATCH3_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_PCIE_INTERRUPT_CONTROL, AXIPCIE_DMA1_DMA_CHANNEL_PCIE_INTERRUPT_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_PCIE_INTERRUPT_STATUS, AXIPCIE_DMA1_DMA_CHANNEL_PCIE_INTERRUPT_STATUS_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_AXI_INTERRUPT_CONTROL, AXIPCIE_DMA1_DMA_CHANNEL_AXI_INTERRUPT_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_AXI_INTERRUPT_STATUS, AXIPCIE_DMA1_DMA_CHANNEL_AXI_INTERRUPT_STATUS_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_PCIE_INTERRUPT_ASSERT, AXIPCIE_DMA1_DMA_CHANNEL_PCIE_INTERRUPT_ASSERT_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_AXI_INTERRUPT_ASSERT, AXIPCIE_DMA1_DMA_CHANNEL_AXI_INTERRUPT_ASSERT_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_DMA_CONTROL, AXIPCIE_DMA1_DMA_CHANNEL_DMA_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA1_DMA_CHANNEL_DMA_STATUS, AXIPCIE_DMA1_DMA_CHANNEL_DMA_STATUS_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_SRC_Q_PTR_LO, AXIPCIE_DMA2_DMA_CHANNEL_SRC_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_SRC_Q_PTR_HI, AXIPCIE_DMA2_DMA_CHANNEL_SRC_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_SRC_Q_SIZE, AXIPCIE_DMA2_DMA_CHANNEL_SRC_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_SRC_Q_LIMIT, AXIPCIE_DMA2_DMA_CHANNEL_SRC_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_DST_Q_PTR_LO, AXIPCIE_DMA2_DMA_CHANNEL_DST_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_DST_Q_PTR_HI, AXIPCIE_DMA2_DMA_CHANNEL_DST_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_DST_Q_SIZE, AXIPCIE_DMA2_DMA_CHANNEL_DST_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_DST_Q_LIMIT, AXIPCIE_DMA2_DMA_CHANNEL_DST_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_STAS_Q_PTR_LO, AXIPCIE_DMA2_DMA_CHANNEL_STAS_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_STAS_Q_PTR_HI, AXIPCIE_DMA2_DMA_CHANNEL_STAS_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_STAS_Q_SIZE, AXIPCIE_DMA2_DMA_CHANNEL_STAS_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_STAS_Q_LIMIT, AXIPCIE_DMA2_DMA_CHANNEL_STAS_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_STAD_Q_PTR_LO, AXIPCIE_DMA2_DMA_CHANNEL_STAD_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_STAD_Q_PTR_HI, AXIPCIE_DMA2_DMA_CHANNEL_STAD_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_STAD_Q_SIZE, AXIPCIE_DMA2_DMA_CHANNEL_STAD_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_STAD_Q_LIMIT, AXIPCIE_DMA2_DMA_CHANNEL_STAD_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_SRC_Q_NEXT, AXIPCIE_DMA2_DMA_CHANNEL_SRC_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_DST_Q_NEXT, AXIPCIE_DMA2_DMA_CHANNEL_DST_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_STAS_Q_NEXT, AXIPCIE_DMA2_DMA_CHANNEL_STAS_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_STAD_Q_NEXT, AXIPCIE_DMA2_DMA_CHANNEL_STAD_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_SCRATCH0, AXIPCIE_DMA2_DMA_CHANNEL_SCRATCH0_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_SCRATCH1, AXIPCIE_DMA2_DMA_CHANNEL_SCRATCH1_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_SCRATCH2, AXIPCIE_DMA2_DMA_CHANNEL_SCRATCH2_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_SCRATCH3, AXIPCIE_DMA2_DMA_CHANNEL_SCRATCH3_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_PCIE_INTERRUPT_CONTROL, AXIPCIE_DMA2_DMA_CHANNEL_PCIE_INTERRUPT_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_PCIE_INTERRUPT_STATUS, AXIPCIE_DMA2_DMA_CHANNEL_PCIE_INTERRUPT_STATUS_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_AXI_INTERRUPT_CONTROL, AXIPCIE_DMA2_DMA_CHANNEL_AXI_INTERRUPT_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_AXI_INTERRUPT_STATUS, AXIPCIE_DMA2_DMA_CHANNEL_AXI_INTERRUPT_STATUS_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_PCIE_INTERRUPT_ASSERT, AXIPCIE_DMA2_DMA_CHANNEL_PCIE_INTERRUPT_ASSERT_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_AXI_INTERRUPT_ASSERT, AXIPCIE_DMA2_DMA_CHANNEL_AXI_INTERRUPT_ASSERT_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_DMA_CONTROL, AXIPCIE_DMA2_DMA_CHANNEL_DMA_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA2_DMA_CHANNEL_DMA_STATUS, AXIPCIE_DMA2_DMA_CHANNEL_DMA_STATUS_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_SRC_Q_PTR_LO, AXIPCIE_DMA3_DMA_CHANNEL_SRC_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_SRC_Q_PTR_HI, AXIPCIE_DMA3_DMA_CHANNEL_SRC_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_SRC_Q_SIZE, AXIPCIE_DMA3_DMA_CHANNEL_SRC_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_SRC_Q_LIMIT, AXIPCIE_DMA3_DMA_CHANNEL_SRC_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_DST_Q_PTR_LO, AXIPCIE_DMA3_DMA_CHANNEL_DST_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_DST_Q_PTR_HI, AXIPCIE_DMA3_DMA_CHANNEL_DST_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_DST_Q_SIZE, AXIPCIE_DMA3_DMA_CHANNEL_DST_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_DST_Q_LIMIT, AXIPCIE_DMA3_DMA_CHANNEL_DST_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_STAS_Q_PTR_LO, AXIPCIE_DMA3_DMA_CHANNEL_STAS_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_STAS_Q_PTR_HI, AXIPCIE_DMA3_DMA_CHANNEL_STAS_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_STAS_Q_SIZE, AXIPCIE_DMA3_DMA_CHANNEL_STAS_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_STAS_Q_LIMIT, AXIPCIE_DMA3_DMA_CHANNEL_STAS_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_STAD_Q_PTR_LO, AXIPCIE_DMA3_DMA_CHANNEL_STAD_Q_PTR_LO_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_STAD_Q_PTR_HI, AXIPCIE_DMA3_DMA_CHANNEL_STAD_Q_PTR_HI_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_STAD_Q_SIZE, AXIPCIE_DMA3_DMA_CHANNEL_STAD_Q_SIZE_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_STAD_Q_LIMIT, AXIPCIE_DMA3_DMA_CHANNEL_STAD_Q_LIMIT_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_SRC_Q_NEXT, AXIPCIE_DMA3_DMA_CHANNEL_SRC_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_DST_Q_NEXT, AXIPCIE_DMA3_DMA_CHANNEL_DST_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_STAS_Q_NEXT, AXIPCIE_DMA3_DMA_CHANNEL_STAS_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_STAD_Q_NEXT, AXIPCIE_DMA3_DMA_CHANNEL_STAD_Q_NEXT_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_SCRATCH0, AXIPCIE_DMA3_DMA_CHANNEL_SCRATCH0_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_SCRATCH1, AXIPCIE_DMA3_DMA_CHANNEL_SCRATCH1_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_SCRATCH2, AXIPCIE_DMA3_DMA_CHANNEL_SCRATCH2_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_SCRATCH3, AXIPCIE_DMA3_DMA_CHANNEL_SCRATCH3_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_PCIE_INTERRUPT_CONTROL, AXIPCIE_DMA3_DMA_CHANNEL_PCIE_INTERRUPT_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_PCIE_INTERRUPT_STATUS, AXIPCIE_DMA3_DMA_CHANNEL_PCIE_INTERRUPT_STATUS_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_AXI_INTERRUPT_CONTROL, AXIPCIE_DMA3_DMA_CHANNEL_AXI_INTERRUPT_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_AXI_INTERRUPT_STATUS, AXIPCIE_DMA3_DMA_CHANNEL_AXI_INTERRUPT_STATUS_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_PCIE_INTERRUPT_ASSERT, AXIPCIE_DMA3_DMA_CHANNEL_PCIE_INTERRUPT_ASSERT_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_AXI_INTERRUPT_ASSERT, AXIPCIE_DMA3_DMA_CHANNEL_AXI_INTERRUPT_ASSERT_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_DMA_CONTROL, AXIPCIE_DMA3_DMA_CHANNEL_DMA_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_DMA3_DMA_CHANNEL_DMA_STATUS, AXIPCIE_DMA3_DMA_CHANNEL_DMA_STATUS_DEFVAL);
set_reset_data( AXIPCIE_EGRESS0_TRAN_EGRESS_CAPABILITIES, AXIPCIE_EGRESS0_TRAN_EGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_EGRESS0_TRAN_EGRESS_STATUS, AXIPCIE_EGRESS0_TRAN_EGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_EGRESS0_TRAN_EGRESS_CONTROL, AXIPCIE_EGRESS0_TRAN_EGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_EGRESS0_TRAN_EGRESS_SRC_BASE_LO, AXIPCIE_EGRESS0_TRAN_EGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS0_TRAN_EGRESS_SRC_BASE_HI, AXIPCIE_EGRESS0_TRAN_EGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS0_TRAN_EGRESS_DST_BASE_LO, AXIPCIE_EGRESS0_TRAN_EGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS0_TRAN_EGRESS_DST_BASE_HI, AXIPCIE_EGRESS0_TRAN_EGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS1_TRAN_EGRESS_CAPABILITIES, AXIPCIE_EGRESS1_TRAN_EGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_EGRESS1_TRAN_EGRESS_STATUS, AXIPCIE_EGRESS1_TRAN_EGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_EGRESS1_TRAN_EGRESS_CONTROL, AXIPCIE_EGRESS1_TRAN_EGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_EGRESS1_TRAN_EGRESS_SRC_BASE_LO, AXIPCIE_EGRESS1_TRAN_EGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS1_TRAN_EGRESS_SRC_BASE_HI, AXIPCIE_EGRESS1_TRAN_EGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS1_TRAN_EGRESS_DST_BASE_LO, AXIPCIE_EGRESS1_TRAN_EGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS1_TRAN_EGRESS_DST_BASE_HI, AXIPCIE_EGRESS1_TRAN_EGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS2_TRAN_EGRESS_CAPABILITIES, AXIPCIE_EGRESS2_TRAN_EGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_EGRESS2_TRAN_EGRESS_STATUS, AXIPCIE_EGRESS2_TRAN_EGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_EGRESS2_TRAN_EGRESS_CONTROL, AXIPCIE_EGRESS2_TRAN_EGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_EGRESS2_TRAN_EGRESS_SRC_BASE_LO, AXIPCIE_EGRESS2_TRAN_EGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS2_TRAN_EGRESS_SRC_BASE_HI, AXIPCIE_EGRESS2_TRAN_EGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS2_TRAN_EGRESS_DST_BASE_LO, AXIPCIE_EGRESS2_TRAN_EGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS2_TRAN_EGRESS_DST_BASE_HI, AXIPCIE_EGRESS2_TRAN_EGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS3_TRAN_EGRESS_CAPABILITIES, AXIPCIE_EGRESS3_TRAN_EGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_EGRESS3_TRAN_EGRESS_STATUS, AXIPCIE_EGRESS3_TRAN_EGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_EGRESS3_TRAN_EGRESS_CONTROL, AXIPCIE_EGRESS3_TRAN_EGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_EGRESS3_TRAN_EGRESS_SRC_BASE_LO, AXIPCIE_EGRESS3_TRAN_EGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS3_TRAN_EGRESS_SRC_BASE_HI, AXIPCIE_EGRESS3_TRAN_EGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS3_TRAN_EGRESS_DST_BASE_LO, AXIPCIE_EGRESS3_TRAN_EGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS3_TRAN_EGRESS_DST_BASE_HI, AXIPCIE_EGRESS3_TRAN_EGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS4_TRAN_EGRESS_CAPABILITIES, AXIPCIE_EGRESS4_TRAN_EGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_EGRESS4_TRAN_EGRESS_STATUS, AXIPCIE_EGRESS4_TRAN_EGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_EGRESS4_TRAN_EGRESS_CONTROL, AXIPCIE_EGRESS4_TRAN_EGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_EGRESS4_TRAN_EGRESS_SRC_BASE_LO, AXIPCIE_EGRESS4_TRAN_EGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS4_TRAN_EGRESS_SRC_BASE_HI, AXIPCIE_EGRESS4_TRAN_EGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS4_TRAN_EGRESS_DST_BASE_LO, AXIPCIE_EGRESS4_TRAN_EGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS4_TRAN_EGRESS_DST_BASE_HI, AXIPCIE_EGRESS4_TRAN_EGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS5_TRAN_EGRESS_CAPABILITIES, AXIPCIE_EGRESS5_TRAN_EGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_EGRESS5_TRAN_EGRESS_STATUS, AXIPCIE_EGRESS5_TRAN_EGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_EGRESS5_TRAN_EGRESS_CONTROL, AXIPCIE_EGRESS5_TRAN_EGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_EGRESS5_TRAN_EGRESS_SRC_BASE_LO, AXIPCIE_EGRESS5_TRAN_EGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS5_TRAN_EGRESS_SRC_BASE_HI, AXIPCIE_EGRESS5_TRAN_EGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS5_TRAN_EGRESS_DST_BASE_LO, AXIPCIE_EGRESS5_TRAN_EGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS5_TRAN_EGRESS_DST_BASE_HI, AXIPCIE_EGRESS5_TRAN_EGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS6_TRAN_EGRESS_CAPABILITIES, AXIPCIE_EGRESS6_TRAN_EGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_EGRESS6_TRAN_EGRESS_STATUS, AXIPCIE_EGRESS6_TRAN_EGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_EGRESS6_TRAN_EGRESS_CONTROL, AXIPCIE_EGRESS6_TRAN_EGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_EGRESS6_TRAN_EGRESS_SRC_BASE_LO, AXIPCIE_EGRESS6_TRAN_EGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS6_TRAN_EGRESS_SRC_BASE_HI, AXIPCIE_EGRESS6_TRAN_EGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS6_TRAN_EGRESS_DST_BASE_LO, AXIPCIE_EGRESS6_TRAN_EGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS6_TRAN_EGRESS_DST_BASE_HI, AXIPCIE_EGRESS6_TRAN_EGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS7_TRAN_EGRESS_CAPABILITIES, AXIPCIE_EGRESS7_TRAN_EGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_EGRESS7_TRAN_EGRESS_STATUS, AXIPCIE_EGRESS7_TRAN_EGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_EGRESS7_TRAN_EGRESS_CONTROL, AXIPCIE_EGRESS7_TRAN_EGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_EGRESS7_TRAN_EGRESS_SRC_BASE_LO, AXIPCIE_EGRESS7_TRAN_EGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS7_TRAN_EGRESS_SRC_BASE_HI, AXIPCIE_EGRESS7_TRAN_EGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_EGRESS7_TRAN_EGRESS_DST_BASE_LO, AXIPCIE_EGRESS7_TRAN_EGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_EGRESS7_TRAN_EGRESS_DST_BASE_HI, AXIPCIE_EGRESS7_TRAN_EGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS0_TRAN_INGRESS_CAPABILITIES, AXIPCIE_INGRESS0_TRAN_INGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_INGRESS0_TRAN_INGRESS_STATUS, AXIPCIE_INGRESS0_TRAN_INGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_INGRESS0_TRAN_INGRESS_CONTROL, AXIPCIE_INGRESS0_TRAN_INGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_INGRESS0_TRAN_INGRESS_SRC_BASE_LO, AXIPCIE_INGRESS0_TRAN_INGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS0_TRAN_INGRESS_SRC_BASE_HI, AXIPCIE_INGRESS0_TRAN_INGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS0_TRAN_INGRESS_DST_BASE_LO, AXIPCIE_INGRESS0_TRAN_INGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS0_TRAN_INGRESS_DST_BASE_HI, AXIPCIE_INGRESS0_TRAN_INGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS1_TRAN_INGRESS_CAPABILITIES, AXIPCIE_INGRESS1_TRAN_INGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_INGRESS1_TRAN_INGRESS_STATUS, AXIPCIE_INGRESS1_TRAN_INGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_INGRESS1_TRAN_INGRESS_CONTROL, AXIPCIE_INGRESS1_TRAN_INGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_INGRESS1_TRAN_INGRESS_SRC_BASE_LO, AXIPCIE_INGRESS1_TRAN_INGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS1_TRAN_INGRESS_SRC_BASE_HI, AXIPCIE_INGRESS1_TRAN_INGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS1_TRAN_INGRESS_DST_BASE_LO, AXIPCIE_INGRESS1_TRAN_INGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS1_TRAN_INGRESS_DST_BASE_HI, AXIPCIE_INGRESS1_TRAN_INGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS2_TRAN_INGRESS_CAPABILITIES, AXIPCIE_INGRESS2_TRAN_INGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_INGRESS2_TRAN_INGRESS_STATUS, AXIPCIE_INGRESS2_TRAN_INGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_INGRESS2_TRAN_INGRESS_CONTROL, AXIPCIE_INGRESS2_TRAN_INGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_INGRESS2_TRAN_INGRESS_SRC_BASE_LO, AXIPCIE_INGRESS2_TRAN_INGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS2_TRAN_INGRESS_SRC_BASE_HI, AXIPCIE_INGRESS2_TRAN_INGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS2_TRAN_INGRESS_DST_BASE_LO, AXIPCIE_INGRESS2_TRAN_INGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS2_TRAN_INGRESS_DST_BASE_HI, AXIPCIE_INGRESS2_TRAN_INGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS3_TRAN_INGRESS_CAPABILITIES, AXIPCIE_INGRESS3_TRAN_INGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_INGRESS3_TRAN_INGRESS_STATUS, AXIPCIE_INGRESS3_TRAN_INGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_INGRESS3_TRAN_INGRESS_CONTROL, AXIPCIE_INGRESS3_TRAN_INGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_INGRESS3_TRAN_INGRESS_SRC_BASE_LO, AXIPCIE_INGRESS3_TRAN_INGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS3_TRAN_INGRESS_SRC_BASE_HI, AXIPCIE_INGRESS3_TRAN_INGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS3_TRAN_INGRESS_DST_BASE_LO, AXIPCIE_INGRESS3_TRAN_INGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS3_TRAN_INGRESS_DST_BASE_HI, AXIPCIE_INGRESS3_TRAN_INGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS4_TRAN_INGRESS_CAPABILITIES, AXIPCIE_INGRESS4_TRAN_INGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_INGRESS4_TRAN_INGRESS_STATUS, AXIPCIE_INGRESS4_TRAN_INGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_INGRESS4_TRAN_INGRESS_CONTROL, AXIPCIE_INGRESS4_TRAN_INGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_INGRESS4_TRAN_INGRESS_SRC_BASE_LO, AXIPCIE_INGRESS4_TRAN_INGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS4_TRAN_INGRESS_SRC_BASE_HI, AXIPCIE_INGRESS4_TRAN_INGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS4_TRAN_INGRESS_DST_BASE_LO, AXIPCIE_INGRESS4_TRAN_INGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS4_TRAN_INGRESS_DST_BASE_HI, AXIPCIE_INGRESS4_TRAN_INGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS5_TRAN_INGRESS_CAPABILITIES, AXIPCIE_INGRESS5_TRAN_INGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_INGRESS5_TRAN_INGRESS_STATUS, AXIPCIE_INGRESS5_TRAN_INGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_INGRESS5_TRAN_INGRESS_CONTROL, AXIPCIE_INGRESS5_TRAN_INGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_INGRESS5_TRAN_INGRESS_SRC_BASE_LO, AXIPCIE_INGRESS5_TRAN_INGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS5_TRAN_INGRESS_SRC_BASE_HI, AXIPCIE_INGRESS5_TRAN_INGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS5_TRAN_INGRESS_DST_BASE_LO, AXIPCIE_INGRESS5_TRAN_INGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS5_TRAN_INGRESS_DST_BASE_HI, AXIPCIE_INGRESS5_TRAN_INGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS6_TRAN_INGRESS_CAPABILITIES, AXIPCIE_INGRESS6_TRAN_INGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_INGRESS6_TRAN_INGRESS_STATUS, AXIPCIE_INGRESS6_TRAN_INGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_INGRESS6_TRAN_INGRESS_CONTROL, AXIPCIE_INGRESS6_TRAN_INGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_INGRESS6_TRAN_INGRESS_SRC_BASE_LO, AXIPCIE_INGRESS6_TRAN_INGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS6_TRAN_INGRESS_SRC_BASE_HI, AXIPCIE_INGRESS6_TRAN_INGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS6_TRAN_INGRESS_DST_BASE_LO, AXIPCIE_INGRESS6_TRAN_INGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS6_TRAN_INGRESS_DST_BASE_HI, AXIPCIE_INGRESS6_TRAN_INGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS7_TRAN_INGRESS_CAPABILITIES, AXIPCIE_INGRESS7_TRAN_INGRESS_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_INGRESS7_TRAN_INGRESS_STATUS, AXIPCIE_INGRESS7_TRAN_INGRESS_STATUS_DEFVAL);
set_reset_data( AXIPCIE_INGRESS7_TRAN_INGRESS_CONTROL, AXIPCIE_INGRESS7_TRAN_INGRESS_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_INGRESS7_TRAN_INGRESS_SRC_BASE_LO, AXIPCIE_INGRESS7_TRAN_INGRESS_SRC_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS7_TRAN_INGRESS_SRC_BASE_HI, AXIPCIE_INGRESS7_TRAN_INGRESS_SRC_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_INGRESS7_TRAN_INGRESS_DST_BASE_LO, AXIPCIE_INGRESS7_TRAN_INGRESS_DST_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_INGRESS7_TRAN_INGRESS_DST_BASE_HI, AXIPCIE_INGRESS7_TRAN_INGRESS_DST_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_RX0, AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_RX0_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_RX1, AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_RX1_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_AXI_MASTER, AXIPCIE_MAIN_BRIDGE_CORE_CFG_AXI_MASTER_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_TX, AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_TX_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_INTERRUPT, AXIPCIE_MAIN_BRIDGE_CORE_CFG_INTERRUPT_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_RAM_DISABLE0, AXIPCIE_MAIN_BRIDGE_CORE_CFG_RAM_DISABLE0_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_RAM_DISABLE1, AXIPCIE_MAIN_BRIDGE_CORE_CFG_RAM_DISABLE1_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_RELAXED_ORDER, AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_RELAXED_ORDER_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_RX_MSG_FILTER, AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_RX_MSG_FILTER_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_RQ_REQ_ORDER, AXIPCIE_MAIN_BRIDGE_CORE_CFG_RQ_REQ_ORDER_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_CREDIT, AXIPCIE_MAIN_BRIDGE_CORE_CFG_PCIE_CREDIT_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_AXI_M_W_TICK_COUNT, AXIPCIE_MAIN_BRIDGE_CORE_CFG_AXI_M_W_TICK_COUNT_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_AXI_M_R_TICK_COUNT, AXIPCIE_MAIN_BRIDGE_CORE_CFG_AXI_M_R_TICK_COUNT_DEFVAL);
set_reset_data( AXIPCIE_MAIN_BRIDGE_CORE_CFG_CRS_RPL_TICK_COUNT, AXIPCIE_MAIN_BRIDGE_CORE_CFG_CRS_RPL_TICK_COUNT_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_BREG_CAPABILITIES, AXIPCIE_MAIN_E_BREG_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_BREG_STATUS, AXIPCIE_MAIN_E_BREG_STATUS_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_BREG_CONTROL, AXIPCIE_MAIN_E_BREG_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_BREG_BASE_LO, AXIPCIE_MAIN_E_BREG_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_BREG_BASE_HI, AXIPCIE_MAIN_E_BREG_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_ECAM_CAPABILITIES, AXIPCIE_MAIN_E_ECAM_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_ECAM_STATUS, AXIPCIE_MAIN_E_ECAM_STATUS_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_ECAM_CONTROL, AXIPCIE_MAIN_E_ECAM_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_ECAM_BASE_LO, AXIPCIE_MAIN_E_ECAM_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_ECAM_BASE_HI, AXIPCIE_MAIN_E_ECAM_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_MSXT_CAPABILITIES, AXIPCIE_MAIN_E_MSXT_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_MSXT_STATUS, AXIPCIE_MAIN_E_MSXT_STATUS_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_MSXT_CONTROL, AXIPCIE_MAIN_E_MSXT_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_MSXT_BASE_LO, AXIPCIE_MAIN_E_MSXT_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_MSXT_BASE_HI, AXIPCIE_MAIN_E_MSXT_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_MSXP_CAPABILITIES, AXIPCIE_MAIN_E_MSXP_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_MSXP_STATUS, AXIPCIE_MAIN_E_MSXP_STATUS_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_MSXP_CONTROL, AXIPCIE_MAIN_E_MSXP_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_MSXP_BASE_LO, AXIPCIE_MAIN_E_MSXP_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_MSXP_BASE_HI, AXIPCIE_MAIN_E_MSXP_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_DREG_CAPABILITIES, AXIPCIE_MAIN_E_DREG_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_DREG_STATUS, AXIPCIE_MAIN_E_DREG_STATUS_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_DREG_CONTROL, AXIPCIE_MAIN_E_DREG_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_DREG_BASE_LO, AXIPCIE_MAIN_E_DREG_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_DREG_BASE_HI, AXIPCIE_MAIN_E_DREG_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_ESUB_CAPABILITIES, AXIPCIE_MAIN_E_ESUB_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_ESUB_STATUS, AXIPCIE_MAIN_E_ESUB_STATUS_DEFVAL);
set_reset_data( AXIPCIE_MAIN_E_ESUB_CONTROL, AXIPCIE_MAIN_E_ESUB_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_I_MSII_CAPABILITIES, AXIPCIE_MAIN_I_MSII_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_MAIN_I_MSII_CONTROL, AXIPCIE_MAIN_I_MSII_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_I_MSII_BASE_LO, AXIPCIE_MAIN_I_MSII_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_MAIN_I_MSII_BASE_HI, AXIPCIE_MAIN_I_MSII_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_I_MSIX_CAPABILITIES, AXIPCIE_MAIN_I_MSIX_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_MAIN_I_MSIX_CONTROL, AXIPCIE_MAIN_I_MSIX_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_I_MSIX_BASE_LO, AXIPCIE_MAIN_I_MSIX_BASE_LO_DEFVAL);
set_reset_data( AXIPCIE_MAIN_I_MSIX_BASE_HI, AXIPCIE_MAIN_I_MSIX_BASE_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_I_ISUB_CAPABILITIES, AXIPCIE_MAIN_I_ISUB_CAPABILITIES_DEFVAL);
set_reset_data( AXIPCIE_MAIN_I_ISUB_STATUS, AXIPCIE_MAIN_I_ISUB_STATUS_DEFVAL);
set_reset_data( AXIPCIE_MAIN_I_ISUB_CONTROL, AXIPCIE_MAIN_I_ISUB_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_MISC_STATUS, AXIPCIE_MAIN_MSGF_MISC_STATUS_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_MISC_SLAVE_ID, AXIPCIE_MAIN_MSGF_MISC_SLAVE_ID_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_MISC_MASTER_ID, AXIPCIE_MAIN_MSGF_MISC_MASTER_ID_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_MISC_INGRESS_ID, AXIPCIE_MAIN_MSGF_MISC_INGRESS_ID_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_MISC_EGRESS_ID, AXIPCIE_MAIN_MSGF_MISC_EGRESS_ID_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_LEG_STATUS, AXIPCIE_MAIN_MSGF_LEG_STATUS_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_MSI_STATUS_LO, AXIPCIE_MAIN_MSGF_MSI_STATUS_LO_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_MSI_STATUS_HI, AXIPCIE_MAIN_MSGF_MSI_STATUS_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_MSI_MASK_LO, AXIPCIE_MAIN_MSGF_MSI_MASK_LO_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_MSI_MASK_HI, AXIPCIE_MAIN_MSGF_MSI_MASK_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_DMA_STATUS, AXIPCIE_MAIN_MSGF_DMA_STATUS_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_RX_FIFO_LEVEL, AXIPCIE_MAIN_MSGF_RX_FIFO_LEVEL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_RX_FIFO_POP, AXIPCIE_MAIN_MSGF_RX_FIFO_POP_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_RX_FIFO_TYPE, AXIPCIE_MAIN_MSGF_RX_FIFO_TYPE_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_RX_FIFO_MSG, AXIPCIE_MAIN_MSGF_RX_FIFO_MSG_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_RX_FIFO_ADDRESS_LO, AXIPCIE_MAIN_MSGF_RX_FIFO_ADDRESS_LO_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_RX_FIFO_ADDRESS_HI, AXIPCIE_MAIN_MSGF_RX_FIFO_ADDRESS_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_MSGF_RX_FIFO_DATA, AXIPCIE_MAIN_MSGF_RX_FIFO_DATA_DEFVAL);
set_reset_data( AXIPCIE_MAIN_TX_PCIE_IO_EXECUTE, AXIPCIE_MAIN_TX_PCIE_IO_EXECUTE_DEFVAL);
set_reset_data( AXIPCIE_MAIN_TX_PCIE_IO_CONTROL, AXIPCIE_MAIN_TX_PCIE_IO_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_TX_PCIE_IO_ADDRESS, AXIPCIE_MAIN_TX_PCIE_IO_ADDRESS_DEFVAL);
set_reset_data( AXIPCIE_MAIN_TX_PCIE_IO_DATA, AXIPCIE_MAIN_TX_PCIE_IO_DATA_DEFVAL);
set_reset_data( AXIPCIE_MAIN_TX_PCIE_IO_DONE_DATA, AXIPCIE_MAIN_TX_PCIE_IO_DONE_DATA_DEFVAL);
set_reset_data( AXIPCIE_MAIN_TX_PCIE_MSG_EXECUTE, AXIPCIE_MAIN_TX_PCIE_MSG_EXECUTE_DEFVAL);
set_reset_data( AXIPCIE_MAIN_TX_PCIE_MSG_CONTROL, AXIPCIE_MAIN_TX_PCIE_MSG_CONTROL_DEFVAL);
set_reset_data( AXIPCIE_MAIN_TX_PCIE_MSG_SPECIFIC_LO, AXIPCIE_MAIN_TX_PCIE_MSG_SPECIFIC_LO_DEFVAL);
set_reset_data( AXIPCIE_MAIN_TX_PCIE_MSG_SPECIFIC_HI, AXIPCIE_MAIN_TX_PCIE_MSG_SPECIFIC_HI_DEFVAL);
set_reset_data( AXIPCIE_MAIN_TX_PCIE_MSG_DATA, AXIPCIE_MAIN_TX_PCIE_MSG_DATA_DEFVAL);
set_reset_data( BBRAM_BBRAM_STATUS, BBRAM_BBRAM_STATUS_DEFVAL);
set_reset_data( BBRAM_BBRAM_CTRL, BBRAM_BBRAM_CTRL_DEFVAL);
set_reset_data( BBRAM_PGM_MODE, BBRAM_PGM_MODE_DEFVAL);
set_reset_data( BBRAM_BBRAM_AES_CRC, BBRAM_BBRAM_AES_CRC_DEFVAL);
set_reset_data( BBRAM_BBRAM_0, BBRAM_BBRAM_0_DEFVAL);
set_reset_data( BBRAM_BBRAM_1, BBRAM_BBRAM_1_DEFVAL);
set_reset_data( BBRAM_BBRAM_2, BBRAM_BBRAM_2_DEFVAL);
set_reset_data( BBRAM_BBRAM_3, BBRAM_BBRAM_3_DEFVAL);
set_reset_data( BBRAM_BBRAM_4, BBRAM_BBRAM_4_DEFVAL);
set_reset_data( BBRAM_BBRAM_5, BBRAM_BBRAM_5_DEFVAL);
set_reset_data( BBRAM_BBRAM_6, BBRAM_BBRAM_6_DEFVAL);
set_reset_data( BBRAM_BBRAM_7, BBRAM_BBRAM_7_DEFVAL);
set_reset_data( BBRAM_BBRAM_8, BBRAM_BBRAM_8_DEFVAL);
set_reset_data( BBRAM_BBRAM_SLVERR, BBRAM_BBRAM_SLVERR_DEFVAL);
set_reset_data( BBRAM_BBRAM_ISR, BBRAM_BBRAM_ISR_DEFVAL);
set_reset_data( BBRAM_BBRAM_IMR, BBRAM_BBRAM_IMR_DEFVAL);
set_reset_data( BBRAM_BBRAM_IER, BBRAM_BBRAM_IER_DEFVAL);
set_reset_data( BBRAM_BBRAM_IDR, BBRAM_BBRAM_IDR_DEFVAL);
set_reset_data( BBRAM_BBRAM_ECO, BBRAM_BBRAM_ECO_DEFVAL);
set_reset_data( CAN0_SRR, CAN0_SRR_DEFVAL);
set_reset_data( CAN0_MSR, CAN0_MSR_DEFVAL);
set_reset_data( CAN0_BRPR, CAN0_BRPR_DEFVAL);
set_reset_data( CAN0_BTR, CAN0_BTR_DEFVAL);
set_reset_data( CAN0_ECR, CAN0_ECR_DEFVAL);
set_reset_data( CAN0_ESR, CAN0_ESR_DEFVAL);
set_reset_data( CAN0_SR, CAN0_SR_DEFVAL);
set_reset_data( CAN0_ISR, CAN0_ISR_DEFVAL);
set_reset_data( CAN0_IER, CAN0_IER_DEFVAL);
set_reset_data( CAN0_ICR, CAN0_ICR_DEFVAL);
set_reset_data( CAN0_TCR, CAN0_TCR_DEFVAL);
set_reset_data( CAN0_WIR, CAN0_WIR_DEFVAL);
set_reset_data( CAN0_TXFIFO_ID, CAN0_TXFIFO_ID_DEFVAL);
set_reset_data( CAN0_TXFIFO_DLC, CAN0_TXFIFO_DLC_DEFVAL);
set_reset_data( CAN0_TXFIFO_DATA1, CAN0_TXFIFO_DATA1_DEFVAL);
set_reset_data( CAN0_TXFIFO_DATA2, CAN0_TXFIFO_DATA2_DEFVAL);
set_reset_data( CAN0_TXHPB_ID, CAN0_TXHPB_ID_DEFVAL);
set_reset_data( CAN0_TXHPB_DLC, CAN0_TXHPB_DLC_DEFVAL);
set_reset_data( CAN0_TXHPB_DATA1, CAN0_TXHPB_DATA1_DEFVAL);
set_reset_data( CAN0_TXHPB_DATA2, CAN0_TXHPB_DATA2_DEFVAL);
set_reset_data( CAN0_RXFIFO_ID, CAN0_RXFIFO_ID_DEFVAL);
set_reset_data( CAN0_RXFIFO_DLC, CAN0_RXFIFO_DLC_DEFVAL);
set_reset_data( CAN0_RXFIFO_DATA1, CAN0_RXFIFO_DATA1_DEFVAL);
set_reset_data( CAN0_RXFIFO_DATA2, CAN0_RXFIFO_DATA2_DEFVAL);
set_reset_data( CAN0_AFR, CAN0_AFR_DEFVAL);
set_reset_data( CAN0_AFMR1, CAN0_AFMR1_DEFVAL);
set_reset_data( CAN0_AFIR1, CAN0_AFIR1_DEFVAL);
set_reset_data( CAN0_AFMR2, CAN0_AFMR2_DEFVAL);
set_reset_data( CAN0_AFIR2, CAN0_AFIR2_DEFVAL);
set_reset_data( CAN0_AFMR3, CAN0_AFMR3_DEFVAL);
set_reset_data( CAN0_AFIR3, CAN0_AFIR3_DEFVAL);
set_reset_data( CAN0_AFMR4, CAN0_AFMR4_DEFVAL);
set_reset_data( CAN0_AFIR4, CAN0_AFIR4_DEFVAL);
set_reset_data( CAN1_SRR, CAN1_SRR_DEFVAL);
set_reset_data( CAN1_MSR, CAN1_MSR_DEFVAL);
set_reset_data( CAN1_BRPR, CAN1_BRPR_DEFVAL);
set_reset_data( CAN1_BTR, CAN1_BTR_DEFVAL);
set_reset_data( CAN1_ECR, CAN1_ECR_DEFVAL);
set_reset_data( CAN1_ESR, CAN1_ESR_DEFVAL);
set_reset_data( CAN1_SR, CAN1_SR_DEFVAL);
set_reset_data( CAN1_ISR, CAN1_ISR_DEFVAL);
set_reset_data( CAN1_IER, CAN1_IER_DEFVAL);
set_reset_data( CAN1_ICR, CAN1_ICR_DEFVAL);
set_reset_data( CAN1_TCR, CAN1_TCR_DEFVAL);
set_reset_data( CAN1_WIR, CAN1_WIR_DEFVAL);
set_reset_data( CAN1_TXFIFO_ID, CAN1_TXFIFO_ID_DEFVAL);
set_reset_data( CAN1_TXFIFO_DLC, CAN1_TXFIFO_DLC_DEFVAL);
set_reset_data( CAN1_TXFIFO_DATA1, CAN1_TXFIFO_DATA1_DEFVAL);
set_reset_data( CAN1_TXFIFO_DATA2, CAN1_TXFIFO_DATA2_DEFVAL);
set_reset_data( CAN1_TXHPB_ID, CAN1_TXHPB_ID_DEFVAL);
set_reset_data( CAN1_TXHPB_DLC, CAN1_TXHPB_DLC_DEFVAL);
set_reset_data( CAN1_TXHPB_DATA1, CAN1_TXHPB_DATA1_DEFVAL);
set_reset_data( CAN1_TXHPB_DATA2, CAN1_TXHPB_DATA2_DEFVAL);
set_reset_data( CAN1_RXFIFO_ID, CAN1_RXFIFO_ID_DEFVAL);
set_reset_data( CAN1_RXFIFO_DLC, CAN1_RXFIFO_DLC_DEFVAL);
set_reset_data( CAN1_RXFIFO_DATA1, CAN1_RXFIFO_DATA1_DEFVAL);
set_reset_data( CAN1_RXFIFO_DATA2, CAN1_RXFIFO_DATA2_DEFVAL);
set_reset_data( CAN1_AFR, CAN1_AFR_DEFVAL);
set_reset_data( CAN1_AFMR1, CAN1_AFMR1_DEFVAL);
set_reset_data( CAN1_AFIR1, CAN1_AFIR1_DEFVAL);
set_reset_data( CAN1_AFMR2, CAN1_AFMR2_DEFVAL);
set_reset_data( CAN1_AFIR2, CAN1_AFIR2_DEFVAL);
set_reset_data( CAN1_AFMR3, CAN1_AFMR3_DEFVAL);
set_reset_data( CAN1_AFIR3, CAN1_AFIR3_DEFVAL);
set_reset_data( CAN1_AFMR4, CAN1_AFMR4_DEFVAL);
set_reset_data( CAN1_AFIR4, CAN1_AFIR4_DEFVAL);
set_reset_data( CCI_GPV_CONTROL_OVERRIDE_REGISTER, CCI_GPV_CONTROL_OVERRIDE_REGISTER_DEFVAL);
set_reset_data( CCI_GPV_SPECULATION_CONTROL_REGISTER, CCI_GPV_SPECULATION_CONTROL_REGISTER_DEFVAL);
set_reset_data( CCI_GPV_SECURE_ACCESS_REGISTER, CCI_GPV_SECURE_ACCESS_REGISTER_DEFVAL);
set_reset_data( CCI_GPV_STATUS_REGISTER, CCI_GPV_STATUS_REGISTER_DEFVAL);
set_reset_data( CCI_GPV_IMPRECISE_ERROR_REGISTER, CCI_GPV_IMPRECISE_ERROR_REGISTER_DEFVAL);
set_reset_data( CCI_GPV_PERFORMANCE_MONITOR_CONTROL_REGISTER, CCI_GPV_PERFORMANCE_MONITOR_CONTROL_REGISTER_DEFVAL);
set_reset_data( CCI_GPV_PERIPHERAL_ID4, CCI_GPV_PERIPHERAL_ID4_DEFVAL);
set_reset_data( CCI_GPV_PERIPHERAL_ID5, CCI_GPV_PERIPHERAL_ID5_DEFVAL);
set_reset_data( CCI_GPV_PERIPHERAL_ID6, CCI_GPV_PERIPHERAL_ID6_DEFVAL);
set_reset_data( CCI_GPV_PERIPHERAL_ID7, CCI_GPV_PERIPHERAL_ID7_DEFVAL);
set_reset_data( CCI_GPV_PERIPHERAL_ID0, CCI_GPV_PERIPHERAL_ID0_DEFVAL);
set_reset_data( CCI_GPV_PERIPHERAL_ID1, CCI_GPV_PERIPHERAL_ID1_DEFVAL);
set_reset_data( CCI_GPV_PERIPHERAL_ID2, CCI_GPV_PERIPHERAL_ID2_DEFVAL);
set_reset_data( CCI_GPV_PERIPHERAL_ID3, CCI_GPV_PERIPHERAL_ID3_DEFVAL);
set_reset_data( CCI_GPV_COMPONENT_ID0, CCI_GPV_COMPONENT_ID0_DEFVAL);
set_reset_data( CCI_GPV_COMPONENT_ID1, CCI_GPV_COMPONENT_ID1_DEFVAL);
set_reset_data( CCI_GPV_COMPONENT_ID2, CCI_GPV_COMPONENT_ID2_DEFVAL);
set_reset_data( CCI_GPV_COMPONENT_ID3, CCI_GPV_COMPONENT_ID3_DEFVAL);
set_reset_data( CCI_GPV_SNOOP_CONTROL_REGISTER_S0, CCI_GPV_SNOOP_CONTROL_REGISTER_S0_DEFVAL);
set_reset_data( CCI_GPV_SHAREABLE_OVERRIDE_REGISTER_S0, CCI_GPV_SHAREABLE_OVERRIDE_REGISTER_S0_DEFVAL);
set_reset_data( CCI_GPV_READ_QOS_OVERRIDE_REGISTER_S0, CCI_GPV_READ_QOS_OVERRIDE_REGISTER_S0_DEFVAL);
set_reset_data( CCI_GPV_WRITE_QOS_OVERRIDE_REGISTER_S0, CCI_GPV_WRITE_QOS_OVERRIDE_REGISTER_S0_DEFVAL);
set_reset_data( CCI_GPV_QOS_CONTROL_REGISTER_S0, CCI_GPV_QOS_CONTROL_REGISTER_S0_DEFVAL);
set_reset_data( CCI_GPV_MAX_OT_REGISTER_S0, CCI_GPV_MAX_OT_REGISTER_S0_DEFVAL);
set_reset_data( CCI_GPV_TARGET_LATENCY_REGISTER_S0, CCI_GPV_TARGET_LATENCY_REGISTER_S0_DEFVAL);
set_reset_data( CCI_GPV_LATENCY_REGULATION_REGISTER_S0, CCI_GPV_LATENCY_REGULATION_REGISTER_S0_DEFVAL);
set_reset_data( CCI_GPV_QOS_RANGE_REGISTER_S0, CCI_GPV_QOS_RANGE_REGISTER_S0_DEFVAL);
set_reset_data( CCI_GPV_SNOOP_CONTROL_REGISTER_S1, CCI_GPV_SNOOP_CONTROL_REGISTER_S1_DEFVAL);
set_reset_data( CCI_GPV_SHAREABLE_OVERRIDE_REGISTER_S1, CCI_GPV_SHAREABLE_OVERRIDE_REGISTER_S1_DEFVAL);
set_reset_data( CCI_GPV_READ_QOS_OVERRIDE_REGISTER_S1, CCI_GPV_READ_QOS_OVERRIDE_REGISTER_S1_DEFVAL);
set_reset_data( CCI_GPV_WRITE_QOS_OVERRIDE_REGISTER_S1, CCI_GPV_WRITE_QOS_OVERRIDE_REGISTER_S1_DEFVAL);
set_reset_data( CCI_GPV_QOS_CONTROL_REGISTER_S1, CCI_GPV_QOS_CONTROL_REGISTER_S1_DEFVAL);
set_reset_data( CCI_GPV_MAX_OT_REGISTER_S1, CCI_GPV_MAX_OT_REGISTER_S1_DEFVAL);
set_reset_data( CCI_GPV_TARGET_LATENCY_REGISTER_S1, CCI_GPV_TARGET_LATENCY_REGISTER_S1_DEFVAL);
set_reset_data( CCI_GPV_LATENCY_REGULATION_REGISTER_S1, CCI_GPV_LATENCY_REGULATION_REGISTER_S1_DEFVAL);
set_reset_data( CCI_GPV_QOS_RANGE_REGISTER_S1, CCI_GPV_QOS_RANGE_REGISTER_S1_DEFVAL);
set_reset_data( CCI_GPV_SNOOP_CONTROL_REGISTER_S2, CCI_GPV_SNOOP_CONTROL_REGISTER_S2_DEFVAL);
set_reset_data( CCI_GPV_SHAREABLE_OVERRIDE_REGISTER_S2, CCI_GPV_SHAREABLE_OVERRIDE_REGISTER_S2_DEFVAL);
set_reset_data( CCI_GPV_READ_QOS_OVERRIDE_REGISTER_S2, CCI_GPV_READ_QOS_OVERRIDE_REGISTER_S2_DEFVAL);
set_reset_data( CCI_GPV_WRITE_QOS_OVERRIDE_REGISTER_S2, CCI_GPV_WRITE_QOS_OVERRIDE_REGISTER_S2_DEFVAL);
set_reset_data( CCI_GPV_QOS_CONTROL_REGISTER_S2, CCI_GPV_QOS_CONTROL_REGISTER_S2_DEFVAL);
set_reset_data( CCI_GPV_MAX_OT_REGISTER_S2, CCI_GPV_MAX_OT_REGISTER_S2_DEFVAL);
set_reset_data( CCI_GPV_TARGET_LATENCY_REGISTER_S2, CCI_GPV_TARGET_LATENCY_REGISTER_S2_DEFVAL);
set_reset_data( CCI_GPV_LATENCY_REGULATION_REGISTER_S2, CCI_GPV_LATENCY_REGULATION_REGISTER_S2_DEFVAL);
set_reset_data( CCI_GPV_QOS_RANGE_REGISTER_S2, CCI_GPV_QOS_RANGE_REGISTER_S2_DEFVAL);
set_reset_data( CCI_GPV_SNOOP_CONTROL_REGISTER_S3, CCI_GPV_SNOOP_CONTROL_REGISTER_S3_DEFVAL);
set_reset_data( CCI_GPV_READ_QOS_OVERRIDE_REGISTER_S3, CCI_GPV_READ_QOS_OVERRIDE_REGISTER_S3_DEFVAL);
set_reset_data( CCI_GPV_WRITE_QOS_OVERRIDE_REGISTER_S3, CCI_GPV_WRITE_QOS_OVERRIDE_REGISTER_S3_DEFVAL);
set_reset_data( CCI_GPV_QOS_CONTROL_REGISTER_S3, CCI_GPV_QOS_CONTROL_REGISTER_S3_DEFVAL);
set_reset_data( CCI_GPV_TARGET_LATENCY_REGISTER_S3, CCI_GPV_TARGET_LATENCY_REGISTER_S3_DEFVAL);
set_reset_data( CCI_GPV_LATENCY_REGULATION_REGISTER_S3, CCI_GPV_LATENCY_REGULATION_REGISTER_S3_DEFVAL);
set_reset_data( CCI_GPV_QOS_RANGE_REGISTER_S3, CCI_GPV_QOS_RANGE_REGISTER_S3_DEFVAL);
set_reset_data( CCI_GPV_SNOOP_CONTROL_REGISTER_S4, CCI_GPV_SNOOP_CONTROL_REGISTER_S4_DEFVAL);
set_reset_data( CCI_GPV_READ_QOS_OVERRIDE_REGISTER_S4, CCI_GPV_READ_QOS_OVERRIDE_REGISTER_S4_DEFVAL);
set_reset_data( CCI_GPV_WRITE_QOS_OVERRIDE_REGISTER_S4, CCI_GPV_WRITE_QOS_OVERRIDE_REGISTER_S4_DEFVAL);
set_reset_data( CCI_GPV_QOS_CONTROL_REGISTER_S4, CCI_GPV_QOS_CONTROL_REGISTER_S4_DEFVAL);
set_reset_data( CCI_GPV_TARGET_LATENCY_REGISTER_S4, CCI_GPV_TARGET_LATENCY_REGISTER_S4_DEFVAL);
set_reset_data( CCI_GPV_LATENCY_REGULATION_REGISTER_S4, CCI_GPV_LATENCY_REGULATION_REGISTER_S4_DEFVAL);
set_reset_data( CCI_GPV_QOS_RANGE_REGISTER_S4, CCI_GPV_QOS_RANGE_REGISTER_S4_DEFVAL);
set_reset_data( CCI_GPV_CYCLE_COUNTER, CCI_GPV_CYCLE_COUNTER_DEFVAL);
set_reset_data( CCI_GPV_CYCLE_COUNTER_CONTROL, CCI_GPV_CYCLE_COUNTER_CONTROL_DEFVAL);
set_reset_data( CCI_GPV_CYCLE_COUNT_OVERFLOW, CCI_GPV_CYCLE_COUNT_OVERFLOW_DEFVAL);
set_reset_data( CCI_GPV_ESR0, CCI_GPV_ESR0_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER0, CCI_GPV_EVENT_COUNTER0_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER0_CONTROL, CCI_GPV_EVENT_COUNTER0_CONTROL_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER0_OVERFLOW, CCI_GPV_EVENT_COUNTER0_OVERFLOW_DEFVAL);
set_reset_data( CCI_GPV_ESR1, CCI_GPV_ESR1_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER1, CCI_GPV_EVENT_COUNTER1_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER1_CONTROL, CCI_GPV_EVENT_COUNTER1_CONTROL_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER1_OVERFLOW, CCI_GPV_EVENT_COUNTER1_OVERFLOW_DEFVAL);
set_reset_data( CCI_GPV_ESR2, CCI_GPV_ESR2_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER2, CCI_GPV_EVENT_COUNTER2_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER2_CONTROL, CCI_GPV_EVENT_COUNTER2_CONTROL_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER2_OVERFLOW, CCI_GPV_EVENT_COUNTER2_OVERFLOW_DEFVAL);
set_reset_data( CCI_GPV_ESR3, CCI_GPV_ESR3_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER3, CCI_GPV_EVENT_COUNTER3_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER3_CONTROL, CCI_GPV_EVENT_COUNTER3_CONTROL_DEFVAL);
set_reset_data( CCI_GPV_EVENT_COUNTER3_OVERFLOW, CCI_GPV_EVENT_COUNTER3_OVERFLOW_DEFVAL);
set_reset_data( CCI_REG_MISC_CTRL, CCI_REG_MISC_CTRL_DEFVAL);
set_reset_data( CCI_REG_ISR_0, CCI_REG_ISR_0_DEFVAL);
set_reset_data( CCI_REG_IMR_0, CCI_REG_IMR_0_DEFVAL);
set_reset_data( CCI_REG_IER_0, CCI_REG_IER_0_DEFVAL);
set_reset_data( CCI_REG_IDR_0, CCI_REG_IDR_0_DEFVAL);
set_reset_data( CCI_REG_ITR_0, CCI_REG_ITR_0_DEFVAL);
set_reset_data( CCI_REG_CCI_MISC_CTRL, CCI_REG_CCI_MISC_CTRL_DEFVAL);
set_reset_data( CCI_REG_EVNTQOS_S0, CCI_REG_EVNTQOS_S0_DEFVAL);
set_reset_data( CCI_REG_EVNTQOS_S1, CCI_REG_EVNTQOS_S1_DEFVAL);
set_reset_data( CCI_REG_EVNTQOS_S2, CCI_REG_EVNTQOS_S2_DEFVAL);
set_reset_data( CCI_REG_EVNTQOS_S3, CCI_REG_EVNTQOS_S3_DEFVAL);
set_reset_data( CCI_REG_EVNTQOS_S4, CCI_REG_EVNTQOS_S4_DEFVAL);
set_reset_data( CCI_REG_ECO_0, CCI_REG_ECO_0_DEFVAL);
set_reset_data( CCI_REG_ECO_1, CCI_REG_ECO_1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTICONTROL, CORESIGHT_A53_CTI_0_CTICONTROL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIINTACK, CORESIGHT_A53_CTI_0_CTIINTACK_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIAPPSET, CORESIGHT_A53_CTI_0_CTIAPPSET_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIAPPCLEAR, CORESIGHT_A53_CTI_0_CTIAPPCLEAR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIAPPPULSE, CORESIGHT_A53_CTI_0_CTIAPPPULSE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIINEN0, CORESIGHT_A53_CTI_0_CTIINEN0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIINEN1, CORESIGHT_A53_CTI_0_CTIINEN1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIINEN2, CORESIGHT_A53_CTI_0_CTIINEN2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIINEN3, CORESIGHT_A53_CTI_0_CTIINEN3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIINEN4, CORESIGHT_A53_CTI_0_CTIINEN4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIINEN5, CORESIGHT_A53_CTI_0_CTIINEN5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIINEN6, CORESIGHT_A53_CTI_0_CTIINEN6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIINEN7, CORESIGHT_A53_CTI_0_CTIINEN7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIOUTEN0, CORESIGHT_A53_CTI_0_CTIOUTEN0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIOUTEN1, CORESIGHT_A53_CTI_0_CTIOUTEN1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIOUTEN2, CORESIGHT_A53_CTI_0_CTIOUTEN2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIOUTEN3, CORESIGHT_A53_CTI_0_CTIOUTEN3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIOUTEN4, CORESIGHT_A53_CTI_0_CTIOUTEN4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIOUTEN5, CORESIGHT_A53_CTI_0_CTIOUTEN5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIOUTEN6, CORESIGHT_A53_CTI_0_CTIOUTEN6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIOUTEN7, CORESIGHT_A53_CTI_0_CTIOUTEN7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTITRIGINSTATUS, CORESIGHT_A53_CTI_0_CTITRIGINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTITRIGOUTSTATUS, CORESIGHT_A53_CTI_0_CTITRIGOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTICHINSTATUS, CORESIGHT_A53_CTI_0_CTICHINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTICHOUTSTATUS, CORESIGHT_A53_CTI_0_CTICHOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CTIGATE, CORESIGHT_A53_CTI_0_CTIGATE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_ASICCTL, CORESIGHT_A53_CTI_0_ASICCTL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_ITCTRL, CORESIGHT_A53_CTI_0_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CLAIMSET, CORESIGHT_A53_CTI_0_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CLAIMCLR, CORESIGHT_A53_CTI_0_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_DEVAFF0, CORESIGHT_A53_CTI_0_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_DEVAFF1, CORESIGHT_A53_CTI_0_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_LAR, CORESIGHT_A53_CTI_0_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_LSR, CORESIGHT_A53_CTI_0_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_AUTHSTATUS, CORESIGHT_A53_CTI_0_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_DEVARCH, CORESIGHT_A53_CTI_0_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_DEVID2, CORESIGHT_A53_CTI_0_DEVID2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_DEVID1, CORESIGHT_A53_CTI_0_DEVID1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_DEVID, CORESIGHT_A53_CTI_0_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_DEVTYPE, CORESIGHT_A53_CTI_0_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_PIDR4, CORESIGHT_A53_CTI_0_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_PIDR5, CORESIGHT_A53_CTI_0_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_PIDR6, CORESIGHT_A53_CTI_0_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_PIDR7, CORESIGHT_A53_CTI_0_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_PIDR0, CORESIGHT_A53_CTI_0_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_PIDR1, CORESIGHT_A53_CTI_0_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_PIDR2, CORESIGHT_A53_CTI_0_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_PIDR3, CORESIGHT_A53_CTI_0_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CIDR0, CORESIGHT_A53_CTI_0_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CIDR1, CORESIGHT_A53_CTI_0_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CIDR2, CORESIGHT_A53_CTI_0_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_0_CIDR3, CORESIGHT_A53_CTI_0_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTICONTROL, CORESIGHT_A53_CTI_1_CTICONTROL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIINTACK, CORESIGHT_A53_CTI_1_CTIINTACK_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIAPPSET, CORESIGHT_A53_CTI_1_CTIAPPSET_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIAPPCLEAR, CORESIGHT_A53_CTI_1_CTIAPPCLEAR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIAPPPULSE, CORESIGHT_A53_CTI_1_CTIAPPPULSE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIINEN0, CORESIGHT_A53_CTI_1_CTIINEN0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIINEN1, CORESIGHT_A53_CTI_1_CTIINEN1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIINEN2, CORESIGHT_A53_CTI_1_CTIINEN2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIINEN3, CORESIGHT_A53_CTI_1_CTIINEN3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIINEN4, CORESIGHT_A53_CTI_1_CTIINEN4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIINEN5, CORESIGHT_A53_CTI_1_CTIINEN5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIINEN6, CORESIGHT_A53_CTI_1_CTIINEN6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIINEN7, CORESIGHT_A53_CTI_1_CTIINEN7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIOUTEN0, CORESIGHT_A53_CTI_1_CTIOUTEN0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIOUTEN1, CORESIGHT_A53_CTI_1_CTIOUTEN1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIOUTEN2, CORESIGHT_A53_CTI_1_CTIOUTEN2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIOUTEN3, CORESIGHT_A53_CTI_1_CTIOUTEN3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIOUTEN4, CORESIGHT_A53_CTI_1_CTIOUTEN4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIOUTEN5, CORESIGHT_A53_CTI_1_CTIOUTEN5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIOUTEN6, CORESIGHT_A53_CTI_1_CTIOUTEN6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIOUTEN7, CORESIGHT_A53_CTI_1_CTIOUTEN7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTITRIGINSTATUS, CORESIGHT_A53_CTI_1_CTITRIGINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTITRIGOUTSTATUS, CORESIGHT_A53_CTI_1_CTITRIGOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTICHINSTATUS, CORESIGHT_A53_CTI_1_CTICHINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTICHOUTSTATUS, CORESIGHT_A53_CTI_1_CTICHOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CTIGATE, CORESIGHT_A53_CTI_1_CTIGATE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_ASICCTL, CORESIGHT_A53_CTI_1_ASICCTL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_ITCTRL, CORESIGHT_A53_CTI_1_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CLAIMSET, CORESIGHT_A53_CTI_1_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CLAIMCLR, CORESIGHT_A53_CTI_1_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_DEVAFF0, CORESIGHT_A53_CTI_1_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_DEVAFF1, CORESIGHT_A53_CTI_1_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_LAR, CORESIGHT_A53_CTI_1_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_LSR, CORESIGHT_A53_CTI_1_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_AUTHSTATUS, CORESIGHT_A53_CTI_1_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_DEVARCH, CORESIGHT_A53_CTI_1_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_DEVID2, CORESIGHT_A53_CTI_1_DEVID2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_DEVID1, CORESIGHT_A53_CTI_1_DEVID1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_DEVID, CORESIGHT_A53_CTI_1_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_DEVTYPE, CORESIGHT_A53_CTI_1_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_PIDR4, CORESIGHT_A53_CTI_1_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_PIDR5, CORESIGHT_A53_CTI_1_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_PIDR6, CORESIGHT_A53_CTI_1_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_PIDR7, CORESIGHT_A53_CTI_1_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_PIDR0, CORESIGHT_A53_CTI_1_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_PIDR1, CORESIGHT_A53_CTI_1_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_PIDR2, CORESIGHT_A53_CTI_1_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_PIDR3, CORESIGHT_A53_CTI_1_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CIDR0, CORESIGHT_A53_CTI_1_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CIDR1, CORESIGHT_A53_CTI_1_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CIDR2, CORESIGHT_A53_CTI_1_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_1_CIDR3, CORESIGHT_A53_CTI_1_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTICONTROL, CORESIGHT_A53_CTI_2_CTICONTROL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIINTACK, CORESIGHT_A53_CTI_2_CTIINTACK_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIAPPSET, CORESIGHT_A53_CTI_2_CTIAPPSET_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIAPPCLEAR, CORESIGHT_A53_CTI_2_CTIAPPCLEAR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIAPPPULSE, CORESIGHT_A53_CTI_2_CTIAPPPULSE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIINEN0, CORESIGHT_A53_CTI_2_CTIINEN0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIINEN1, CORESIGHT_A53_CTI_2_CTIINEN1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIINEN2, CORESIGHT_A53_CTI_2_CTIINEN2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIINEN3, CORESIGHT_A53_CTI_2_CTIINEN3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIINEN4, CORESIGHT_A53_CTI_2_CTIINEN4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIINEN5, CORESIGHT_A53_CTI_2_CTIINEN5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIINEN6, CORESIGHT_A53_CTI_2_CTIINEN6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIINEN7, CORESIGHT_A53_CTI_2_CTIINEN7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIOUTEN0, CORESIGHT_A53_CTI_2_CTIOUTEN0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIOUTEN1, CORESIGHT_A53_CTI_2_CTIOUTEN1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIOUTEN2, CORESIGHT_A53_CTI_2_CTIOUTEN2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIOUTEN3, CORESIGHT_A53_CTI_2_CTIOUTEN3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIOUTEN4, CORESIGHT_A53_CTI_2_CTIOUTEN4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIOUTEN5, CORESIGHT_A53_CTI_2_CTIOUTEN5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIOUTEN6, CORESIGHT_A53_CTI_2_CTIOUTEN6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIOUTEN7, CORESIGHT_A53_CTI_2_CTIOUTEN7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTITRIGINSTATUS, CORESIGHT_A53_CTI_2_CTITRIGINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTITRIGOUTSTATUS, CORESIGHT_A53_CTI_2_CTITRIGOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTICHINSTATUS, CORESIGHT_A53_CTI_2_CTICHINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTICHOUTSTATUS, CORESIGHT_A53_CTI_2_CTICHOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CTIGATE, CORESIGHT_A53_CTI_2_CTIGATE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_ASICCTL, CORESIGHT_A53_CTI_2_ASICCTL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_ITCTRL, CORESIGHT_A53_CTI_2_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CLAIMSET, CORESIGHT_A53_CTI_2_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CLAIMCLR, CORESIGHT_A53_CTI_2_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_DEVAFF0, CORESIGHT_A53_CTI_2_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_DEVAFF1, CORESIGHT_A53_CTI_2_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_LAR, CORESIGHT_A53_CTI_2_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_LSR, CORESIGHT_A53_CTI_2_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_AUTHSTATUS, CORESIGHT_A53_CTI_2_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_DEVARCH, CORESIGHT_A53_CTI_2_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_DEVID2, CORESIGHT_A53_CTI_2_DEVID2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_DEVID1, CORESIGHT_A53_CTI_2_DEVID1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_DEVID, CORESIGHT_A53_CTI_2_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_DEVTYPE, CORESIGHT_A53_CTI_2_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_PIDR4, CORESIGHT_A53_CTI_2_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_PIDR5, CORESIGHT_A53_CTI_2_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_PIDR6, CORESIGHT_A53_CTI_2_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_PIDR7, CORESIGHT_A53_CTI_2_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_PIDR0, CORESIGHT_A53_CTI_2_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_PIDR1, CORESIGHT_A53_CTI_2_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_PIDR2, CORESIGHT_A53_CTI_2_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_PIDR3, CORESIGHT_A53_CTI_2_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CIDR0, CORESIGHT_A53_CTI_2_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CIDR1, CORESIGHT_A53_CTI_2_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CIDR2, CORESIGHT_A53_CTI_2_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_2_CIDR3, CORESIGHT_A53_CTI_2_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTICONTROL, CORESIGHT_A53_CTI_3_CTICONTROL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIINTACK, CORESIGHT_A53_CTI_3_CTIINTACK_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIAPPSET, CORESIGHT_A53_CTI_3_CTIAPPSET_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIAPPCLEAR, CORESIGHT_A53_CTI_3_CTIAPPCLEAR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIAPPPULSE, CORESIGHT_A53_CTI_3_CTIAPPPULSE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIINEN0, CORESIGHT_A53_CTI_3_CTIINEN0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIINEN1, CORESIGHT_A53_CTI_3_CTIINEN1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIINEN2, CORESIGHT_A53_CTI_3_CTIINEN2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIINEN3, CORESIGHT_A53_CTI_3_CTIINEN3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIINEN4, CORESIGHT_A53_CTI_3_CTIINEN4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIINEN5, CORESIGHT_A53_CTI_3_CTIINEN5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIINEN6, CORESIGHT_A53_CTI_3_CTIINEN6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIINEN7, CORESIGHT_A53_CTI_3_CTIINEN7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIOUTEN0, CORESIGHT_A53_CTI_3_CTIOUTEN0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIOUTEN1, CORESIGHT_A53_CTI_3_CTIOUTEN1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIOUTEN2, CORESIGHT_A53_CTI_3_CTIOUTEN2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIOUTEN3, CORESIGHT_A53_CTI_3_CTIOUTEN3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIOUTEN4, CORESIGHT_A53_CTI_3_CTIOUTEN4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIOUTEN5, CORESIGHT_A53_CTI_3_CTIOUTEN5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIOUTEN6, CORESIGHT_A53_CTI_3_CTIOUTEN6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIOUTEN7, CORESIGHT_A53_CTI_3_CTIOUTEN7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTITRIGINSTATUS, CORESIGHT_A53_CTI_3_CTITRIGINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTITRIGOUTSTATUS, CORESIGHT_A53_CTI_3_CTITRIGOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTICHINSTATUS, CORESIGHT_A53_CTI_3_CTICHINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTICHOUTSTATUS, CORESIGHT_A53_CTI_3_CTICHOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CTIGATE, CORESIGHT_A53_CTI_3_CTIGATE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_ASICCTL, CORESIGHT_A53_CTI_3_ASICCTL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_ITCTRL, CORESIGHT_A53_CTI_3_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CLAIMSET, CORESIGHT_A53_CTI_3_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CLAIMCLR, CORESIGHT_A53_CTI_3_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_DEVAFF0, CORESIGHT_A53_CTI_3_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_DEVAFF1, CORESIGHT_A53_CTI_3_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_LAR, CORESIGHT_A53_CTI_3_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_LSR, CORESIGHT_A53_CTI_3_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_AUTHSTATUS, CORESIGHT_A53_CTI_3_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_DEVARCH, CORESIGHT_A53_CTI_3_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_DEVID2, CORESIGHT_A53_CTI_3_DEVID2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_DEVID1, CORESIGHT_A53_CTI_3_DEVID1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_DEVID, CORESIGHT_A53_CTI_3_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_DEVTYPE, CORESIGHT_A53_CTI_3_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_PIDR4, CORESIGHT_A53_CTI_3_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_PIDR5, CORESIGHT_A53_CTI_3_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_PIDR6, CORESIGHT_A53_CTI_3_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_PIDR7, CORESIGHT_A53_CTI_3_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_PIDR0, CORESIGHT_A53_CTI_3_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_PIDR1, CORESIGHT_A53_CTI_3_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_PIDR2, CORESIGHT_A53_CTI_3_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_PIDR3, CORESIGHT_A53_CTI_3_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CIDR0, CORESIGHT_A53_CTI_3_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CIDR1, CORESIGHT_A53_CTI_3_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CIDR2, CORESIGHT_A53_CTI_3_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_CTI_3_CIDR3, CORESIGHT_A53_CTI_3_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDESR, CORESIGHT_A53_DBG_0_EDESR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDECR, CORESIGHT_A53_DBG_0_EDECR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDWAR_31TO0, CORESIGHT_A53_DBG_0_EDWAR_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDWAR_63TO32, CORESIGHT_A53_DBG_0_EDWAR_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGDTRRX_EL0, CORESIGHT_A53_DBG_0_DBGDTRRX_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDITR, CORESIGHT_A53_DBG_0_EDITR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDSCR, CORESIGHT_A53_DBG_0_EDSCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGDTRTX_EL0, CORESIGHT_A53_DBG_0_DBGDTRTX_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDRCR, CORESIGHT_A53_DBG_0_EDRCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDACR, CORESIGHT_A53_DBG_0_EDACR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDECCR, CORESIGHT_A53_DBG_0_EDECCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDPCSR_31TO0, CORESIGHT_A53_DBG_0_EDPCSR_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDCIDSR, CORESIGHT_A53_DBG_0_EDCIDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDVIDSR, CORESIGHT_A53_DBG_0_EDVIDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDPCSR_63TO32, CORESIGHT_A53_DBG_0_EDPCSR_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_OSLAR_EL1, CORESIGHT_A53_DBG_0_OSLAR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDPRCR, CORESIGHT_A53_DBG_0_EDPRCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_EDPRSR, CORESIGHT_A53_DBG_0_EDPRSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR0_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGBVR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR0_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGBVR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBCR0_EL1, CORESIGHT_A53_DBG_0_DBGBCR0_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR1_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGBVR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR1_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGBVR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBCR1_EL1, CORESIGHT_A53_DBG_0_DBGBCR1_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR2_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGBVR2_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR2_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGBVR2_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBCR2_EL1, CORESIGHT_A53_DBG_0_DBGBCR2_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR3_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGBVR3_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR3_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGBVR3_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBCR3_EL1, CORESIGHT_A53_DBG_0_DBGBCR3_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR4_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGBVR4_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR4_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGBVR4_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBCR4_EL1, CORESIGHT_A53_DBG_0_DBGBCR4_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR5_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGBVR5_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBVR5_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGBVR5_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGBCR5_EL1, CORESIGHT_A53_DBG_0_DBGBCR5_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR0_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGWVR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR0_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGWVR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWCR0_EL1, CORESIGHT_A53_DBG_0_DBGWCR0_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR1_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGWVR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR1_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGWVR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWCR1_EL1, CORESIGHT_A53_DBG_0_DBGWCR1_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR2_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGWVR2_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR2_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGWVR2_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWCR2_EL1, CORESIGHT_A53_DBG_0_DBGWCR2_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR3_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGWVR3_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR3_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGWVR3_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWCR3_EL1, CORESIGHT_A53_DBG_0_DBGWCR3_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR4_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGWVR4_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR4_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGWVR4_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWCR4_EL1, CORESIGHT_A53_DBG_0_DBGWCR4_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR5_EL1_31TO0, CORESIGHT_A53_DBG_0_DBGWVR5_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWVR5_EL1_63TO32, CORESIGHT_A53_DBG_0_DBGWVR5_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DBGWCR5_EL1, CORESIGHT_A53_DBG_0_DBGWCR5_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_MIDR_EL1, CORESIGHT_A53_DBG_0_MIDR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64PFR0_EL1_31TO0, CORESIGHT_A53_DBG_0_ID_AA64PFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64PFR0_EL1_63TO32, CORESIGHT_A53_DBG_0_ID_AA64PFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64DFR0_EL1_31TO0, CORESIGHT_A53_DBG_0_ID_AA64DFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64DFR0_EL1_63TO32, CORESIGHT_A53_DBG_0_ID_AA64DFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64ISAR0_EL1_31TO0, CORESIGHT_A53_DBG_0_ID_AA64ISAR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64ISAR0_EL1_63TO32, CORESIGHT_A53_DBG_0_ID_AA64ISAR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64MMFR0_EL1_31TO0, CORESIGHT_A53_DBG_0_ID_AA64MMFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64MMFR0_EL1_63TO32, CORESIGHT_A53_DBG_0_ID_AA64MMFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64PFR1_EL1_31TO0, CORESIGHT_A53_DBG_0_ID_AA64PFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64PFR1_EL1_63TO32, CORESIGHT_A53_DBG_0_ID_AA64PFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64DFR1_EL1_31TO0, CORESIGHT_A53_DBG_0_ID_AA64DFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64DFR1_EL1_63TO32, CORESIGHT_A53_DBG_0_ID_AA64DFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64ISAR1_EL1_31TO0, CORESIGHT_A53_DBG_0_ID_AA64ISAR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64ISAR1_EL1_63TO32, CORESIGHT_A53_DBG_0_ID_AA64ISAR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64MMFR1_EL1_31TO0, CORESIGHT_A53_DBG_0_ID_AA64MMFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ID_AA64MMFR1_EL1_63TO32, CORESIGHT_A53_DBG_0_ID_AA64MMFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_ITCTRL, CORESIGHT_A53_DBG_0_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_CLAIMSET, CORESIGHT_A53_DBG_0_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_CLAIMCLR, CORESIGHT_A53_DBG_0_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DEVAFF0, CORESIGHT_A53_DBG_0_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DEVAFF1, CORESIGHT_A53_DBG_0_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_LAR, CORESIGHT_A53_DBG_0_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_LSR, CORESIGHT_A53_DBG_0_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_AUTHSTATUS, CORESIGHT_A53_DBG_0_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DEVARCH, CORESIGHT_A53_DBG_0_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DEVID2, CORESIGHT_A53_DBG_0_DEVID2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DEVID1, CORESIGHT_A53_DBG_0_DEVID1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DEVID, CORESIGHT_A53_DBG_0_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_DEVTYPE, CORESIGHT_A53_DBG_0_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_PIDR4, CORESIGHT_A53_DBG_0_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_PIDR0, CORESIGHT_A53_DBG_0_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_PIDR1, CORESIGHT_A53_DBG_0_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_PIDR2, CORESIGHT_A53_DBG_0_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_PIDR3, CORESIGHT_A53_DBG_0_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_CIDR0, CORESIGHT_A53_DBG_0_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_CIDR1, CORESIGHT_A53_DBG_0_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_CIDR2, CORESIGHT_A53_DBG_0_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_0_CIDR3, CORESIGHT_A53_DBG_0_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDESR, CORESIGHT_A53_DBG_1_EDESR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDECR, CORESIGHT_A53_DBG_1_EDECR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDWAR_31TO0, CORESIGHT_A53_DBG_1_EDWAR_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDWAR_63TO32, CORESIGHT_A53_DBG_1_EDWAR_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGDTRRX_EL0, CORESIGHT_A53_DBG_1_DBGDTRRX_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDITR, CORESIGHT_A53_DBG_1_EDITR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDSCR, CORESIGHT_A53_DBG_1_EDSCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGDTRTX_EL0, CORESIGHT_A53_DBG_1_DBGDTRTX_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDRCR, CORESIGHT_A53_DBG_1_EDRCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDACR, CORESIGHT_A53_DBG_1_EDACR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDECCR, CORESIGHT_A53_DBG_1_EDECCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDPCSR_31TO0, CORESIGHT_A53_DBG_1_EDPCSR_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDCIDSR, CORESIGHT_A53_DBG_1_EDCIDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDVIDSR, CORESIGHT_A53_DBG_1_EDVIDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDPCSR_63TO32, CORESIGHT_A53_DBG_1_EDPCSR_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_OSLAR_EL1, CORESIGHT_A53_DBG_1_OSLAR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDPRCR, CORESIGHT_A53_DBG_1_EDPRCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_EDPRSR, CORESIGHT_A53_DBG_1_EDPRSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR0_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGBVR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR0_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGBVR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBCR0_EL1, CORESIGHT_A53_DBG_1_DBGBCR0_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR1_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGBVR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR1_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGBVR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBCR1_EL1, CORESIGHT_A53_DBG_1_DBGBCR1_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR2_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGBVR2_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR2_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGBVR2_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBCR2_EL1, CORESIGHT_A53_DBG_1_DBGBCR2_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR3_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGBVR3_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR3_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGBVR3_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBCR3_EL1, CORESIGHT_A53_DBG_1_DBGBCR3_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR4_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGBVR4_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR4_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGBVR4_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBCR4_EL1, CORESIGHT_A53_DBG_1_DBGBCR4_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR5_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGBVR5_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBVR5_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGBVR5_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGBCR5_EL1, CORESIGHT_A53_DBG_1_DBGBCR5_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR0_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGWVR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR0_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGWVR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWCR0_EL1, CORESIGHT_A53_DBG_1_DBGWCR0_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR1_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGWVR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR1_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGWVR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWCR1_EL1, CORESIGHT_A53_DBG_1_DBGWCR1_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR2_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGWVR2_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR2_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGWVR2_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWCR2_EL1, CORESIGHT_A53_DBG_1_DBGWCR2_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR3_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGWVR3_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR3_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGWVR3_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWCR3_EL1, CORESIGHT_A53_DBG_1_DBGWCR3_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR4_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGWVR4_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR4_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGWVR4_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWCR4_EL1, CORESIGHT_A53_DBG_1_DBGWCR4_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR5_EL1_31TO0, CORESIGHT_A53_DBG_1_DBGWVR5_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWVR5_EL1_63TO32, CORESIGHT_A53_DBG_1_DBGWVR5_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DBGWCR5_EL1, CORESIGHT_A53_DBG_1_DBGWCR5_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_MIDR_EL1, CORESIGHT_A53_DBG_1_MIDR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64PFR0_EL1_31TO0, CORESIGHT_A53_DBG_1_ID_AA64PFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64PFR0_EL1_63TO32, CORESIGHT_A53_DBG_1_ID_AA64PFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64DFR0_EL1_31TO0, CORESIGHT_A53_DBG_1_ID_AA64DFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64DFR0_EL1_63TO32, CORESIGHT_A53_DBG_1_ID_AA64DFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64ISAR0_EL1_31TO0, CORESIGHT_A53_DBG_1_ID_AA64ISAR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64ISAR0_EL1_63TO32, CORESIGHT_A53_DBG_1_ID_AA64ISAR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64MMFR0_EL1_31TO0, CORESIGHT_A53_DBG_1_ID_AA64MMFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64MMFR0_EL1_63TO32, CORESIGHT_A53_DBG_1_ID_AA64MMFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64PFR1_EL1_31TO0, CORESIGHT_A53_DBG_1_ID_AA64PFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64PFR1_EL1_63TO32, CORESIGHT_A53_DBG_1_ID_AA64PFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64DFR1_EL1_31TO0, CORESIGHT_A53_DBG_1_ID_AA64DFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64DFR1_EL1_63TO32, CORESIGHT_A53_DBG_1_ID_AA64DFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64ISAR1_EL1_31TO0, CORESIGHT_A53_DBG_1_ID_AA64ISAR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64ISAR1_EL1_63TO32, CORESIGHT_A53_DBG_1_ID_AA64ISAR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64MMFR1_EL1_31TO0, CORESIGHT_A53_DBG_1_ID_AA64MMFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ID_AA64MMFR1_EL1_63TO32, CORESIGHT_A53_DBG_1_ID_AA64MMFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_ITCTRL, CORESIGHT_A53_DBG_1_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_CLAIMSET, CORESIGHT_A53_DBG_1_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_CLAIMCLR, CORESIGHT_A53_DBG_1_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DEVAFF0, CORESIGHT_A53_DBG_1_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DEVAFF1, CORESIGHT_A53_DBG_1_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_LAR, CORESIGHT_A53_DBG_1_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_LSR, CORESIGHT_A53_DBG_1_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_AUTHSTATUS, CORESIGHT_A53_DBG_1_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DEVARCH, CORESIGHT_A53_DBG_1_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DEVID2, CORESIGHT_A53_DBG_1_DEVID2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DEVID1, CORESIGHT_A53_DBG_1_DEVID1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DEVID, CORESIGHT_A53_DBG_1_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_DEVTYPE, CORESIGHT_A53_DBG_1_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_PIDR4, CORESIGHT_A53_DBG_1_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_PIDR0, CORESIGHT_A53_DBG_1_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_PIDR1, CORESIGHT_A53_DBG_1_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_PIDR2, CORESIGHT_A53_DBG_1_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_PIDR3, CORESIGHT_A53_DBG_1_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_CIDR0, CORESIGHT_A53_DBG_1_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_CIDR1, CORESIGHT_A53_DBG_1_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_CIDR2, CORESIGHT_A53_DBG_1_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_1_CIDR3, CORESIGHT_A53_DBG_1_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDESR, CORESIGHT_A53_DBG_2_EDESR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDECR, CORESIGHT_A53_DBG_2_EDECR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDWAR_31TO0, CORESIGHT_A53_DBG_2_EDWAR_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDWAR_63TO32, CORESIGHT_A53_DBG_2_EDWAR_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGDTRRX_EL0, CORESIGHT_A53_DBG_2_DBGDTRRX_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDITR, CORESIGHT_A53_DBG_2_EDITR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDSCR, CORESIGHT_A53_DBG_2_EDSCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGDTRTX_EL0, CORESIGHT_A53_DBG_2_DBGDTRTX_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDRCR, CORESIGHT_A53_DBG_2_EDRCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDACR, CORESIGHT_A53_DBG_2_EDACR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDECCR, CORESIGHT_A53_DBG_2_EDECCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDPCSR_31TO0, CORESIGHT_A53_DBG_2_EDPCSR_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDCIDSR, CORESIGHT_A53_DBG_2_EDCIDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDVIDSR, CORESIGHT_A53_DBG_2_EDVIDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDPCSR_63TO32, CORESIGHT_A53_DBG_2_EDPCSR_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_OSLAR_EL1, CORESIGHT_A53_DBG_2_OSLAR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDPRCR, CORESIGHT_A53_DBG_2_EDPRCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_EDPRSR, CORESIGHT_A53_DBG_2_EDPRSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR0_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGBVR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR0_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGBVR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBCR0_EL1, CORESIGHT_A53_DBG_2_DBGBCR0_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR1_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGBVR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR1_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGBVR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBCR1_EL1, CORESIGHT_A53_DBG_2_DBGBCR1_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR2_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGBVR2_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR2_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGBVR2_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBCR2_EL1, CORESIGHT_A53_DBG_2_DBGBCR2_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR3_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGBVR3_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR3_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGBVR3_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBCR3_EL1, CORESIGHT_A53_DBG_2_DBGBCR3_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR4_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGBVR4_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR4_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGBVR4_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBCR4_EL1, CORESIGHT_A53_DBG_2_DBGBCR4_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR5_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGBVR5_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBVR5_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGBVR5_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGBCR5_EL1, CORESIGHT_A53_DBG_2_DBGBCR5_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR0_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGWVR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR0_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGWVR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWCR0_EL1, CORESIGHT_A53_DBG_2_DBGWCR0_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR1_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGWVR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR1_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGWVR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWCR1_EL1, CORESIGHT_A53_DBG_2_DBGWCR1_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR2_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGWVR2_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR2_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGWVR2_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWCR2_EL1, CORESIGHT_A53_DBG_2_DBGWCR2_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR3_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGWVR3_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR3_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGWVR3_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWCR3_EL1, CORESIGHT_A53_DBG_2_DBGWCR3_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR4_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGWVR4_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR4_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGWVR4_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWCR4_EL1, CORESIGHT_A53_DBG_2_DBGWCR4_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR5_EL1_31TO0, CORESIGHT_A53_DBG_2_DBGWVR5_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWVR5_EL1_63TO32, CORESIGHT_A53_DBG_2_DBGWVR5_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DBGWCR5_EL1, CORESIGHT_A53_DBG_2_DBGWCR5_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_MIDR_EL1, CORESIGHT_A53_DBG_2_MIDR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64PFR0_EL1_31TO0, CORESIGHT_A53_DBG_2_ID_AA64PFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64PFR0_EL1_63TO32, CORESIGHT_A53_DBG_2_ID_AA64PFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64DFR0_EL1_31TO0, CORESIGHT_A53_DBG_2_ID_AA64DFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64DFR0_EL1_63TO32, CORESIGHT_A53_DBG_2_ID_AA64DFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64ISAR0_EL1_31TO0, CORESIGHT_A53_DBG_2_ID_AA64ISAR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64ISAR0_EL1_63TO32, CORESIGHT_A53_DBG_2_ID_AA64ISAR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64MMFR0_EL1_31TO0, CORESIGHT_A53_DBG_2_ID_AA64MMFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64MMFR0_EL1_63TO32, CORESIGHT_A53_DBG_2_ID_AA64MMFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64PFR1_EL1_31TO0, CORESIGHT_A53_DBG_2_ID_AA64PFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64PFR1_EL1_63TO32, CORESIGHT_A53_DBG_2_ID_AA64PFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64DFR1_EL1_31TO0, CORESIGHT_A53_DBG_2_ID_AA64DFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64DFR1_EL1_63TO32, CORESIGHT_A53_DBG_2_ID_AA64DFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64ISAR1_EL1_31TO0, CORESIGHT_A53_DBG_2_ID_AA64ISAR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64ISAR1_EL1_63TO32, CORESIGHT_A53_DBG_2_ID_AA64ISAR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64MMFR1_EL1_31TO0, CORESIGHT_A53_DBG_2_ID_AA64MMFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ID_AA64MMFR1_EL1_63TO32, CORESIGHT_A53_DBG_2_ID_AA64MMFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_ITCTRL, CORESIGHT_A53_DBG_2_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_CLAIMSET, CORESIGHT_A53_DBG_2_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_CLAIMCLR, CORESIGHT_A53_DBG_2_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DEVAFF0, CORESIGHT_A53_DBG_2_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DEVAFF1, CORESIGHT_A53_DBG_2_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_LAR, CORESIGHT_A53_DBG_2_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_LSR, CORESIGHT_A53_DBG_2_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_AUTHSTATUS, CORESIGHT_A53_DBG_2_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DEVARCH, CORESIGHT_A53_DBG_2_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DEVID2, CORESIGHT_A53_DBG_2_DEVID2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DEVID1, CORESIGHT_A53_DBG_2_DEVID1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DEVID, CORESIGHT_A53_DBG_2_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_DEVTYPE, CORESIGHT_A53_DBG_2_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_PIDR4, CORESIGHT_A53_DBG_2_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_PIDR0, CORESIGHT_A53_DBG_2_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_PIDR1, CORESIGHT_A53_DBG_2_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_PIDR2, CORESIGHT_A53_DBG_2_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_PIDR3, CORESIGHT_A53_DBG_2_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_CIDR0, CORESIGHT_A53_DBG_2_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_CIDR1, CORESIGHT_A53_DBG_2_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_CIDR2, CORESIGHT_A53_DBG_2_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_2_CIDR3, CORESIGHT_A53_DBG_2_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDESR, CORESIGHT_A53_DBG_3_EDESR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDECR, CORESIGHT_A53_DBG_3_EDECR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDWAR_31TO0, CORESIGHT_A53_DBG_3_EDWAR_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDWAR_63TO32, CORESIGHT_A53_DBG_3_EDWAR_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGDTRRX_EL0, CORESIGHT_A53_DBG_3_DBGDTRRX_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDITR, CORESIGHT_A53_DBG_3_EDITR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDSCR, CORESIGHT_A53_DBG_3_EDSCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGDTRTX_EL0, CORESIGHT_A53_DBG_3_DBGDTRTX_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDRCR, CORESIGHT_A53_DBG_3_EDRCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDACR, CORESIGHT_A53_DBG_3_EDACR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDECCR, CORESIGHT_A53_DBG_3_EDECCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDPCSR_31TO0, CORESIGHT_A53_DBG_3_EDPCSR_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDCIDSR, CORESIGHT_A53_DBG_3_EDCIDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDVIDSR, CORESIGHT_A53_DBG_3_EDVIDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDPCSR_63TO32, CORESIGHT_A53_DBG_3_EDPCSR_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_OSLAR_EL1, CORESIGHT_A53_DBG_3_OSLAR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDPRCR, CORESIGHT_A53_DBG_3_EDPRCR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_EDPRSR, CORESIGHT_A53_DBG_3_EDPRSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR0_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGBVR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR0_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGBVR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBCR0_EL1, CORESIGHT_A53_DBG_3_DBGBCR0_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR1_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGBVR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR1_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGBVR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBCR1_EL1, CORESIGHT_A53_DBG_3_DBGBCR1_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR2_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGBVR2_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR2_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGBVR2_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBCR2_EL1, CORESIGHT_A53_DBG_3_DBGBCR2_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR3_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGBVR3_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR3_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGBVR3_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBCR3_EL1, CORESIGHT_A53_DBG_3_DBGBCR3_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR4_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGBVR4_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR4_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGBVR4_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBCR4_EL1, CORESIGHT_A53_DBG_3_DBGBCR4_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR5_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGBVR5_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBVR5_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGBVR5_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGBCR5_EL1, CORESIGHT_A53_DBG_3_DBGBCR5_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR0_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGWVR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR0_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGWVR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWCR0_EL1, CORESIGHT_A53_DBG_3_DBGWCR0_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR1_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGWVR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR1_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGWVR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWCR1_EL1, CORESIGHT_A53_DBG_3_DBGWCR1_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR2_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGWVR2_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR2_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGWVR2_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWCR2_EL1, CORESIGHT_A53_DBG_3_DBGWCR2_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR3_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGWVR3_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR3_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGWVR3_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWCR3_EL1, CORESIGHT_A53_DBG_3_DBGWCR3_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR4_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGWVR4_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR4_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGWVR4_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWCR4_EL1, CORESIGHT_A53_DBG_3_DBGWCR4_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR5_EL1_31TO0, CORESIGHT_A53_DBG_3_DBGWVR5_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWVR5_EL1_63TO32, CORESIGHT_A53_DBG_3_DBGWVR5_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DBGWCR5_EL1, CORESIGHT_A53_DBG_3_DBGWCR5_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_MIDR_EL1, CORESIGHT_A53_DBG_3_MIDR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64PFR0_EL1_31TO0, CORESIGHT_A53_DBG_3_ID_AA64PFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64PFR0_EL1_63TO32, CORESIGHT_A53_DBG_3_ID_AA64PFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64DFR0_EL1_31TO0, CORESIGHT_A53_DBG_3_ID_AA64DFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64DFR0_EL1_63TO32, CORESIGHT_A53_DBG_3_ID_AA64DFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64ISAR0_EL1_31TO0, CORESIGHT_A53_DBG_3_ID_AA64ISAR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64ISAR0_EL1_63TO32, CORESIGHT_A53_DBG_3_ID_AA64ISAR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64MMFR0_EL1_31TO0, CORESIGHT_A53_DBG_3_ID_AA64MMFR0_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64MMFR0_EL1_63TO32, CORESIGHT_A53_DBG_3_ID_AA64MMFR0_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64PFR1_EL1_31TO0, CORESIGHT_A53_DBG_3_ID_AA64PFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64PFR1_EL1_63TO32, CORESIGHT_A53_DBG_3_ID_AA64PFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64DFR1_EL1_31TO0, CORESIGHT_A53_DBG_3_ID_AA64DFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64DFR1_EL1_63TO32, CORESIGHT_A53_DBG_3_ID_AA64DFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64ISAR1_EL1_31TO0, CORESIGHT_A53_DBG_3_ID_AA64ISAR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64ISAR1_EL1_63TO32, CORESIGHT_A53_DBG_3_ID_AA64ISAR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64MMFR1_EL1_31TO0, CORESIGHT_A53_DBG_3_ID_AA64MMFR1_EL1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ID_AA64MMFR1_EL1_63TO32, CORESIGHT_A53_DBG_3_ID_AA64MMFR1_EL1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_ITCTRL, CORESIGHT_A53_DBG_3_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_CLAIMSET, CORESIGHT_A53_DBG_3_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_CLAIMCLR, CORESIGHT_A53_DBG_3_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DEVAFF0, CORESIGHT_A53_DBG_3_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DEVAFF1, CORESIGHT_A53_DBG_3_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_LAR, CORESIGHT_A53_DBG_3_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_LSR, CORESIGHT_A53_DBG_3_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_AUTHSTATUS, CORESIGHT_A53_DBG_3_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DEVARCH, CORESIGHT_A53_DBG_3_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DEVID2, CORESIGHT_A53_DBG_3_DEVID2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DEVID1, CORESIGHT_A53_DBG_3_DEVID1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DEVID, CORESIGHT_A53_DBG_3_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_DEVTYPE, CORESIGHT_A53_DBG_3_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_PIDR4, CORESIGHT_A53_DBG_3_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_PIDR0, CORESIGHT_A53_DBG_3_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_PIDR1, CORESIGHT_A53_DBG_3_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_PIDR2, CORESIGHT_A53_DBG_3_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_PIDR3, CORESIGHT_A53_DBG_3_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_CIDR0, CORESIGHT_A53_DBG_3_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_CIDR1, CORESIGHT_A53_DBG_3_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_CIDR2, CORESIGHT_A53_DBG_3_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_DBG_3_CIDR3, CORESIGHT_A53_DBG_3_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_PRGCTLR, CORESIGHT_A53_ETM_0_PRGCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_STATR, CORESIGHT_A53_ETM_0_STATR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CONFIGR, CORESIGHT_A53_ETM_0_CONFIGR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_AUXCTLR, CORESIGHT_A53_ETM_0_AUXCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_EVENTCTL0R, CORESIGHT_A53_ETM_0_EVENTCTL0R_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_EVENTCTL1R, CORESIGHT_A53_ETM_0_EVENTCTL1R_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_STALLCTLR, CORESIGHT_A53_ETM_0_STALLCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_TSCTLR, CORESIGHT_A53_ETM_0_TSCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_SYNCPR, CORESIGHT_A53_ETM_0_SYNCPR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CCCTLR, CORESIGHT_A53_ETM_0_CCCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_BBCTLR, CORESIGHT_A53_ETM_0_BBCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_TRACEIDR, CORESIGHT_A53_ETM_0_TRACEIDR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_VICTLR, CORESIGHT_A53_ETM_0_VICTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_VIIECTLR, CORESIGHT_A53_ETM_0_VIIECTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_VISSCTLR, CORESIGHT_A53_ETM_0_VISSCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_SEQEVR0, CORESIGHT_A53_ETM_0_SEQEVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_SEQEVR1, CORESIGHT_A53_ETM_0_SEQEVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_SEQEVR2, CORESIGHT_A53_ETM_0_SEQEVR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_SEQRSTEVR, CORESIGHT_A53_ETM_0_SEQRSTEVR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_SEQSTR, CORESIGHT_A53_ETM_0_SEQSTR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_EXTINSELR, CORESIGHT_A53_ETM_0_EXTINSELR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CNTRLDVR0, CORESIGHT_A53_ETM_0_CNTRLDVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CNTRLDVR1, CORESIGHT_A53_ETM_0_CNTRLDVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CNTCTLR0, CORESIGHT_A53_ETM_0_CNTCTLR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CNTCTLR1, CORESIGHT_A53_ETM_0_CNTCTLR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CNTVR0, CORESIGHT_A53_ETM_0_CNTVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CNTVR1, CORESIGHT_A53_ETM_0_CNTVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR8, CORESIGHT_A53_ETM_0_IDR8_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR9, CORESIGHT_A53_ETM_0_IDR9_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR10, CORESIGHT_A53_ETM_0_IDR10_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR11, CORESIGHT_A53_ETM_0_IDR11_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR12, CORESIGHT_A53_ETM_0_IDR12_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR13, CORESIGHT_A53_ETM_0_IDR13_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IMSPEC0, CORESIGHT_A53_ETM_0_IMSPEC0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR0, CORESIGHT_A53_ETM_0_IDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR1, CORESIGHT_A53_ETM_0_IDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR2, CORESIGHT_A53_ETM_0_IDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR3, CORESIGHT_A53_ETM_0_IDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR4, CORESIGHT_A53_ETM_0_IDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_IDR5, CORESIGHT_A53_ETM_0_IDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN0, CORESIGHT_A53_ETM_0_RSCTLRN0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN1, CORESIGHT_A53_ETM_0_RSCTLRN1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN2, CORESIGHT_A53_ETM_0_RSCTLRN2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN3, CORESIGHT_A53_ETM_0_RSCTLRN3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN4, CORESIGHT_A53_ETM_0_RSCTLRN4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN5, CORESIGHT_A53_ETM_0_RSCTLRN5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN6, CORESIGHT_A53_ETM_0_RSCTLRN6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN7, CORESIGHT_A53_ETM_0_RSCTLRN7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN8, CORESIGHT_A53_ETM_0_RSCTLRN8_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN9, CORESIGHT_A53_ETM_0_RSCTLRN9_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN10, CORESIGHT_A53_ETM_0_RSCTLRN10_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN11, CORESIGHT_A53_ETM_0_RSCTLRN11_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN12, CORESIGHT_A53_ETM_0_RSCTLRN12_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_RSCTLRN13, CORESIGHT_A53_ETM_0_RSCTLRN13_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_SSCCR0, CORESIGHT_A53_ETM_0_SSCCR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_SSCSR0, CORESIGHT_A53_ETM_0_SSCSR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_OSLAR, CORESIGHT_A53_ETM_0_OSLAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_OSLSR, CORESIGHT_A53_ETM_0_OSLSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_PDCR, CORESIGHT_A53_ETM_0_PDCR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_PDSR, CORESIGHT_A53_ETM_0_PDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN0_31TO0, CORESIGHT_A53_ETM_0_ACVRN0_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN0_63TO32, CORESIGHT_A53_ETM_0_ACVRN0_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN1_31TO0, CORESIGHT_A53_ETM_0_ACVRN1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN1_63TO32, CORESIGHT_A53_ETM_0_ACVRN1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN2_31TO0, CORESIGHT_A53_ETM_0_ACVRN2_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN2_63TO32, CORESIGHT_A53_ETM_0_ACVRN2_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN3_31TO0, CORESIGHT_A53_ETM_0_ACVRN3_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN3_63TO32, CORESIGHT_A53_ETM_0_ACVRN3_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN4_31TO0, CORESIGHT_A53_ETM_0_ACVRN4_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN4_63TO32, CORESIGHT_A53_ETM_0_ACVRN4_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN5_31TO0, CORESIGHT_A53_ETM_0_ACVRN5_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN5_63TO32, CORESIGHT_A53_ETM_0_ACVRN5_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN6_31TO0, CORESIGHT_A53_ETM_0_ACVRN6_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN6_63TO32, CORESIGHT_A53_ETM_0_ACVRN6_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN7_31TO0, CORESIGHT_A53_ETM_0_ACVRN7_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACVRN7_63TO32, CORESIGHT_A53_ETM_0_ACVRN7_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACATRN0, CORESIGHT_A53_ETM_0_ACATRN0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACATRN1, CORESIGHT_A53_ETM_0_ACATRN1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACATRN2, CORESIGHT_A53_ETM_0_ACATRN2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACATRN3, CORESIGHT_A53_ETM_0_ACATRN3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACATRN4, CORESIGHT_A53_ETM_0_ACATRN4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACATRN5, CORESIGHT_A53_ETM_0_ACATRN5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACATRN6, CORESIGHT_A53_ETM_0_ACATRN6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ACATRN7, CORESIGHT_A53_ETM_0_ACATRN7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CIDCVR0, CORESIGHT_A53_ETM_0_CIDCVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_VMIDCVR0, CORESIGHT_A53_ETM_0_VMIDCVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CIDCCTLR0, CORESIGHT_A53_ETM_0_CIDCCTLR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ITATBIDR, CORESIGHT_A53_ETM_0_ITATBIDR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ITIDATAR, CORESIGHT_A53_ETM_0_ITIDATAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ITIATBINR, CORESIGHT_A53_ETM_0_ITIATBINR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ITIATBOUTR, CORESIGHT_A53_ETM_0_ITIATBOUTR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_ITCTRL, CORESIGHT_A53_ETM_0_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CLAIMSET, CORESIGHT_A53_ETM_0_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CLAIMCLR, CORESIGHT_A53_ETM_0_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_DEVAFF0, CORESIGHT_A53_ETM_0_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_DEVAFF1, CORESIGHT_A53_ETM_0_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_LAR, CORESIGHT_A53_ETM_0_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_LSR, CORESIGHT_A53_ETM_0_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_AUTHSTATUS, CORESIGHT_A53_ETM_0_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_DEVARCH, CORESIGHT_A53_ETM_0_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_DEVID, CORESIGHT_A53_ETM_0_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_DEVTYPE, CORESIGHT_A53_ETM_0_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_PIDR4, CORESIGHT_A53_ETM_0_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_PIDR5, CORESIGHT_A53_ETM_0_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_PIDR6, CORESIGHT_A53_ETM_0_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_PIDR7, CORESIGHT_A53_ETM_0_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_PIDR0, CORESIGHT_A53_ETM_0_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_PIDR1, CORESIGHT_A53_ETM_0_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_PIDR2, CORESIGHT_A53_ETM_0_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_PIDR3, CORESIGHT_A53_ETM_0_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CIDR0, CORESIGHT_A53_ETM_0_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CIDR1, CORESIGHT_A53_ETM_0_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CIDR2, CORESIGHT_A53_ETM_0_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_0_CIDR3, CORESIGHT_A53_ETM_0_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_PRGCTLR, CORESIGHT_A53_ETM_1_PRGCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_STATR, CORESIGHT_A53_ETM_1_STATR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CONFIGR, CORESIGHT_A53_ETM_1_CONFIGR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_AUXCTLR, CORESIGHT_A53_ETM_1_AUXCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_EVENTCTL0R, CORESIGHT_A53_ETM_1_EVENTCTL0R_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_EVENTCTL1R, CORESIGHT_A53_ETM_1_EVENTCTL1R_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_STALLCTLR, CORESIGHT_A53_ETM_1_STALLCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_TSCTLR, CORESIGHT_A53_ETM_1_TSCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_SYNCPR, CORESIGHT_A53_ETM_1_SYNCPR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CCCTLR, CORESIGHT_A53_ETM_1_CCCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_BBCTLR, CORESIGHT_A53_ETM_1_BBCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_TRACEIDR, CORESIGHT_A53_ETM_1_TRACEIDR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_VICTLR, CORESIGHT_A53_ETM_1_VICTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_VIIECTLR, CORESIGHT_A53_ETM_1_VIIECTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_VISSCTLR, CORESIGHT_A53_ETM_1_VISSCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_SEQEVR0, CORESIGHT_A53_ETM_1_SEQEVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_SEQEVR1, CORESIGHT_A53_ETM_1_SEQEVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_SEQEVR2, CORESIGHT_A53_ETM_1_SEQEVR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_SEQRSTEVR, CORESIGHT_A53_ETM_1_SEQRSTEVR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_SEQSTR, CORESIGHT_A53_ETM_1_SEQSTR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_EXTINSELR, CORESIGHT_A53_ETM_1_EXTINSELR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CNTRLDVR0, CORESIGHT_A53_ETM_1_CNTRLDVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CNTRLDVR1, CORESIGHT_A53_ETM_1_CNTRLDVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CNTCTLR0, CORESIGHT_A53_ETM_1_CNTCTLR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CNTCTLR1, CORESIGHT_A53_ETM_1_CNTCTLR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CNTVR0, CORESIGHT_A53_ETM_1_CNTVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CNTVR1, CORESIGHT_A53_ETM_1_CNTVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR8, CORESIGHT_A53_ETM_1_IDR8_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR9, CORESIGHT_A53_ETM_1_IDR9_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR10, CORESIGHT_A53_ETM_1_IDR10_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR11, CORESIGHT_A53_ETM_1_IDR11_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR12, CORESIGHT_A53_ETM_1_IDR12_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR13, CORESIGHT_A53_ETM_1_IDR13_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IMSPEC0, CORESIGHT_A53_ETM_1_IMSPEC0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR0, CORESIGHT_A53_ETM_1_IDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR1, CORESIGHT_A53_ETM_1_IDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR2, CORESIGHT_A53_ETM_1_IDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR3, CORESIGHT_A53_ETM_1_IDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR4, CORESIGHT_A53_ETM_1_IDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_IDR5, CORESIGHT_A53_ETM_1_IDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN0, CORESIGHT_A53_ETM_1_RSCTLRN0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN1, CORESIGHT_A53_ETM_1_RSCTLRN1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN2, CORESIGHT_A53_ETM_1_RSCTLRN2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN3, CORESIGHT_A53_ETM_1_RSCTLRN3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN4, CORESIGHT_A53_ETM_1_RSCTLRN4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN5, CORESIGHT_A53_ETM_1_RSCTLRN5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN6, CORESIGHT_A53_ETM_1_RSCTLRN6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN7, CORESIGHT_A53_ETM_1_RSCTLRN7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN8, CORESIGHT_A53_ETM_1_RSCTLRN8_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN9, CORESIGHT_A53_ETM_1_RSCTLRN9_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN10, CORESIGHT_A53_ETM_1_RSCTLRN10_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN11, CORESIGHT_A53_ETM_1_RSCTLRN11_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN12, CORESIGHT_A53_ETM_1_RSCTLRN12_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_RSCTLRN13, CORESIGHT_A53_ETM_1_RSCTLRN13_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_SSCCR0, CORESIGHT_A53_ETM_1_SSCCR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_SSCSR0, CORESIGHT_A53_ETM_1_SSCSR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_OSLAR, CORESIGHT_A53_ETM_1_OSLAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_OSLSR, CORESIGHT_A53_ETM_1_OSLSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_PDCR, CORESIGHT_A53_ETM_1_PDCR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_PDSR, CORESIGHT_A53_ETM_1_PDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN0_31TO0, CORESIGHT_A53_ETM_1_ACVRN0_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN0_63TO32, CORESIGHT_A53_ETM_1_ACVRN0_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN1_31TO0, CORESIGHT_A53_ETM_1_ACVRN1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN1_63TO32, CORESIGHT_A53_ETM_1_ACVRN1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN2_31TO0, CORESIGHT_A53_ETM_1_ACVRN2_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN2_63TO32, CORESIGHT_A53_ETM_1_ACVRN2_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN3_31TO0, CORESIGHT_A53_ETM_1_ACVRN3_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN3_63TO32, CORESIGHT_A53_ETM_1_ACVRN3_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN4_31TO0, CORESIGHT_A53_ETM_1_ACVRN4_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN4_63TO32, CORESIGHT_A53_ETM_1_ACVRN4_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN5_31TO0, CORESIGHT_A53_ETM_1_ACVRN5_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN5_63TO32, CORESIGHT_A53_ETM_1_ACVRN5_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN6_31TO0, CORESIGHT_A53_ETM_1_ACVRN6_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN6_63TO32, CORESIGHT_A53_ETM_1_ACVRN6_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN7_31TO0, CORESIGHT_A53_ETM_1_ACVRN7_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACVRN7_63TO32, CORESIGHT_A53_ETM_1_ACVRN7_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACATRN0, CORESIGHT_A53_ETM_1_ACATRN0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACATRN1, CORESIGHT_A53_ETM_1_ACATRN1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACATRN2, CORESIGHT_A53_ETM_1_ACATRN2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACATRN3, CORESIGHT_A53_ETM_1_ACATRN3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACATRN4, CORESIGHT_A53_ETM_1_ACATRN4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACATRN5, CORESIGHT_A53_ETM_1_ACATRN5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACATRN6, CORESIGHT_A53_ETM_1_ACATRN6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ACATRN7, CORESIGHT_A53_ETM_1_ACATRN7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CIDCVR0, CORESIGHT_A53_ETM_1_CIDCVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_VMIDCVR0, CORESIGHT_A53_ETM_1_VMIDCVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CIDCCTLR0, CORESIGHT_A53_ETM_1_CIDCCTLR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ITATBIDR, CORESIGHT_A53_ETM_1_ITATBIDR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ITIDATAR, CORESIGHT_A53_ETM_1_ITIDATAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ITIATBINR, CORESIGHT_A53_ETM_1_ITIATBINR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ITIATBOUTR, CORESIGHT_A53_ETM_1_ITIATBOUTR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_ITCTRL, CORESIGHT_A53_ETM_1_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CLAIMSET, CORESIGHT_A53_ETM_1_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CLAIMCLR, CORESIGHT_A53_ETM_1_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_DEVAFF0, CORESIGHT_A53_ETM_1_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_DEVAFF1, CORESIGHT_A53_ETM_1_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_LAR, CORESIGHT_A53_ETM_1_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_LSR, CORESIGHT_A53_ETM_1_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_AUTHSTATUS, CORESIGHT_A53_ETM_1_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_DEVARCH, CORESIGHT_A53_ETM_1_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_DEVID, CORESIGHT_A53_ETM_1_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_DEVTYPE, CORESIGHT_A53_ETM_1_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_PIDR4, CORESIGHT_A53_ETM_1_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_PIDR5, CORESIGHT_A53_ETM_1_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_PIDR6, CORESIGHT_A53_ETM_1_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_PIDR7, CORESIGHT_A53_ETM_1_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_PIDR0, CORESIGHT_A53_ETM_1_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_PIDR1, CORESIGHT_A53_ETM_1_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_PIDR2, CORESIGHT_A53_ETM_1_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_PIDR3, CORESIGHT_A53_ETM_1_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CIDR0, CORESIGHT_A53_ETM_1_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CIDR1, CORESIGHT_A53_ETM_1_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CIDR2, CORESIGHT_A53_ETM_1_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_1_CIDR3, CORESIGHT_A53_ETM_1_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_PRGCTLR, CORESIGHT_A53_ETM_2_PRGCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_STATR, CORESIGHT_A53_ETM_2_STATR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CONFIGR, CORESIGHT_A53_ETM_2_CONFIGR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_AUXCTLR, CORESIGHT_A53_ETM_2_AUXCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_EVENTCTL0R, CORESIGHT_A53_ETM_2_EVENTCTL0R_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_EVENTCTL1R, CORESIGHT_A53_ETM_2_EVENTCTL1R_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_STALLCTLR, CORESIGHT_A53_ETM_2_STALLCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_TSCTLR, CORESIGHT_A53_ETM_2_TSCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_SYNCPR, CORESIGHT_A53_ETM_2_SYNCPR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CCCTLR, CORESIGHT_A53_ETM_2_CCCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_BBCTLR, CORESIGHT_A53_ETM_2_BBCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_TRACEIDR, CORESIGHT_A53_ETM_2_TRACEIDR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_VICTLR, CORESIGHT_A53_ETM_2_VICTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_VIIECTLR, CORESIGHT_A53_ETM_2_VIIECTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_VISSCTLR, CORESIGHT_A53_ETM_2_VISSCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_SEQEVR0, CORESIGHT_A53_ETM_2_SEQEVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_SEQEVR1, CORESIGHT_A53_ETM_2_SEQEVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_SEQEVR2, CORESIGHT_A53_ETM_2_SEQEVR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_SEQRSTEVR, CORESIGHT_A53_ETM_2_SEQRSTEVR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_SEQSTR, CORESIGHT_A53_ETM_2_SEQSTR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_EXTINSELR, CORESIGHT_A53_ETM_2_EXTINSELR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CNTRLDVR0, CORESIGHT_A53_ETM_2_CNTRLDVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CNTRLDVR1, CORESIGHT_A53_ETM_2_CNTRLDVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CNTCTLR0, CORESIGHT_A53_ETM_2_CNTCTLR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CNTCTLR1, CORESIGHT_A53_ETM_2_CNTCTLR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CNTVR0, CORESIGHT_A53_ETM_2_CNTVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CNTVR1, CORESIGHT_A53_ETM_2_CNTVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR8, CORESIGHT_A53_ETM_2_IDR8_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR9, CORESIGHT_A53_ETM_2_IDR9_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR10, CORESIGHT_A53_ETM_2_IDR10_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR11, CORESIGHT_A53_ETM_2_IDR11_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR12, CORESIGHT_A53_ETM_2_IDR12_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR13, CORESIGHT_A53_ETM_2_IDR13_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IMSPEC0, CORESIGHT_A53_ETM_2_IMSPEC0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR0, CORESIGHT_A53_ETM_2_IDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR1, CORESIGHT_A53_ETM_2_IDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR2, CORESIGHT_A53_ETM_2_IDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR3, CORESIGHT_A53_ETM_2_IDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR4, CORESIGHT_A53_ETM_2_IDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_IDR5, CORESIGHT_A53_ETM_2_IDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN0, CORESIGHT_A53_ETM_2_RSCTLRN0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN1, CORESIGHT_A53_ETM_2_RSCTLRN1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN2, CORESIGHT_A53_ETM_2_RSCTLRN2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN3, CORESIGHT_A53_ETM_2_RSCTLRN3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN4, CORESIGHT_A53_ETM_2_RSCTLRN4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN5, CORESIGHT_A53_ETM_2_RSCTLRN5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN6, CORESIGHT_A53_ETM_2_RSCTLRN6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN7, CORESIGHT_A53_ETM_2_RSCTLRN7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN8, CORESIGHT_A53_ETM_2_RSCTLRN8_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN9, CORESIGHT_A53_ETM_2_RSCTLRN9_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN10, CORESIGHT_A53_ETM_2_RSCTLRN10_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN11, CORESIGHT_A53_ETM_2_RSCTLRN11_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN12, CORESIGHT_A53_ETM_2_RSCTLRN12_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_RSCTLRN13, CORESIGHT_A53_ETM_2_RSCTLRN13_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_SSCCR0, CORESIGHT_A53_ETM_2_SSCCR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_SSCSR0, CORESIGHT_A53_ETM_2_SSCSR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_OSLAR, CORESIGHT_A53_ETM_2_OSLAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_OSLSR, CORESIGHT_A53_ETM_2_OSLSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_PDCR, CORESIGHT_A53_ETM_2_PDCR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_PDSR, CORESIGHT_A53_ETM_2_PDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN0_31TO0, CORESIGHT_A53_ETM_2_ACVRN0_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN0_63TO32, CORESIGHT_A53_ETM_2_ACVRN0_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN1_31TO0, CORESIGHT_A53_ETM_2_ACVRN1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN1_63TO32, CORESIGHT_A53_ETM_2_ACVRN1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN2_31TO0, CORESIGHT_A53_ETM_2_ACVRN2_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN2_63TO32, CORESIGHT_A53_ETM_2_ACVRN2_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN3_31TO0, CORESIGHT_A53_ETM_2_ACVRN3_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN3_63TO32, CORESIGHT_A53_ETM_2_ACVRN3_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN4_31TO0, CORESIGHT_A53_ETM_2_ACVRN4_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN4_63TO32, CORESIGHT_A53_ETM_2_ACVRN4_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN5_31TO0, CORESIGHT_A53_ETM_2_ACVRN5_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN5_63TO32, CORESIGHT_A53_ETM_2_ACVRN5_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN6_31TO0, CORESIGHT_A53_ETM_2_ACVRN6_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN6_63TO32, CORESIGHT_A53_ETM_2_ACVRN6_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN7_31TO0, CORESIGHT_A53_ETM_2_ACVRN7_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACVRN7_63TO32, CORESIGHT_A53_ETM_2_ACVRN7_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACATRN0, CORESIGHT_A53_ETM_2_ACATRN0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACATRN1, CORESIGHT_A53_ETM_2_ACATRN1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACATRN2, CORESIGHT_A53_ETM_2_ACATRN2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACATRN3, CORESIGHT_A53_ETM_2_ACATRN3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACATRN4, CORESIGHT_A53_ETM_2_ACATRN4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACATRN5, CORESIGHT_A53_ETM_2_ACATRN5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACATRN6, CORESIGHT_A53_ETM_2_ACATRN6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ACATRN7, CORESIGHT_A53_ETM_2_ACATRN7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CIDCVR0, CORESIGHT_A53_ETM_2_CIDCVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_VMIDCVR0, CORESIGHT_A53_ETM_2_VMIDCVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CIDCCTLR0, CORESIGHT_A53_ETM_2_CIDCCTLR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ITATBIDR, CORESIGHT_A53_ETM_2_ITATBIDR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ITIDATAR, CORESIGHT_A53_ETM_2_ITIDATAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ITIATBINR, CORESIGHT_A53_ETM_2_ITIATBINR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ITIATBOUTR, CORESIGHT_A53_ETM_2_ITIATBOUTR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_ITCTRL, CORESIGHT_A53_ETM_2_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CLAIMSET, CORESIGHT_A53_ETM_2_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CLAIMCLR, CORESIGHT_A53_ETM_2_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_DEVAFF0, CORESIGHT_A53_ETM_2_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_DEVAFF1, CORESIGHT_A53_ETM_2_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_LAR, CORESIGHT_A53_ETM_2_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_LSR, CORESIGHT_A53_ETM_2_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_AUTHSTATUS, CORESIGHT_A53_ETM_2_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_DEVARCH, CORESIGHT_A53_ETM_2_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_DEVID, CORESIGHT_A53_ETM_2_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_DEVTYPE, CORESIGHT_A53_ETM_2_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_PIDR4, CORESIGHT_A53_ETM_2_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_PIDR5, CORESIGHT_A53_ETM_2_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_PIDR6, CORESIGHT_A53_ETM_2_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_PIDR7, CORESIGHT_A53_ETM_2_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_PIDR0, CORESIGHT_A53_ETM_2_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_PIDR1, CORESIGHT_A53_ETM_2_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_PIDR2, CORESIGHT_A53_ETM_2_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_PIDR3, CORESIGHT_A53_ETM_2_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CIDR0, CORESIGHT_A53_ETM_2_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CIDR1, CORESIGHT_A53_ETM_2_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CIDR2, CORESIGHT_A53_ETM_2_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_2_CIDR3, CORESIGHT_A53_ETM_2_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_PRGCTLR, CORESIGHT_A53_ETM_3_PRGCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_STATR, CORESIGHT_A53_ETM_3_STATR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CONFIGR, CORESIGHT_A53_ETM_3_CONFIGR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_AUXCTLR, CORESIGHT_A53_ETM_3_AUXCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_EVENTCTL0R, CORESIGHT_A53_ETM_3_EVENTCTL0R_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_EVENTCTL1R, CORESIGHT_A53_ETM_3_EVENTCTL1R_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_STALLCTLR, CORESIGHT_A53_ETM_3_STALLCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_TSCTLR, CORESIGHT_A53_ETM_3_TSCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_SYNCPR, CORESIGHT_A53_ETM_3_SYNCPR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CCCTLR, CORESIGHT_A53_ETM_3_CCCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_BBCTLR, CORESIGHT_A53_ETM_3_BBCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_TRACEIDR, CORESIGHT_A53_ETM_3_TRACEIDR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_VICTLR, CORESIGHT_A53_ETM_3_VICTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_VIIECTLR, CORESIGHT_A53_ETM_3_VIIECTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_VISSCTLR, CORESIGHT_A53_ETM_3_VISSCTLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_SEQEVR0, CORESIGHT_A53_ETM_3_SEQEVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_SEQEVR1, CORESIGHT_A53_ETM_3_SEQEVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_SEQEVR2, CORESIGHT_A53_ETM_3_SEQEVR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_SEQRSTEVR, CORESIGHT_A53_ETM_3_SEQRSTEVR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_SEQSTR, CORESIGHT_A53_ETM_3_SEQSTR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_EXTINSELR, CORESIGHT_A53_ETM_3_EXTINSELR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CNTRLDVR0, CORESIGHT_A53_ETM_3_CNTRLDVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CNTRLDVR1, CORESIGHT_A53_ETM_3_CNTRLDVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CNTCTLR0, CORESIGHT_A53_ETM_3_CNTCTLR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CNTCTLR1, CORESIGHT_A53_ETM_3_CNTCTLR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CNTVR0, CORESIGHT_A53_ETM_3_CNTVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CNTVR1, CORESIGHT_A53_ETM_3_CNTVR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR8, CORESIGHT_A53_ETM_3_IDR8_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR9, CORESIGHT_A53_ETM_3_IDR9_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR10, CORESIGHT_A53_ETM_3_IDR10_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR11, CORESIGHT_A53_ETM_3_IDR11_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR12, CORESIGHT_A53_ETM_3_IDR12_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR13, CORESIGHT_A53_ETM_3_IDR13_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IMSPEC0, CORESIGHT_A53_ETM_3_IMSPEC0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR0, CORESIGHT_A53_ETM_3_IDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR1, CORESIGHT_A53_ETM_3_IDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR2, CORESIGHT_A53_ETM_3_IDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR3, CORESIGHT_A53_ETM_3_IDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR4, CORESIGHT_A53_ETM_3_IDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_IDR5, CORESIGHT_A53_ETM_3_IDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN0, CORESIGHT_A53_ETM_3_RSCTLRN0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN1, CORESIGHT_A53_ETM_3_RSCTLRN1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN2, CORESIGHT_A53_ETM_3_RSCTLRN2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN3, CORESIGHT_A53_ETM_3_RSCTLRN3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN4, CORESIGHT_A53_ETM_3_RSCTLRN4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN5, CORESIGHT_A53_ETM_3_RSCTLRN5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN6, CORESIGHT_A53_ETM_3_RSCTLRN6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN7, CORESIGHT_A53_ETM_3_RSCTLRN7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN8, CORESIGHT_A53_ETM_3_RSCTLRN8_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN9, CORESIGHT_A53_ETM_3_RSCTLRN9_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN10, CORESIGHT_A53_ETM_3_RSCTLRN10_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN11, CORESIGHT_A53_ETM_3_RSCTLRN11_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN12, CORESIGHT_A53_ETM_3_RSCTLRN12_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_RSCTLRN13, CORESIGHT_A53_ETM_3_RSCTLRN13_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_SSCCR0, CORESIGHT_A53_ETM_3_SSCCR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_SSCSR0, CORESIGHT_A53_ETM_3_SSCSR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_OSLAR, CORESIGHT_A53_ETM_3_OSLAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_OSLSR, CORESIGHT_A53_ETM_3_OSLSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_PDCR, CORESIGHT_A53_ETM_3_PDCR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_PDSR, CORESIGHT_A53_ETM_3_PDSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN0_31TO0, CORESIGHT_A53_ETM_3_ACVRN0_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN0_63TO32, CORESIGHT_A53_ETM_3_ACVRN0_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN1_31TO0, CORESIGHT_A53_ETM_3_ACVRN1_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN1_63TO32, CORESIGHT_A53_ETM_3_ACVRN1_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN2_31TO0, CORESIGHT_A53_ETM_3_ACVRN2_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN2_63TO32, CORESIGHT_A53_ETM_3_ACVRN2_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN3_31TO0, CORESIGHT_A53_ETM_3_ACVRN3_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN3_63TO32, CORESIGHT_A53_ETM_3_ACVRN3_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN4_31TO0, CORESIGHT_A53_ETM_3_ACVRN4_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN4_63TO32, CORESIGHT_A53_ETM_3_ACVRN4_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN5_31TO0, CORESIGHT_A53_ETM_3_ACVRN5_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN5_63TO32, CORESIGHT_A53_ETM_3_ACVRN5_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN6_31TO0, CORESIGHT_A53_ETM_3_ACVRN6_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN6_63TO32, CORESIGHT_A53_ETM_3_ACVRN6_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN7_31TO0, CORESIGHT_A53_ETM_3_ACVRN7_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACVRN7_63TO32, CORESIGHT_A53_ETM_3_ACVRN7_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACATRN0, CORESIGHT_A53_ETM_3_ACATRN0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACATRN1, CORESIGHT_A53_ETM_3_ACATRN1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACATRN2, CORESIGHT_A53_ETM_3_ACATRN2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACATRN3, CORESIGHT_A53_ETM_3_ACATRN3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACATRN4, CORESIGHT_A53_ETM_3_ACATRN4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACATRN5, CORESIGHT_A53_ETM_3_ACATRN5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACATRN6, CORESIGHT_A53_ETM_3_ACATRN6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ACATRN7, CORESIGHT_A53_ETM_3_ACATRN7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CIDCVR0, CORESIGHT_A53_ETM_3_CIDCVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_VMIDCVR0, CORESIGHT_A53_ETM_3_VMIDCVR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CIDCCTLR0, CORESIGHT_A53_ETM_3_CIDCCTLR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ITATBIDR, CORESIGHT_A53_ETM_3_ITATBIDR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ITIDATAR, CORESIGHT_A53_ETM_3_ITIDATAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ITIATBINR, CORESIGHT_A53_ETM_3_ITIATBINR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ITIATBOUTR, CORESIGHT_A53_ETM_3_ITIATBOUTR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_ITCTRL, CORESIGHT_A53_ETM_3_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CLAIMSET, CORESIGHT_A53_ETM_3_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CLAIMCLR, CORESIGHT_A53_ETM_3_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_DEVAFF0, CORESIGHT_A53_ETM_3_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_DEVAFF1, CORESIGHT_A53_ETM_3_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_LAR, CORESIGHT_A53_ETM_3_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_LSR, CORESIGHT_A53_ETM_3_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_AUTHSTATUS, CORESIGHT_A53_ETM_3_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_DEVARCH, CORESIGHT_A53_ETM_3_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_DEVID, CORESIGHT_A53_ETM_3_DEVID_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_DEVTYPE, CORESIGHT_A53_ETM_3_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_PIDR4, CORESIGHT_A53_ETM_3_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_PIDR5, CORESIGHT_A53_ETM_3_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_PIDR6, CORESIGHT_A53_ETM_3_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_PIDR7, CORESIGHT_A53_ETM_3_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_PIDR0, CORESIGHT_A53_ETM_3_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_PIDR1, CORESIGHT_A53_ETM_3_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_PIDR2, CORESIGHT_A53_ETM_3_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_PIDR3, CORESIGHT_A53_ETM_3_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CIDR0, CORESIGHT_A53_ETM_3_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CIDR1, CORESIGHT_A53_ETM_3_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CIDR2, CORESIGHT_A53_ETM_3_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ETM_3_CIDR3, CORESIGHT_A53_ETM_3_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_EVCNTR0_EL0, CORESIGHT_A53_PMU_0_EVCNTR0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_EVCNTR1_EL0, CORESIGHT_A53_PMU_0_EVCNTR1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_EVCNTR2_EL0, CORESIGHT_A53_PMU_0_EVCNTR2_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_EVCNTR3_EL0, CORESIGHT_A53_PMU_0_EVCNTR3_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CCNTR_EL0_31TO0, CORESIGHT_A53_PMU_0_CCNTR_EL0_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CCNTR_EL0_63TO32, CORESIGHT_A53_PMU_0_CCNTR_EL0_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_EVTYPER0_EL0, CORESIGHT_A53_PMU_0_EVTYPER0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_EVTYPER1_EL0, CORESIGHT_A53_PMU_0_EVTYPER1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_EVTYPER2_EL0, CORESIGHT_A53_PMU_0_EVTYPER2_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_EVTYPER3_EL0, CORESIGHT_A53_PMU_0_EVTYPER3_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CCFILTR_EL0, CORESIGHT_A53_PMU_0_CCFILTR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CNTENSET_EL0, CORESIGHT_A53_PMU_0_CNTENSET_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CNTENCLR_EL0, CORESIGHT_A53_PMU_0_CNTENCLR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_INTENSET_EL1, CORESIGHT_A53_PMU_0_INTENSET_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_INTENCLR_EL1, CORESIGHT_A53_PMU_0_INTENCLR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_OVSCLR_EL0, CORESIGHT_A53_PMU_0_OVSCLR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_SWINC_EL0, CORESIGHT_A53_PMU_0_SWINC_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_OVSSET_EL0, CORESIGHT_A53_PMU_0_OVSSET_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CFGR, CORESIGHT_A53_PMU_0_CFGR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CR_EL0, CORESIGHT_A53_PMU_0_CR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CEID0_EL0, CORESIGHT_A53_PMU_0_CEID0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CEID1_EL0, CORESIGHT_A53_PMU_0_CEID1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_ITCTRL, CORESIGHT_A53_PMU_0_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_DEVAFF0, CORESIGHT_A53_PMU_0_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_DEVAFF1, CORESIGHT_A53_PMU_0_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_LAR, CORESIGHT_A53_PMU_0_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_LSR, CORESIGHT_A53_PMU_0_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_AUTHSTATUS, CORESIGHT_A53_PMU_0_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_DEVARCH, CORESIGHT_A53_PMU_0_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_DEVTYPE, CORESIGHT_A53_PMU_0_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_PIDR4, CORESIGHT_A53_PMU_0_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_PIDR5, CORESIGHT_A53_PMU_0_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_PIDR6, CORESIGHT_A53_PMU_0_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_PIDR7, CORESIGHT_A53_PMU_0_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_PIDR0, CORESIGHT_A53_PMU_0_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_PIDR1, CORESIGHT_A53_PMU_0_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_PIDR2, CORESIGHT_A53_PMU_0_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_PIDR3, CORESIGHT_A53_PMU_0_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CIDR0, CORESIGHT_A53_PMU_0_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CIDR1, CORESIGHT_A53_PMU_0_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CIDR2, CORESIGHT_A53_PMU_0_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_0_CIDR3, CORESIGHT_A53_PMU_0_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_EVCNTR0_EL0, CORESIGHT_A53_PMU_1_EVCNTR0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_EVCNTR1_EL0, CORESIGHT_A53_PMU_1_EVCNTR1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_EVCNTR2_EL0, CORESIGHT_A53_PMU_1_EVCNTR2_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_EVCNTR3_EL0, CORESIGHT_A53_PMU_1_EVCNTR3_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CCNTR_EL0_31TO0, CORESIGHT_A53_PMU_1_CCNTR_EL0_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CCNTR_EL0_63TO32, CORESIGHT_A53_PMU_1_CCNTR_EL0_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_EVTYPER0_EL0, CORESIGHT_A53_PMU_1_EVTYPER0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_EVTYPER1_EL0, CORESIGHT_A53_PMU_1_EVTYPER1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_EVTYPER2_EL0, CORESIGHT_A53_PMU_1_EVTYPER2_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_EVTYPER3_EL0, CORESIGHT_A53_PMU_1_EVTYPER3_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CCFILTR_EL0, CORESIGHT_A53_PMU_1_CCFILTR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CNTENSET_EL0, CORESIGHT_A53_PMU_1_CNTENSET_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CNTENCLR_EL0, CORESIGHT_A53_PMU_1_CNTENCLR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_INTENSET_EL1, CORESIGHT_A53_PMU_1_INTENSET_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_INTENCLR_EL1, CORESIGHT_A53_PMU_1_INTENCLR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_OVSCLR_EL0, CORESIGHT_A53_PMU_1_OVSCLR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_SWINC_EL0, CORESIGHT_A53_PMU_1_SWINC_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_OVSSET_EL0, CORESIGHT_A53_PMU_1_OVSSET_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CFGR, CORESIGHT_A53_PMU_1_CFGR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CR_EL0, CORESIGHT_A53_PMU_1_CR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CEID0_EL0, CORESIGHT_A53_PMU_1_CEID0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CEID1_EL0, CORESIGHT_A53_PMU_1_CEID1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_ITCTRL, CORESIGHT_A53_PMU_1_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_DEVAFF0, CORESIGHT_A53_PMU_1_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_DEVAFF1, CORESIGHT_A53_PMU_1_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_LAR, CORESIGHT_A53_PMU_1_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_LSR, CORESIGHT_A53_PMU_1_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_AUTHSTATUS, CORESIGHT_A53_PMU_1_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_DEVARCH, CORESIGHT_A53_PMU_1_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_DEVTYPE, CORESIGHT_A53_PMU_1_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_PIDR4, CORESIGHT_A53_PMU_1_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_PIDR5, CORESIGHT_A53_PMU_1_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_PIDR6, CORESIGHT_A53_PMU_1_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_PIDR7, CORESIGHT_A53_PMU_1_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_PIDR0, CORESIGHT_A53_PMU_1_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_PIDR1, CORESIGHT_A53_PMU_1_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_PIDR2, CORESIGHT_A53_PMU_1_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_PIDR3, CORESIGHT_A53_PMU_1_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CIDR0, CORESIGHT_A53_PMU_1_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CIDR1, CORESIGHT_A53_PMU_1_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CIDR2, CORESIGHT_A53_PMU_1_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_1_CIDR3, CORESIGHT_A53_PMU_1_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_EVCNTR0_EL0, CORESIGHT_A53_PMU_2_EVCNTR0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_EVCNTR1_EL0, CORESIGHT_A53_PMU_2_EVCNTR1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_EVCNTR2_EL0, CORESIGHT_A53_PMU_2_EVCNTR2_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_EVCNTR3_EL0, CORESIGHT_A53_PMU_2_EVCNTR3_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CCNTR_EL0_31TO0, CORESIGHT_A53_PMU_2_CCNTR_EL0_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CCNTR_EL0_63TO32, CORESIGHT_A53_PMU_2_CCNTR_EL0_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_EVTYPER0_EL0, CORESIGHT_A53_PMU_2_EVTYPER0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_EVTYPER1_EL0, CORESIGHT_A53_PMU_2_EVTYPER1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_EVTYPER2_EL0, CORESIGHT_A53_PMU_2_EVTYPER2_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_EVTYPER3_EL0, CORESIGHT_A53_PMU_2_EVTYPER3_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CCFILTR_EL0, CORESIGHT_A53_PMU_2_CCFILTR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CNTENSET_EL0, CORESIGHT_A53_PMU_2_CNTENSET_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CNTENCLR_EL0, CORESIGHT_A53_PMU_2_CNTENCLR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_INTENSET_EL1, CORESIGHT_A53_PMU_2_INTENSET_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_INTENCLR_EL1, CORESIGHT_A53_PMU_2_INTENCLR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_OVSCLR_EL0, CORESIGHT_A53_PMU_2_OVSCLR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_SWINC_EL0, CORESIGHT_A53_PMU_2_SWINC_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_OVSSET_EL0, CORESIGHT_A53_PMU_2_OVSSET_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CFGR, CORESIGHT_A53_PMU_2_CFGR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CR_EL0, CORESIGHT_A53_PMU_2_CR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CEID0_EL0, CORESIGHT_A53_PMU_2_CEID0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CEID1_EL0, CORESIGHT_A53_PMU_2_CEID1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_ITCTRL, CORESIGHT_A53_PMU_2_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_DEVAFF0, CORESIGHT_A53_PMU_2_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_DEVAFF1, CORESIGHT_A53_PMU_2_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_LAR, CORESIGHT_A53_PMU_2_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_LSR, CORESIGHT_A53_PMU_2_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_AUTHSTATUS, CORESIGHT_A53_PMU_2_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_DEVARCH, CORESIGHT_A53_PMU_2_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_DEVTYPE, CORESIGHT_A53_PMU_2_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_PIDR4, CORESIGHT_A53_PMU_2_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_PIDR5, CORESIGHT_A53_PMU_2_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_PIDR6, CORESIGHT_A53_PMU_2_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_PIDR7, CORESIGHT_A53_PMU_2_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_PIDR0, CORESIGHT_A53_PMU_2_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_PIDR1, CORESIGHT_A53_PMU_2_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_PIDR2, CORESIGHT_A53_PMU_2_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_PIDR3, CORESIGHT_A53_PMU_2_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CIDR0, CORESIGHT_A53_PMU_2_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CIDR1, CORESIGHT_A53_PMU_2_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CIDR2, CORESIGHT_A53_PMU_2_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_2_CIDR3, CORESIGHT_A53_PMU_2_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_EVCNTR0_EL0, CORESIGHT_A53_PMU_3_EVCNTR0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_EVCNTR1_EL0, CORESIGHT_A53_PMU_3_EVCNTR1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_EVCNTR2_EL0, CORESIGHT_A53_PMU_3_EVCNTR2_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_EVCNTR3_EL0, CORESIGHT_A53_PMU_3_EVCNTR3_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CCNTR_EL0_31TO0, CORESIGHT_A53_PMU_3_CCNTR_EL0_31TO0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CCNTR_EL0_63TO32, CORESIGHT_A53_PMU_3_CCNTR_EL0_63TO32_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_EVTYPER0_EL0, CORESIGHT_A53_PMU_3_EVTYPER0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_EVTYPER1_EL0, CORESIGHT_A53_PMU_3_EVTYPER1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_EVTYPER2_EL0, CORESIGHT_A53_PMU_3_EVTYPER2_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_EVTYPER3_EL0, CORESIGHT_A53_PMU_3_EVTYPER3_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CCFILTR_EL0, CORESIGHT_A53_PMU_3_CCFILTR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CNTENSET_EL0, CORESIGHT_A53_PMU_3_CNTENSET_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CNTENCLR_EL0, CORESIGHT_A53_PMU_3_CNTENCLR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_INTENSET_EL1, CORESIGHT_A53_PMU_3_INTENSET_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_INTENCLR_EL1, CORESIGHT_A53_PMU_3_INTENCLR_EL1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_OVSCLR_EL0, CORESIGHT_A53_PMU_3_OVSCLR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_SWINC_EL0, CORESIGHT_A53_PMU_3_SWINC_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_OVSSET_EL0, CORESIGHT_A53_PMU_3_OVSSET_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CFGR, CORESIGHT_A53_PMU_3_CFGR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CR_EL0, CORESIGHT_A53_PMU_3_CR_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CEID0_EL0, CORESIGHT_A53_PMU_3_CEID0_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CEID1_EL0, CORESIGHT_A53_PMU_3_CEID1_EL0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_ITCTRL, CORESIGHT_A53_PMU_3_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_DEVAFF0, CORESIGHT_A53_PMU_3_DEVAFF0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_DEVAFF1, CORESIGHT_A53_PMU_3_DEVAFF1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_LAR, CORESIGHT_A53_PMU_3_LAR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_LSR, CORESIGHT_A53_PMU_3_LSR_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_AUTHSTATUS, CORESIGHT_A53_PMU_3_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_DEVARCH, CORESIGHT_A53_PMU_3_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_DEVTYPE, CORESIGHT_A53_PMU_3_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_PIDR4, CORESIGHT_A53_PMU_3_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_PIDR5, CORESIGHT_A53_PMU_3_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_PIDR6, CORESIGHT_A53_PMU_3_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_PIDR7, CORESIGHT_A53_PMU_3_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_PIDR0, CORESIGHT_A53_PMU_3_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_PIDR1, CORESIGHT_A53_PMU_3_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_PIDR2, CORESIGHT_A53_PMU_3_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_PIDR3, CORESIGHT_A53_PMU_3_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CIDR0, CORESIGHT_A53_PMU_3_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CIDR1, CORESIGHT_A53_PMU_3_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CIDR2, CORESIGHT_A53_PMU_3_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_PMU_3_CIDR3, CORESIGHT_A53_PMU_3_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY00, CORESIGHT_A53_ROM_ENTRY00_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY01, CORESIGHT_A53_ROM_ENTRY01_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY02, CORESIGHT_A53_ROM_ENTRY02_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY03, CORESIGHT_A53_ROM_ENTRY03_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY04, CORESIGHT_A53_ROM_ENTRY04_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY05, CORESIGHT_A53_ROM_ENTRY05_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY06, CORESIGHT_A53_ROM_ENTRY06_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY07, CORESIGHT_A53_ROM_ENTRY07_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY08, CORESIGHT_A53_ROM_ENTRY08_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY09, CORESIGHT_A53_ROM_ENTRY09_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY10, CORESIGHT_A53_ROM_ENTRY10_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY11, CORESIGHT_A53_ROM_ENTRY11_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY12, CORESIGHT_A53_ROM_ENTRY12_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY13, CORESIGHT_A53_ROM_ENTRY13_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY14, CORESIGHT_A53_ROM_ENTRY14_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_ENTRY15, CORESIGHT_A53_ROM_ENTRY15_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_PIDR4, CORESIGHT_A53_ROM_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_PIDR5, CORESIGHT_A53_ROM_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_PIDR6, CORESIGHT_A53_ROM_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_PIDR7, CORESIGHT_A53_ROM_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_PIDR0, CORESIGHT_A53_ROM_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_PIDR1, CORESIGHT_A53_ROM_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_PIDR2, CORESIGHT_A53_ROM_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_PIDR3, CORESIGHT_A53_ROM_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_CIDR0, CORESIGHT_A53_ROM_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_CIDR1, CORESIGHT_A53_ROM_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_CIDR2, CORESIGHT_A53_ROM_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_A53_ROM_CIDR3, CORESIGHT_A53_ROM_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTICONTROL, CORESIGHT_R5_CTI_0_CTICONTROL_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIINTACK, CORESIGHT_R5_CTI_0_CTIINTACK_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIAPPSET, CORESIGHT_R5_CTI_0_CTIAPPSET_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIAPPCLEAR, CORESIGHT_R5_CTI_0_CTIAPPCLEAR_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIAPPPULSE, CORESIGHT_R5_CTI_0_CTIAPPPULSE_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIINEN0, CORESIGHT_R5_CTI_0_CTIINEN0_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIINEN1, CORESIGHT_R5_CTI_0_CTIINEN1_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIINEN2, CORESIGHT_R5_CTI_0_CTIINEN2_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIINEN3, CORESIGHT_R5_CTI_0_CTIINEN3_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIINEN4, CORESIGHT_R5_CTI_0_CTIINEN4_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIINEN5, CORESIGHT_R5_CTI_0_CTIINEN5_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIINEN6, CORESIGHT_R5_CTI_0_CTIINEN6_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIINEN7, CORESIGHT_R5_CTI_0_CTIINEN7_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIOUTEN0, CORESIGHT_R5_CTI_0_CTIOUTEN0_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIOUTEN1, CORESIGHT_R5_CTI_0_CTIOUTEN1_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIOUTEN2, CORESIGHT_R5_CTI_0_CTIOUTEN2_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIOUTEN3, CORESIGHT_R5_CTI_0_CTIOUTEN3_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIOUTEN4, CORESIGHT_R5_CTI_0_CTIOUTEN4_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIOUTEN5, CORESIGHT_R5_CTI_0_CTIOUTEN5_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIOUTEN6, CORESIGHT_R5_CTI_0_CTIOUTEN6_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIOUTEN7, CORESIGHT_R5_CTI_0_CTIOUTEN7_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTITRIGINSTATUS, CORESIGHT_R5_CTI_0_CTITRIGINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTITRIGOUTSTATUS, CORESIGHT_R5_CTI_0_CTITRIGOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTICHINSTATUS, CORESIGHT_R5_CTI_0_CTICHINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTICHOUTSTATUS, CORESIGHT_R5_CTI_0_CTICHOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CTIGATE, CORESIGHT_R5_CTI_0_CTIGATE_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_ASICCTL, CORESIGHT_R5_CTI_0_ASICCTL_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_ITCHINACK, CORESIGHT_R5_CTI_0_ITCHINACK_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_ITTRIGINACK, CORESIGHT_R5_CTI_0_ITTRIGINACK_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_ITCHOUT, CORESIGHT_R5_CTI_0_ITCHOUT_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_ITTRIGOUT, CORESIGHT_R5_CTI_0_ITTRIGOUT_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_ITCHOUTACK, CORESIGHT_R5_CTI_0_ITCHOUTACK_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_ITTRIGOUTACK, CORESIGHT_R5_CTI_0_ITTRIGOUTACK_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_ITCHIN, CORESIGHT_R5_CTI_0_ITCHIN_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_ITTRIGIN, CORESIGHT_R5_CTI_0_ITTRIGIN_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_ITCTRL, CORESIGHT_R5_CTI_0_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CLAIMSET, CORESIGHT_R5_CTI_0_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CLAIMCLR, CORESIGHT_R5_CTI_0_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_LAR, CORESIGHT_R5_CTI_0_LAR_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_LSR, CORESIGHT_R5_CTI_0_LSR_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_AUTHSTATUS, CORESIGHT_R5_CTI_0_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_DEVID, CORESIGHT_R5_CTI_0_DEVID_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_DEVTYPE, CORESIGHT_R5_CTI_0_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_PIDR4, CORESIGHT_R5_CTI_0_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_PIDR5, CORESIGHT_R5_CTI_0_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_PIDR6, CORESIGHT_R5_CTI_0_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_PIDR7, CORESIGHT_R5_CTI_0_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_PIDR0, CORESIGHT_R5_CTI_0_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_PIDR1, CORESIGHT_R5_CTI_0_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_PIDR2, CORESIGHT_R5_CTI_0_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_PIDR3, CORESIGHT_R5_CTI_0_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CIDR0, CORESIGHT_R5_CTI_0_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CIDR1, CORESIGHT_R5_CTI_0_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CIDR2, CORESIGHT_R5_CTI_0_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_0_CIDR3, CORESIGHT_R5_CTI_0_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTICONTROL, CORESIGHT_R5_CTI_1_CTICONTROL_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIINTACK, CORESIGHT_R5_CTI_1_CTIINTACK_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIAPPSET, CORESIGHT_R5_CTI_1_CTIAPPSET_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIAPPCLEAR, CORESIGHT_R5_CTI_1_CTIAPPCLEAR_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIAPPPULSE, CORESIGHT_R5_CTI_1_CTIAPPPULSE_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIINEN0, CORESIGHT_R5_CTI_1_CTIINEN0_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIINEN1, CORESIGHT_R5_CTI_1_CTIINEN1_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIINEN2, CORESIGHT_R5_CTI_1_CTIINEN2_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIINEN3, CORESIGHT_R5_CTI_1_CTIINEN3_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIINEN4, CORESIGHT_R5_CTI_1_CTIINEN4_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIINEN5, CORESIGHT_R5_CTI_1_CTIINEN5_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIINEN6, CORESIGHT_R5_CTI_1_CTIINEN6_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIINEN7, CORESIGHT_R5_CTI_1_CTIINEN7_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIOUTEN0, CORESIGHT_R5_CTI_1_CTIOUTEN0_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIOUTEN1, CORESIGHT_R5_CTI_1_CTIOUTEN1_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIOUTEN2, CORESIGHT_R5_CTI_1_CTIOUTEN2_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIOUTEN3, CORESIGHT_R5_CTI_1_CTIOUTEN3_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIOUTEN4, CORESIGHT_R5_CTI_1_CTIOUTEN4_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIOUTEN5, CORESIGHT_R5_CTI_1_CTIOUTEN5_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIOUTEN6, CORESIGHT_R5_CTI_1_CTIOUTEN6_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIOUTEN7, CORESIGHT_R5_CTI_1_CTIOUTEN7_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTITRIGINSTATUS, CORESIGHT_R5_CTI_1_CTITRIGINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTITRIGOUTSTATUS, CORESIGHT_R5_CTI_1_CTITRIGOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTICHINSTATUS, CORESIGHT_R5_CTI_1_CTICHINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTICHOUTSTATUS, CORESIGHT_R5_CTI_1_CTICHOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CTIGATE, CORESIGHT_R5_CTI_1_CTIGATE_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_ASICCTL, CORESIGHT_R5_CTI_1_ASICCTL_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_ITCHINACK, CORESIGHT_R5_CTI_1_ITCHINACK_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_ITTRIGINACK, CORESIGHT_R5_CTI_1_ITTRIGINACK_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_ITCHOUT, CORESIGHT_R5_CTI_1_ITCHOUT_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_ITTRIGOUT, CORESIGHT_R5_CTI_1_ITTRIGOUT_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_ITCHOUTACK, CORESIGHT_R5_CTI_1_ITCHOUTACK_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_ITTRIGOUTACK, CORESIGHT_R5_CTI_1_ITTRIGOUTACK_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_ITCHIN, CORESIGHT_R5_CTI_1_ITCHIN_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_ITTRIGIN, CORESIGHT_R5_CTI_1_ITTRIGIN_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_ITCTRL, CORESIGHT_R5_CTI_1_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CLAIMSET, CORESIGHT_R5_CTI_1_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CLAIMCLR, CORESIGHT_R5_CTI_1_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_LAR, CORESIGHT_R5_CTI_1_LAR_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_LSR, CORESIGHT_R5_CTI_1_LSR_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_AUTHSTATUS, CORESIGHT_R5_CTI_1_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_DEVID, CORESIGHT_R5_CTI_1_DEVID_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_DEVTYPE, CORESIGHT_R5_CTI_1_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_PIDR4, CORESIGHT_R5_CTI_1_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_PIDR5, CORESIGHT_R5_CTI_1_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_PIDR6, CORESIGHT_R5_CTI_1_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_PIDR7, CORESIGHT_R5_CTI_1_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_PIDR0, CORESIGHT_R5_CTI_1_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_PIDR1, CORESIGHT_R5_CTI_1_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_PIDR2, CORESIGHT_R5_CTI_1_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_PIDR3, CORESIGHT_R5_CTI_1_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CIDR0, CORESIGHT_R5_CTI_1_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CIDR1, CORESIGHT_R5_CTI_1_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CIDR2, CORESIGHT_R5_CTI_1_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_R5_CTI_1_CIDR3, CORESIGHT_R5_CTI_1_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_DIDR, CORESIGHT_R5_DBG_0_DIDR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WFAR, CORESIGHT_R5_DBG_0_WFAR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_VCR, CORESIGHT_R5_DBG_0_VCR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_DSCCR, CORESIGHT_R5_DBG_0_DSCCR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_DTRRXEXT, CORESIGHT_R5_DBG_0_DTRRXEXT_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ITR, CORESIGHT_R5_DBG_0_ITR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_DSCREXT, CORESIGHT_R5_DBG_0_DSCREXT_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_DTRTXEXT, CORESIGHT_R5_DBG_0_DTRTXEXT_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_DRCR, CORESIGHT_R5_DBG_0_DRCR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BVR0, CORESIGHT_R5_DBG_0_BVR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BVR1, CORESIGHT_R5_DBG_0_BVR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BVR2, CORESIGHT_R5_DBG_0_BVR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BVR3, CORESIGHT_R5_DBG_0_BVR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BVR4, CORESIGHT_R5_DBG_0_BVR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BVR5, CORESIGHT_R5_DBG_0_BVR5_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BVR6, CORESIGHT_R5_DBG_0_BVR6_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BVR7, CORESIGHT_R5_DBG_0_BVR7_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BCR0, CORESIGHT_R5_DBG_0_BCR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BCR1, CORESIGHT_R5_DBG_0_BCR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BCR2, CORESIGHT_R5_DBG_0_BCR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BCR3, CORESIGHT_R5_DBG_0_BCR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BCR4, CORESIGHT_R5_DBG_0_BCR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BCR5, CORESIGHT_R5_DBG_0_BCR5_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BCR6, CORESIGHT_R5_DBG_0_BCR6_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_BCR7, CORESIGHT_R5_DBG_0_BCR7_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WVR0, CORESIGHT_R5_DBG_0_WVR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WVR1, CORESIGHT_R5_DBG_0_WVR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WVR2, CORESIGHT_R5_DBG_0_WVR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WVR3, CORESIGHT_R5_DBG_0_WVR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WVR4, CORESIGHT_R5_DBG_0_WVR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WVR5, CORESIGHT_R5_DBG_0_WVR5_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WVR6, CORESIGHT_R5_DBG_0_WVR6_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WVR7, CORESIGHT_R5_DBG_0_WVR7_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WCR0, CORESIGHT_R5_DBG_0_WCR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WCR1, CORESIGHT_R5_DBG_0_WCR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WCR2, CORESIGHT_R5_DBG_0_WCR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WCR3, CORESIGHT_R5_DBG_0_WCR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WCR4, CORESIGHT_R5_DBG_0_WCR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WCR5, CORESIGHT_R5_DBG_0_WCR5_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WCR6, CORESIGHT_R5_DBG_0_WCR6_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_WCR7, CORESIGHT_R5_DBG_0_WCR7_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_OSLSR, CORESIGHT_R5_DBG_0_OSLSR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_PRCR, CORESIGHT_R5_DBG_0_PRCR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_PRSR, CORESIGHT_R5_DBG_0_PRSR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_MIDR, CORESIGHT_R5_DBG_0_MIDR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_CTR, CORESIGHT_R5_DBG_0_CTR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_TCMTR, CORESIGHT_R5_DBG_0_TCMTR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_MPUIR, CORESIGHT_R5_DBG_0_MPUIR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_MPIDR, CORESIGHT_R5_DBG_0_MPIDR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_PFR0, CORESIGHT_R5_DBG_0_ID_PFR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_PFR1, CORESIGHT_R5_DBG_0_ID_PFR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_DFR0, CORESIGHT_R5_DBG_0_ID_DFR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_AFR0, CORESIGHT_R5_DBG_0_ID_AFR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_MMFR0, CORESIGHT_R5_DBG_0_ID_MMFR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_MMFR1, CORESIGHT_R5_DBG_0_ID_MMFR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_MMFR2, CORESIGHT_R5_DBG_0_ID_MMFR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_MMFR3, CORESIGHT_R5_DBG_0_ID_MMFR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_ISAR0, CORESIGHT_R5_DBG_0_ID_ISAR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_ISAR1, CORESIGHT_R5_DBG_0_ID_ISAR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_ISAR2, CORESIGHT_R5_DBG_0_ID_ISAR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_ISAR3, CORESIGHT_R5_DBG_0_ID_ISAR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_ISAR4, CORESIGHT_R5_DBG_0_ID_ISAR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ID_ISAR5, CORESIGHT_R5_DBG_0_ID_ISAR5_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ITETMIF, CORESIGHT_R5_DBG_0_ITETMIF_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ITMISCOUT, CORESIGHT_R5_DBG_0_ITMISCOUT_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ITMISCIN, CORESIGHT_R5_DBG_0_ITMISCIN_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_ITCTRL, CORESIGHT_R5_DBG_0_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_CLAIMSET, CORESIGHT_R5_DBG_0_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_CLAIMCLR, CORESIGHT_R5_DBG_0_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_LAR, CORESIGHT_R5_DBG_0_LAR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_LSR, CORESIGHT_R5_DBG_0_LSR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_AUTHSTATUS, CORESIGHT_R5_DBG_0_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_DEVID, CORESIGHT_R5_DBG_0_DEVID_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_DEVTYPE, CORESIGHT_R5_DBG_0_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_PIDR4, CORESIGHT_R5_DBG_0_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_PIDR0, CORESIGHT_R5_DBG_0_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_PIDR1, CORESIGHT_R5_DBG_0_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_PIDR2, CORESIGHT_R5_DBG_0_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_PIDR3, CORESIGHT_R5_DBG_0_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_CIDR0, CORESIGHT_R5_DBG_0_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_CIDR1, CORESIGHT_R5_DBG_0_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_CIDR2, CORESIGHT_R5_DBG_0_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_0_CIDR3, CORESIGHT_R5_DBG_0_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_DIDR, CORESIGHT_R5_DBG_1_DIDR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WFAR, CORESIGHT_R5_DBG_1_WFAR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_VCR, CORESIGHT_R5_DBG_1_VCR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_DSCCR, CORESIGHT_R5_DBG_1_DSCCR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_DTRRXEXT, CORESIGHT_R5_DBG_1_DTRRXEXT_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ITR, CORESIGHT_R5_DBG_1_ITR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_DSCREXT, CORESIGHT_R5_DBG_1_DSCREXT_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_DTRTXEXT, CORESIGHT_R5_DBG_1_DTRTXEXT_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_DRCR, CORESIGHT_R5_DBG_1_DRCR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BVR0, CORESIGHT_R5_DBG_1_BVR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BVR1, CORESIGHT_R5_DBG_1_BVR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BVR2, CORESIGHT_R5_DBG_1_BVR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BVR3, CORESIGHT_R5_DBG_1_BVR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BVR4, CORESIGHT_R5_DBG_1_BVR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BVR5, CORESIGHT_R5_DBG_1_BVR5_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BVR6, CORESIGHT_R5_DBG_1_BVR6_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BVR7, CORESIGHT_R5_DBG_1_BVR7_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BCR0, CORESIGHT_R5_DBG_1_BCR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BCR1, CORESIGHT_R5_DBG_1_BCR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BCR2, CORESIGHT_R5_DBG_1_BCR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BCR3, CORESIGHT_R5_DBG_1_BCR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BCR4, CORESIGHT_R5_DBG_1_BCR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BCR5, CORESIGHT_R5_DBG_1_BCR5_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BCR6, CORESIGHT_R5_DBG_1_BCR6_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_BCR7, CORESIGHT_R5_DBG_1_BCR7_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WVR0, CORESIGHT_R5_DBG_1_WVR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WVR1, CORESIGHT_R5_DBG_1_WVR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WVR2, CORESIGHT_R5_DBG_1_WVR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WVR3, CORESIGHT_R5_DBG_1_WVR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WVR4, CORESIGHT_R5_DBG_1_WVR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WVR5, CORESIGHT_R5_DBG_1_WVR5_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WVR6, CORESIGHT_R5_DBG_1_WVR6_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WVR7, CORESIGHT_R5_DBG_1_WVR7_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WCR0, CORESIGHT_R5_DBG_1_WCR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WCR1, CORESIGHT_R5_DBG_1_WCR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WCR2, CORESIGHT_R5_DBG_1_WCR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WCR3, CORESIGHT_R5_DBG_1_WCR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WCR4, CORESIGHT_R5_DBG_1_WCR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WCR5, CORESIGHT_R5_DBG_1_WCR5_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WCR6, CORESIGHT_R5_DBG_1_WCR6_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_WCR7, CORESIGHT_R5_DBG_1_WCR7_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_OSLSR, CORESIGHT_R5_DBG_1_OSLSR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_PRCR, CORESIGHT_R5_DBG_1_PRCR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_PRSR, CORESIGHT_R5_DBG_1_PRSR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_MIDR, CORESIGHT_R5_DBG_1_MIDR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_CTR, CORESIGHT_R5_DBG_1_CTR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_TCMTR, CORESIGHT_R5_DBG_1_TCMTR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_MPUIR, CORESIGHT_R5_DBG_1_MPUIR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_MPIDR, CORESIGHT_R5_DBG_1_MPIDR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_PFR0, CORESIGHT_R5_DBG_1_ID_PFR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_PFR1, CORESIGHT_R5_DBG_1_ID_PFR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_DFR0, CORESIGHT_R5_DBG_1_ID_DFR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_AFR0, CORESIGHT_R5_DBG_1_ID_AFR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_MMFR0, CORESIGHT_R5_DBG_1_ID_MMFR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_MMFR1, CORESIGHT_R5_DBG_1_ID_MMFR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_MMFR2, CORESIGHT_R5_DBG_1_ID_MMFR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_MMFR3, CORESIGHT_R5_DBG_1_ID_MMFR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_ISAR0, CORESIGHT_R5_DBG_1_ID_ISAR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_ISAR1, CORESIGHT_R5_DBG_1_ID_ISAR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_ISAR2, CORESIGHT_R5_DBG_1_ID_ISAR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_ISAR3, CORESIGHT_R5_DBG_1_ID_ISAR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_ISAR4, CORESIGHT_R5_DBG_1_ID_ISAR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ID_ISAR5, CORESIGHT_R5_DBG_1_ID_ISAR5_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ITETMIF, CORESIGHT_R5_DBG_1_ITETMIF_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ITMISCOUT, CORESIGHT_R5_DBG_1_ITMISCOUT_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ITMISCIN, CORESIGHT_R5_DBG_1_ITMISCIN_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_ITCTRL, CORESIGHT_R5_DBG_1_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_CLAIMSET, CORESIGHT_R5_DBG_1_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_CLAIMCLR, CORESIGHT_R5_DBG_1_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_LAR, CORESIGHT_R5_DBG_1_LAR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_LSR, CORESIGHT_R5_DBG_1_LSR_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_AUTHSTATUS, CORESIGHT_R5_DBG_1_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_DEVID, CORESIGHT_R5_DBG_1_DEVID_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_DEVTYPE, CORESIGHT_R5_DBG_1_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_PIDR4, CORESIGHT_R5_DBG_1_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_PIDR0, CORESIGHT_R5_DBG_1_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_PIDR1, CORESIGHT_R5_DBG_1_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_PIDR2, CORESIGHT_R5_DBG_1_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_PIDR3, CORESIGHT_R5_DBG_1_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_CIDR0, CORESIGHT_R5_DBG_1_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_CIDR1, CORESIGHT_R5_DBG_1_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_CIDR2, CORESIGHT_R5_DBG_1_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_R5_DBG_1_CIDR3, CORESIGHT_R5_DBG_1_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_ENTRY00, CORESIGHT_R5_ROM_ENTRY00_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_ENTRY01, CORESIGHT_R5_ROM_ENTRY01_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_ENTRY02, CORESIGHT_R5_ROM_ENTRY02_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_ENTRY03, CORESIGHT_R5_ROM_ENTRY03_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_ENTRY04, CORESIGHT_R5_ROM_ENTRY04_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_ENTRY05, CORESIGHT_R5_ROM_ENTRY05_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_PIDR4, CORESIGHT_R5_ROM_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_PIDR5, CORESIGHT_R5_ROM_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_PIDR6, CORESIGHT_R5_ROM_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_PIDR7, CORESIGHT_R5_ROM_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_PIDR0, CORESIGHT_R5_ROM_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_PIDR1, CORESIGHT_R5_ROM_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_PIDR2, CORESIGHT_R5_ROM_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_PIDR3, CORESIGHT_R5_ROM_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_CIDR0, CORESIGHT_R5_ROM_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_CIDR1, CORESIGHT_R5_ROM_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_CIDR2, CORESIGHT_R5_ROM_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_R5_ROM_CIDR3, CORESIGHT_R5_ROM_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_GLOBAL_CTRL, CORESIGHT_SOC_ATM_0_GLOBAL_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_GLOBAL_STATUS, CORESIGHT_SOC_ATM_0_GLOBAL_STATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_FILTER_CTRL, CORESIGHT_SOC_ATM_0_FILTER_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TRIGGER_CTRL, CORESIGHT_SOC_ATM_0_TRIGGER_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TRIGGER_STATUS, CORESIGHT_SOC_ATM_0_TRIGGER_STATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_PACKET_CTRL, CORESIGHT_SOC_ATM_0_PACKET_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_DCAP_CTRL, CORESIGHT_SOC_ATM_0_DCAP_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_NOCOMP_STRB, CORESIGHT_SOC_ATM_0_NOCOMP_STRB_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TOUT_CTRL, CORESIGHT_SOC_ATM_0_TOUT_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TOUT_THRESH, CORESIGHT_SOC_ATM_0_TOUT_THRESH_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_FIFO_CURRENT, CORESIGHT_SOC_ATM_0_FIFO_CURRENT_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_FIFO_HYSTER, CORESIGHT_SOC_ATM_0_FIFO_HYSTER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_SYNC_CURRENT, CORESIGHT_SOC_ATM_0_SYNC_CURRENT_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_SYNC_RELOAD, CORESIGHT_SOC_ATM_0_SYNC_RELOAD_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TSTMP_CURRENT, CORESIGHT_SOC_ATM_0_TSTMP_CURRENT_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ECO, CORESIGHT_SOC_ATM_0_ECO_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_RAM_ADJUST, CORESIGHT_SOC_ATM_0_RAM_ADJUST_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR0_LOWER, CORESIGHT_SOC_ATM_0_ADDR0_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR0_UPPER, CORESIGHT_SOC_ATM_0_ADDR0_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR0_MISC, CORESIGHT_SOC_ATM_0_ADDR0_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR1_LOWER, CORESIGHT_SOC_ATM_0_ADDR1_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR1_UPPER, CORESIGHT_SOC_ATM_0_ADDR1_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR1_MISC, CORESIGHT_SOC_ATM_0_ADDR1_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR2_LOWER, CORESIGHT_SOC_ATM_0_ADDR2_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR2_UPPER, CORESIGHT_SOC_ATM_0_ADDR2_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR2_MISC, CORESIGHT_SOC_ATM_0_ADDR2_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR3_LOWER, CORESIGHT_SOC_ATM_0_ADDR3_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR3_UPPER, CORESIGHT_SOC_ATM_0_ADDR3_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ADDR3_MISC, CORESIGHT_SOC_ATM_0_ADDR3_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID0_LOWER, CORESIGHT_SOC_ATM_0_ID0_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID0_UPPER, CORESIGHT_SOC_ATM_0_ID0_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID0_MISC, CORESIGHT_SOC_ATM_0_ID0_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID1_LOWER, CORESIGHT_SOC_ATM_0_ID1_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID1_UPPER, CORESIGHT_SOC_ATM_0_ID1_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID1_MISC, CORESIGHT_SOC_ATM_0_ID1_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID2_LOWER, CORESIGHT_SOC_ATM_0_ID2_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID2_UPPER, CORESIGHT_SOC_ATM_0_ID2_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID2_MISC, CORESIGHT_SOC_ATM_0_ID2_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID3_LOWER, CORESIGHT_SOC_ATM_0_ID3_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID3_UPPER, CORESIGHT_SOC_ATM_0_ID3_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ID3_MISC, CORESIGHT_SOC_ATM_0_ID3_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_EADDR0_LOWER, CORESIGHT_SOC_ATM_0_EADDR0_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_EADDR0_UPPER, CORESIGHT_SOC_ATM_0_EADDR0_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_EADDR1_LOWER, CORESIGHT_SOC_ATM_0_EADDR1_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_EADDR1_UPPER, CORESIGHT_SOC_ATM_0_EADDR1_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_EADDR2_LOWER, CORESIGHT_SOC_ATM_0_EADDR2_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_EADDR2_UPPER, CORESIGHT_SOC_ATM_0_EADDR2_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_EADDR3_LOWER, CORESIGHT_SOC_ATM_0_EADDR3_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_EADDR3_UPPER, CORESIGHT_SOC_ATM_0_EADDR3_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TIDSRC, CORESIGHT_SOC_ATM_0_TIDSRC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TIDSEL0, CORESIGHT_SOC_ATM_0_TIDSEL0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TIDSEL1, CORESIGHT_SOC_ATM_0_TIDSEL1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TIDSEL2, CORESIGHT_SOC_ATM_0_TIDSEL2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TIDSEL3, CORESIGHT_SOC_ATM_0_TIDSEL3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TIDSEL4, CORESIGHT_SOC_ATM_0_TIDSEL4_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TIDSEL5, CORESIGHT_SOC_ATM_0_TIDSEL5_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TIDSEL6, CORESIGHT_SOC_ATM_0_TIDSEL6_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TIDSEL7, CORESIGHT_SOC_ATM_0_TIDSEL7_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TIDSEL8, CORESIGHT_SOC_ATM_0_TIDSEL8_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_TIDSEL9, CORESIGHT_SOC_ATM_0_TIDSEL9_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_AXI_SEL, CORESIGHT_SOC_ATM_0_AXI_SEL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ITTRIGOUT, CORESIGHT_SOC_ATM_0_ITTRIGOUT_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ITTRIGOUTACK, CORESIGHT_SOC_ATM_0_ITTRIGOUTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ITTRIGIN, CORESIGHT_SOC_ATM_0_ITTRIGIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ITTRIGINACK, CORESIGHT_SOC_ATM_0_ITTRIGINACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ITATBDATA, CORESIGHT_SOC_ATM_0_ITATBDATA_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ITATBSTATUS, CORESIGHT_SOC_ATM_0_ITATBSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ITATBCTRL1, CORESIGHT_SOC_ATM_0_ITATBCTRL1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ITATBCTRL0, CORESIGHT_SOC_ATM_0_ITATBCTRL0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_ITCTRL, CORESIGHT_SOC_ATM_0_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_CLAIMSET, CORESIGHT_SOC_ATM_0_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_CLAIMCLR, CORESIGHT_SOC_ATM_0_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_LAR, CORESIGHT_SOC_ATM_0_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_LSR, CORESIGHT_SOC_ATM_0_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_AUTHSTATUS, CORESIGHT_SOC_ATM_0_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_DEVID, CORESIGHT_SOC_ATM_0_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_DEVTYPE, CORESIGHT_SOC_ATM_0_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_PIDR4, CORESIGHT_SOC_ATM_0_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_PIDR5, CORESIGHT_SOC_ATM_0_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_PIDR6, CORESIGHT_SOC_ATM_0_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_PIDR7, CORESIGHT_SOC_ATM_0_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_PIDR0, CORESIGHT_SOC_ATM_0_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_PIDR1, CORESIGHT_SOC_ATM_0_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_PIDR2, CORESIGHT_SOC_ATM_0_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_PIDR3, CORESIGHT_SOC_ATM_0_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_CIDR0, CORESIGHT_SOC_ATM_0_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_CIDR1, CORESIGHT_SOC_ATM_0_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_CIDR2, CORESIGHT_SOC_ATM_0_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_0_CIDR3, CORESIGHT_SOC_ATM_0_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_GLOBAL_CTRL, CORESIGHT_SOC_ATM_1_GLOBAL_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_GLOBAL_STATUS, CORESIGHT_SOC_ATM_1_GLOBAL_STATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_FILTER_CTRL, CORESIGHT_SOC_ATM_1_FILTER_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TRIGGER_CTRL, CORESIGHT_SOC_ATM_1_TRIGGER_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TRIGGER_STATUS, CORESIGHT_SOC_ATM_1_TRIGGER_STATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_PACKET_CTRL, CORESIGHT_SOC_ATM_1_PACKET_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_DCAP_CTRL, CORESIGHT_SOC_ATM_1_DCAP_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_NOCOMP_STRB, CORESIGHT_SOC_ATM_1_NOCOMP_STRB_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TOUT_CTRL, CORESIGHT_SOC_ATM_1_TOUT_CTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TOUT_THRESH, CORESIGHT_SOC_ATM_1_TOUT_THRESH_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_FIFO_CURRENT, CORESIGHT_SOC_ATM_1_FIFO_CURRENT_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_FIFO_HYSTER, CORESIGHT_SOC_ATM_1_FIFO_HYSTER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_SYNC_CURRENT, CORESIGHT_SOC_ATM_1_SYNC_CURRENT_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_SYNC_RELOAD, CORESIGHT_SOC_ATM_1_SYNC_RELOAD_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TSTMP_CURRENT, CORESIGHT_SOC_ATM_1_TSTMP_CURRENT_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ECO, CORESIGHT_SOC_ATM_1_ECO_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_RAM_ADJUST, CORESIGHT_SOC_ATM_1_RAM_ADJUST_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR0_LOWER, CORESIGHT_SOC_ATM_1_ADDR0_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR0_UPPER, CORESIGHT_SOC_ATM_1_ADDR0_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR0_MISC, CORESIGHT_SOC_ATM_1_ADDR0_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR1_LOWER, CORESIGHT_SOC_ATM_1_ADDR1_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR1_UPPER, CORESIGHT_SOC_ATM_1_ADDR1_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR1_MISC, CORESIGHT_SOC_ATM_1_ADDR1_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR2_LOWER, CORESIGHT_SOC_ATM_1_ADDR2_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR2_UPPER, CORESIGHT_SOC_ATM_1_ADDR2_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR2_MISC, CORESIGHT_SOC_ATM_1_ADDR2_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR3_LOWER, CORESIGHT_SOC_ATM_1_ADDR3_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR3_UPPER, CORESIGHT_SOC_ATM_1_ADDR3_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ADDR3_MISC, CORESIGHT_SOC_ATM_1_ADDR3_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID0_LOWER, CORESIGHT_SOC_ATM_1_ID0_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID0_UPPER, CORESIGHT_SOC_ATM_1_ID0_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID0_MISC, CORESIGHT_SOC_ATM_1_ID0_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID1_LOWER, CORESIGHT_SOC_ATM_1_ID1_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID1_UPPER, CORESIGHT_SOC_ATM_1_ID1_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID1_MISC, CORESIGHT_SOC_ATM_1_ID1_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID2_LOWER, CORESIGHT_SOC_ATM_1_ID2_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID2_UPPER, CORESIGHT_SOC_ATM_1_ID2_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID2_MISC, CORESIGHT_SOC_ATM_1_ID2_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID3_LOWER, CORESIGHT_SOC_ATM_1_ID3_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID3_UPPER, CORESIGHT_SOC_ATM_1_ID3_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ID3_MISC, CORESIGHT_SOC_ATM_1_ID3_MISC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_EADDR0_LOWER, CORESIGHT_SOC_ATM_1_EADDR0_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_EADDR0_UPPER, CORESIGHT_SOC_ATM_1_EADDR0_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_EADDR1_LOWER, CORESIGHT_SOC_ATM_1_EADDR1_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_EADDR1_UPPER, CORESIGHT_SOC_ATM_1_EADDR1_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_EADDR2_LOWER, CORESIGHT_SOC_ATM_1_EADDR2_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_EADDR2_UPPER, CORESIGHT_SOC_ATM_1_EADDR2_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_EADDR3_LOWER, CORESIGHT_SOC_ATM_1_EADDR3_LOWER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_EADDR3_UPPER, CORESIGHT_SOC_ATM_1_EADDR3_UPPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TIDSRC, CORESIGHT_SOC_ATM_1_TIDSRC_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TIDSEL0, CORESIGHT_SOC_ATM_1_TIDSEL0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TIDSEL1, CORESIGHT_SOC_ATM_1_TIDSEL1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TIDSEL2, CORESIGHT_SOC_ATM_1_TIDSEL2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TIDSEL3, CORESIGHT_SOC_ATM_1_TIDSEL3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TIDSEL4, CORESIGHT_SOC_ATM_1_TIDSEL4_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TIDSEL5, CORESIGHT_SOC_ATM_1_TIDSEL5_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TIDSEL6, CORESIGHT_SOC_ATM_1_TIDSEL6_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TIDSEL7, CORESIGHT_SOC_ATM_1_TIDSEL7_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TIDSEL8, CORESIGHT_SOC_ATM_1_TIDSEL8_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_TIDSEL9, CORESIGHT_SOC_ATM_1_TIDSEL9_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_AXI_SEL, CORESIGHT_SOC_ATM_1_AXI_SEL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ITTRIGOUT, CORESIGHT_SOC_ATM_1_ITTRIGOUT_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ITTRIGOUTACK, CORESIGHT_SOC_ATM_1_ITTRIGOUTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ITTRIGIN, CORESIGHT_SOC_ATM_1_ITTRIGIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ITTRIGINACK, CORESIGHT_SOC_ATM_1_ITTRIGINACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ITATBDATA, CORESIGHT_SOC_ATM_1_ITATBDATA_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ITATBSTATUS, CORESIGHT_SOC_ATM_1_ITATBSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ITATBCTRL1, CORESIGHT_SOC_ATM_1_ITATBCTRL1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ITATBCTRL0, CORESIGHT_SOC_ATM_1_ITATBCTRL0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_ITCTRL, CORESIGHT_SOC_ATM_1_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_CLAIMSET, CORESIGHT_SOC_ATM_1_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_CLAIMCLR, CORESIGHT_SOC_ATM_1_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_LAR, CORESIGHT_SOC_ATM_1_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_LSR, CORESIGHT_SOC_ATM_1_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_AUTHSTATUS, CORESIGHT_SOC_ATM_1_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_DEVID, CORESIGHT_SOC_ATM_1_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_DEVTYPE, CORESIGHT_SOC_ATM_1_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_PIDR4, CORESIGHT_SOC_ATM_1_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_PIDR5, CORESIGHT_SOC_ATM_1_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_PIDR6, CORESIGHT_SOC_ATM_1_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_PIDR7, CORESIGHT_SOC_ATM_1_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_PIDR0, CORESIGHT_SOC_ATM_1_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_PIDR1, CORESIGHT_SOC_ATM_1_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_PIDR2, CORESIGHT_SOC_ATM_1_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_PIDR3, CORESIGHT_SOC_ATM_1_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_CIDR0, CORESIGHT_SOC_ATM_1_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_CIDR1, CORESIGHT_SOC_ATM_1_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_CIDR2, CORESIGHT_SOC_ATM_1_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ATM_1_CIDR3, CORESIGHT_SOC_ATM_1_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTICONTROL, CORESIGHT_SOC_CTI_0_CTICONTROL_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIINTACK, CORESIGHT_SOC_CTI_0_CTIINTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIAPPSET, CORESIGHT_SOC_CTI_0_CTIAPPSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIAPPCLEAR, CORESIGHT_SOC_CTI_0_CTIAPPCLEAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIAPPPULSE, CORESIGHT_SOC_CTI_0_CTIAPPPULSE_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIINEN0, CORESIGHT_SOC_CTI_0_CTIINEN0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIINEN1, CORESIGHT_SOC_CTI_0_CTIINEN1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIINEN2, CORESIGHT_SOC_CTI_0_CTIINEN2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIINEN3, CORESIGHT_SOC_CTI_0_CTIINEN3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIINEN4, CORESIGHT_SOC_CTI_0_CTIINEN4_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIINEN5, CORESIGHT_SOC_CTI_0_CTIINEN5_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIINEN6, CORESIGHT_SOC_CTI_0_CTIINEN6_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIINEN7, CORESIGHT_SOC_CTI_0_CTIINEN7_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIOUTEN0, CORESIGHT_SOC_CTI_0_CTIOUTEN0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIOUTEN1, CORESIGHT_SOC_CTI_0_CTIOUTEN1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIOUTEN2, CORESIGHT_SOC_CTI_0_CTIOUTEN2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIOUTEN3, CORESIGHT_SOC_CTI_0_CTIOUTEN3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIOUTEN4, CORESIGHT_SOC_CTI_0_CTIOUTEN4_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIOUTEN5, CORESIGHT_SOC_CTI_0_CTIOUTEN5_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIOUTEN6, CORESIGHT_SOC_CTI_0_CTIOUTEN6_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIOUTEN7, CORESIGHT_SOC_CTI_0_CTIOUTEN7_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTITRIGINSTATUS, CORESIGHT_SOC_CTI_0_CTITRIGINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTITRIGOUTSTATUS, CORESIGHT_SOC_CTI_0_CTITRIGOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTICHINSTATUS, CORESIGHT_SOC_CTI_0_CTICHINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTICHOUTSTATUS, CORESIGHT_SOC_CTI_0_CTICHOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CTIGATE, CORESIGHT_SOC_CTI_0_CTIGATE_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_ASICCTL, CORESIGHT_SOC_CTI_0_ASICCTL_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_ITCHINACK, CORESIGHT_SOC_CTI_0_ITCHINACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_ITTRIGINACK, CORESIGHT_SOC_CTI_0_ITTRIGINACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_ITCHOUT, CORESIGHT_SOC_CTI_0_ITCHOUT_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_ITTRIGOUT, CORESIGHT_SOC_CTI_0_ITTRIGOUT_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_ITCHOUTACK, CORESIGHT_SOC_CTI_0_ITCHOUTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_ITTRIGOUTACK, CORESIGHT_SOC_CTI_0_ITTRIGOUTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_ITCHIN, CORESIGHT_SOC_CTI_0_ITCHIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_ITTRIGIN, CORESIGHT_SOC_CTI_0_ITTRIGIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_ITCTRL, CORESIGHT_SOC_CTI_0_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CLAIMSET, CORESIGHT_SOC_CTI_0_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CLAIMCLR, CORESIGHT_SOC_CTI_0_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_LAR, CORESIGHT_SOC_CTI_0_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_LSR, CORESIGHT_SOC_CTI_0_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_AUTHSTATUS, CORESIGHT_SOC_CTI_0_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_DEVID, CORESIGHT_SOC_CTI_0_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_DEVTYPE, CORESIGHT_SOC_CTI_0_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_PIDR4, CORESIGHT_SOC_CTI_0_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_PIDR5, CORESIGHT_SOC_CTI_0_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_PIDR6, CORESIGHT_SOC_CTI_0_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_PIDR7, CORESIGHT_SOC_CTI_0_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_PIDR0, CORESIGHT_SOC_CTI_0_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_PIDR1, CORESIGHT_SOC_CTI_0_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_PIDR2, CORESIGHT_SOC_CTI_0_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_PIDR3, CORESIGHT_SOC_CTI_0_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CIDR0, CORESIGHT_SOC_CTI_0_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CIDR1, CORESIGHT_SOC_CTI_0_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CIDR2, CORESIGHT_SOC_CTI_0_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_0_CIDR3, CORESIGHT_SOC_CTI_0_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTICONTROL, CORESIGHT_SOC_CTI_1_CTICONTROL_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIINTACK, CORESIGHT_SOC_CTI_1_CTIINTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIAPPSET, CORESIGHT_SOC_CTI_1_CTIAPPSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIAPPCLEAR, CORESIGHT_SOC_CTI_1_CTIAPPCLEAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIAPPPULSE, CORESIGHT_SOC_CTI_1_CTIAPPPULSE_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIINEN0, CORESIGHT_SOC_CTI_1_CTIINEN0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIINEN1, CORESIGHT_SOC_CTI_1_CTIINEN1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIINEN2, CORESIGHT_SOC_CTI_1_CTIINEN2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIINEN3, CORESIGHT_SOC_CTI_1_CTIINEN3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIINEN4, CORESIGHT_SOC_CTI_1_CTIINEN4_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIINEN5, CORESIGHT_SOC_CTI_1_CTIINEN5_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIINEN6, CORESIGHT_SOC_CTI_1_CTIINEN6_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIINEN7, CORESIGHT_SOC_CTI_1_CTIINEN7_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIOUTEN0, CORESIGHT_SOC_CTI_1_CTIOUTEN0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIOUTEN1, CORESIGHT_SOC_CTI_1_CTIOUTEN1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIOUTEN2, CORESIGHT_SOC_CTI_1_CTIOUTEN2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIOUTEN3, CORESIGHT_SOC_CTI_1_CTIOUTEN3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIOUTEN4, CORESIGHT_SOC_CTI_1_CTIOUTEN4_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIOUTEN5, CORESIGHT_SOC_CTI_1_CTIOUTEN5_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIOUTEN6, CORESIGHT_SOC_CTI_1_CTIOUTEN6_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIOUTEN7, CORESIGHT_SOC_CTI_1_CTIOUTEN7_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTITRIGINSTATUS, CORESIGHT_SOC_CTI_1_CTITRIGINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTITRIGOUTSTATUS, CORESIGHT_SOC_CTI_1_CTITRIGOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTICHINSTATUS, CORESIGHT_SOC_CTI_1_CTICHINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTICHOUTSTATUS, CORESIGHT_SOC_CTI_1_CTICHOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CTIGATE, CORESIGHT_SOC_CTI_1_CTIGATE_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_ASICCTL, CORESIGHT_SOC_CTI_1_ASICCTL_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_ITCHINACK, CORESIGHT_SOC_CTI_1_ITCHINACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_ITTRIGINACK, CORESIGHT_SOC_CTI_1_ITTRIGINACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_ITCHOUT, CORESIGHT_SOC_CTI_1_ITCHOUT_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_ITTRIGOUT, CORESIGHT_SOC_CTI_1_ITTRIGOUT_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_ITCHOUTACK, CORESIGHT_SOC_CTI_1_ITCHOUTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_ITTRIGOUTACK, CORESIGHT_SOC_CTI_1_ITTRIGOUTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_ITCHIN, CORESIGHT_SOC_CTI_1_ITCHIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_ITTRIGIN, CORESIGHT_SOC_CTI_1_ITTRIGIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_ITCTRL, CORESIGHT_SOC_CTI_1_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CLAIMSET, CORESIGHT_SOC_CTI_1_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CLAIMCLR, CORESIGHT_SOC_CTI_1_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_LAR, CORESIGHT_SOC_CTI_1_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_LSR, CORESIGHT_SOC_CTI_1_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_AUTHSTATUS, CORESIGHT_SOC_CTI_1_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_DEVID, CORESIGHT_SOC_CTI_1_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_DEVTYPE, CORESIGHT_SOC_CTI_1_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_PIDR4, CORESIGHT_SOC_CTI_1_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_PIDR5, CORESIGHT_SOC_CTI_1_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_PIDR6, CORESIGHT_SOC_CTI_1_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_PIDR7, CORESIGHT_SOC_CTI_1_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_PIDR0, CORESIGHT_SOC_CTI_1_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_PIDR1, CORESIGHT_SOC_CTI_1_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_PIDR2, CORESIGHT_SOC_CTI_1_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_PIDR3, CORESIGHT_SOC_CTI_1_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CIDR0, CORESIGHT_SOC_CTI_1_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CIDR1, CORESIGHT_SOC_CTI_1_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CIDR2, CORESIGHT_SOC_CTI_1_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_1_CIDR3, CORESIGHT_SOC_CTI_1_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTICONTROL, CORESIGHT_SOC_CTI_2_CTICONTROL_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIINTACK, CORESIGHT_SOC_CTI_2_CTIINTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIAPPSET, CORESIGHT_SOC_CTI_2_CTIAPPSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIAPPCLEAR, CORESIGHT_SOC_CTI_2_CTIAPPCLEAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIAPPPULSE, CORESIGHT_SOC_CTI_2_CTIAPPPULSE_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIINEN0, CORESIGHT_SOC_CTI_2_CTIINEN0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIINEN1, CORESIGHT_SOC_CTI_2_CTIINEN1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIINEN2, CORESIGHT_SOC_CTI_2_CTIINEN2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIINEN3, CORESIGHT_SOC_CTI_2_CTIINEN3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIINEN4, CORESIGHT_SOC_CTI_2_CTIINEN4_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIINEN5, CORESIGHT_SOC_CTI_2_CTIINEN5_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIINEN6, CORESIGHT_SOC_CTI_2_CTIINEN6_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIINEN7, CORESIGHT_SOC_CTI_2_CTIINEN7_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIOUTEN0, CORESIGHT_SOC_CTI_2_CTIOUTEN0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIOUTEN1, CORESIGHT_SOC_CTI_2_CTIOUTEN1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIOUTEN2, CORESIGHT_SOC_CTI_2_CTIOUTEN2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIOUTEN3, CORESIGHT_SOC_CTI_2_CTIOUTEN3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIOUTEN4, CORESIGHT_SOC_CTI_2_CTIOUTEN4_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIOUTEN5, CORESIGHT_SOC_CTI_2_CTIOUTEN5_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIOUTEN6, CORESIGHT_SOC_CTI_2_CTIOUTEN6_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIOUTEN7, CORESIGHT_SOC_CTI_2_CTIOUTEN7_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTITRIGINSTATUS, CORESIGHT_SOC_CTI_2_CTITRIGINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTITRIGOUTSTATUS, CORESIGHT_SOC_CTI_2_CTITRIGOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTICHINSTATUS, CORESIGHT_SOC_CTI_2_CTICHINSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTICHOUTSTATUS, CORESIGHT_SOC_CTI_2_CTICHOUTSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CTIGATE, CORESIGHT_SOC_CTI_2_CTIGATE_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_ASICCTL, CORESIGHT_SOC_CTI_2_ASICCTL_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_ITCHINACK, CORESIGHT_SOC_CTI_2_ITCHINACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_ITTRIGINACK, CORESIGHT_SOC_CTI_2_ITTRIGINACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_ITCHOUT, CORESIGHT_SOC_CTI_2_ITCHOUT_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_ITTRIGOUT, CORESIGHT_SOC_CTI_2_ITTRIGOUT_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_ITCHOUTACK, CORESIGHT_SOC_CTI_2_ITCHOUTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_ITTRIGOUTACK, CORESIGHT_SOC_CTI_2_ITTRIGOUTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_ITCHIN, CORESIGHT_SOC_CTI_2_ITCHIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_ITTRIGIN, CORESIGHT_SOC_CTI_2_ITTRIGIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_ITCTRL, CORESIGHT_SOC_CTI_2_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CLAIMSET, CORESIGHT_SOC_CTI_2_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CLAIMCLR, CORESIGHT_SOC_CTI_2_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_LAR, CORESIGHT_SOC_CTI_2_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_LSR, CORESIGHT_SOC_CTI_2_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_AUTHSTATUS, CORESIGHT_SOC_CTI_2_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_DEVID, CORESIGHT_SOC_CTI_2_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_DEVTYPE, CORESIGHT_SOC_CTI_2_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_PIDR4, CORESIGHT_SOC_CTI_2_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_PIDR5, CORESIGHT_SOC_CTI_2_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_PIDR6, CORESIGHT_SOC_CTI_2_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_PIDR7, CORESIGHT_SOC_CTI_2_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_PIDR0, CORESIGHT_SOC_CTI_2_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_PIDR1, CORESIGHT_SOC_CTI_2_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_PIDR2, CORESIGHT_SOC_CTI_2_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_PIDR3, CORESIGHT_SOC_CTI_2_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CIDR0, CORESIGHT_SOC_CTI_2_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CIDR1, CORESIGHT_SOC_CTI_2_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CIDR2, CORESIGHT_SOC_CTI_2_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_CTI_2_CIDR3, CORESIGHT_SOC_CTI_2_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_RSZ, CORESIGHT_SOC_ETF_1_RSZ_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_STS, CORESIGHT_SOC_ETF_1_STS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_RRD, CORESIGHT_SOC_ETF_1_RRD_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_RRP, CORESIGHT_SOC_ETF_1_RRP_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_RWP, CORESIGHT_SOC_ETF_1_RWP_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_TRG, CORESIGHT_SOC_ETF_1_TRG_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_CTL, CORESIGHT_SOC_ETF_1_CTL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_RWD, CORESIGHT_SOC_ETF_1_RWD_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_MODE, CORESIGHT_SOC_ETF_1_MODE_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_LBUFLEVEL, CORESIGHT_SOC_ETF_1_LBUFLEVEL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_CBUFLEVEL, CORESIGHT_SOC_ETF_1_CBUFLEVEL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_BUFWM, CORESIGHT_SOC_ETF_1_BUFWM_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_FFSR, CORESIGHT_SOC_ETF_1_FFSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_FFCR, CORESIGHT_SOC_ETF_1_FFCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_PSCR, CORESIGHT_SOC_ETF_1_PSCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_ITATBMDATA0, CORESIGHT_SOC_ETF_1_ITATBMDATA0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_ITATBMCTR2, CORESIGHT_SOC_ETF_1_ITATBMCTR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_ITATBMCTR1, CORESIGHT_SOC_ETF_1_ITATBMCTR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_ITATBMCTR0, CORESIGHT_SOC_ETF_1_ITATBMCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_ITMISCOP0, CORESIGHT_SOC_ETF_1_ITMISCOP0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_ITTRFLIN, CORESIGHT_SOC_ETF_1_ITTRFLIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_ITATBDATA0, CORESIGHT_SOC_ETF_1_ITATBDATA0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_ITATBCTR2, CORESIGHT_SOC_ETF_1_ITATBCTR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_ITATBCTR1, CORESIGHT_SOC_ETF_1_ITATBCTR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_ITATBCTR0, CORESIGHT_SOC_ETF_1_ITATBCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_ITCTRL, CORESIGHT_SOC_ETF_1_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_CLAIMSET, CORESIGHT_SOC_ETF_1_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_CLAIMCLR, CORESIGHT_SOC_ETF_1_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_LAR, CORESIGHT_SOC_ETF_1_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_LSR, CORESIGHT_SOC_ETF_1_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_AUTHSTATUS, CORESIGHT_SOC_ETF_1_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_DEVID, CORESIGHT_SOC_ETF_1_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_DEVTYPE, CORESIGHT_SOC_ETF_1_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_PIDR4, CORESIGHT_SOC_ETF_1_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_PIDR5, CORESIGHT_SOC_ETF_1_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_PIDR6, CORESIGHT_SOC_ETF_1_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_PIDR7, CORESIGHT_SOC_ETF_1_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_PIDR0, CORESIGHT_SOC_ETF_1_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_PIDR1, CORESIGHT_SOC_ETF_1_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_PIDR2, CORESIGHT_SOC_ETF_1_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_PIDR3, CORESIGHT_SOC_ETF_1_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_CIDR0, CORESIGHT_SOC_ETF_1_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_CIDR1, CORESIGHT_SOC_ETF_1_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_CIDR2, CORESIGHT_SOC_ETF_1_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_1_CIDR3, CORESIGHT_SOC_ETF_1_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_RSZ, CORESIGHT_SOC_ETF_2_RSZ_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_STS, CORESIGHT_SOC_ETF_2_STS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_RRD, CORESIGHT_SOC_ETF_2_RRD_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_RRP, CORESIGHT_SOC_ETF_2_RRP_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_RWP, CORESIGHT_SOC_ETF_2_RWP_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_TRG, CORESIGHT_SOC_ETF_2_TRG_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_CTL, CORESIGHT_SOC_ETF_2_CTL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_RWD, CORESIGHT_SOC_ETF_2_RWD_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_MODE, CORESIGHT_SOC_ETF_2_MODE_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_LBUFLEVEL, CORESIGHT_SOC_ETF_2_LBUFLEVEL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_CBUFLEVEL, CORESIGHT_SOC_ETF_2_CBUFLEVEL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_BUFWM, CORESIGHT_SOC_ETF_2_BUFWM_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_FFSR, CORESIGHT_SOC_ETF_2_FFSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_FFCR, CORESIGHT_SOC_ETF_2_FFCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_PSCR, CORESIGHT_SOC_ETF_2_PSCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_ITATBMDATA0, CORESIGHT_SOC_ETF_2_ITATBMDATA0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_ITATBMCTR2, CORESIGHT_SOC_ETF_2_ITATBMCTR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_ITATBMCTR1, CORESIGHT_SOC_ETF_2_ITATBMCTR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_ITATBMCTR0, CORESIGHT_SOC_ETF_2_ITATBMCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_ITMISCOP0, CORESIGHT_SOC_ETF_2_ITMISCOP0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_ITTRFLIN, CORESIGHT_SOC_ETF_2_ITTRFLIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_ITATBDATA0, CORESIGHT_SOC_ETF_2_ITATBDATA0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_ITATBCTR2, CORESIGHT_SOC_ETF_2_ITATBCTR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_ITATBCTR1, CORESIGHT_SOC_ETF_2_ITATBCTR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_ITATBCTR0, CORESIGHT_SOC_ETF_2_ITATBCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_ITCTRL, CORESIGHT_SOC_ETF_2_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_CLAIMSET, CORESIGHT_SOC_ETF_2_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_CLAIMCLR, CORESIGHT_SOC_ETF_2_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_LAR, CORESIGHT_SOC_ETF_2_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_LSR, CORESIGHT_SOC_ETF_2_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_AUTHSTATUS, CORESIGHT_SOC_ETF_2_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_DEVID, CORESIGHT_SOC_ETF_2_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_DEVTYPE, CORESIGHT_SOC_ETF_2_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_PIDR4, CORESIGHT_SOC_ETF_2_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_PIDR5, CORESIGHT_SOC_ETF_2_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_PIDR6, CORESIGHT_SOC_ETF_2_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_PIDR7, CORESIGHT_SOC_ETF_2_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_PIDR0, CORESIGHT_SOC_ETF_2_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_PIDR1, CORESIGHT_SOC_ETF_2_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_PIDR2, CORESIGHT_SOC_ETF_2_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_PIDR3, CORESIGHT_SOC_ETF_2_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_CIDR0, CORESIGHT_SOC_ETF_2_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_CIDR1, CORESIGHT_SOC_ETF_2_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_CIDR2, CORESIGHT_SOC_ETF_2_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETF_2_CIDR3, CORESIGHT_SOC_ETF_2_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_RSZ, CORESIGHT_SOC_ETR_RSZ_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_STS, CORESIGHT_SOC_ETR_STS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_RRD, CORESIGHT_SOC_ETR_RRD_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_RRP, CORESIGHT_SOC_ETR_RRP_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_RWP, CORESIGHT_SOC_ETR_RWP_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_TRG, CORESIGHT_SOC_ETR_TRG_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_CTL, CORESIGHT_SOC_ETR_CTL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_RWD, CORESIGHT_SOC_ETR_RWD_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_MODE, CORESIGHT_SOC_ETR_MODE_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_LBUFLEVEL, CORESIGHT_SOC_ETR_LBUFLEVEL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_CBUFLEVEL, CORESIGHT_SOC_ETR_CBUFLEVEL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_BUFWM, CORESIGHT_SOC_ETR_BUFWM_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_RRPHI, CORESIGHT_SOC_ETR_RRPHI_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_RWPHI, CORESIGHT_SOC_ETR_RWPHI_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_AXICTL, CORESIGHT_SOC_ETR_AXICTL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_DBALO, CORESIGHT_SOC_ETR_DBALO_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_DBAHI, CORESIGHT_SOC_ETR_DBAHI_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_FFSR, CORESIGHT_SOC_ETR_FFSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_FFCR, CORESIGHT_SOC_ETR_FFCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_PSCR, CORESIGHT_SOC_ETR_PSCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_ITATBMDATA0, CORESIGHT_SOC_ETR_ITATBMDATA0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_ITATBMCTR2, CORESIGHT_SOC_ETR_ITATBMCTR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_ITATBMCTR1, CORESIGHT_SOC_ETR_ITATBMCTR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_ITATBMCTR0, CORESIGHT_SOC_ETR_ITATBMCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_ITMISCOP0, CORESIGHT_SOC_ETR_ITMISCOP0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_ITTRFLIN, CORESIGHT_SOC_ETR_ITTRFLIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_ITATBDATA0, CORESIGHT_SOC_ETR_ITATBDATA0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_ITATBCTR2, CORESIGHT_SOC_ETR_ITATBCTR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_ITATBCTR1, CORESIGHT_SOC_ETR_ITATBCTR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_ITATBCTR0, CORESIGHT_SOC_ETR_ITATBCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_ITCTRL, CORESIGHT_SOC_ETR_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_CLAIMSET, CORESIGHT_SOC_ETR_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_CLAIMCLR, CORESIGHT_SOC_ETR_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_LAR, CORESIGHT_SOC_ETR_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_LSR, CORESIGHT_SOC_ETR_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_AUTHSTATUS, CORESIGHT_SOC_ETR_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_DEVID, CORESIGHT_SOC_ETR_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_DEVTYPE, CORESIGHT_SOC_ETR_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_PIDR4, CORESIGHT_SOC_ETR_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_PIDR5, CORESIGHT_SOC_ETR_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_PIDR6, CORESIGHT_SOC_ETR_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_PIDR7, CORESIGHT_SOC_ETR_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_PIDR0, CORESIGHT_SOC_ETR_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_PIDR1, CORESIGHT_SOC_ETR_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_PIDR2, CORESIGHT_SOC_ETR_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_PIDR3, CORESIGHT_SOC_ETR_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_CIDR0, CORESIGHT_SOC_ETR_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_CIDR1, CORESIGHT_SOC_ETR_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_CIDR2, CORESIGHT_SOC_ETR_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ETR_CIDR3, CORESIGHT_SOC_ETR_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_GPI, CORESIGHT_SOC_FTM_GPI_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_GPO, CORESIGHT_SOC_FTM_GPO_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_RAM_ADJ, CORESIGHT_SOC_FTM_RAM_ADJ_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_ITTRIGOUT, CORESIGHT_SOC_FTM_ITTRIGOUT_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_ITTRIGOUTACK, CORESIGHT_SOC_FTM_ITTRIGOUTACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_ITTRIGIN, CORESIGHT_SOC_FTM_ITTRIGIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_ITTRIGINACK, CORESIGHT_SOC_FTM_ITTRIGINACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_ITCTRL, CORESIGHT_SOC_FTM_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_CLAIMSET, CORESIGHT_SOC_FTM_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_CLAIMCLR, CORESIGHT_SOC_FTM_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_LAR, CORESIGHT_SOC_FTM_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_LSR, CORESIGHT_SOC_FTM_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_AUTHSTATUS, CORESIGHT_SOC_FTM_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_DEVID, CORESIGHT_SOC_FTM_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_DEVTYPE, CORESIGHT_SOC_FTM_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_PIDR4, CORESIGHT_SOC_FTM_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_PIDR5, CORESIGHT_SOC_FTM_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_PIDR6, CORESIGHT_SOC_FTM_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_PIDR7, CORESIGHT_SOC_FTM_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_PIDR0, CORESIGHT_SOC_FTM_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_PIDR1, CORESIGHT_SOC_FTM_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_PIDR2, CORESIGHT_SOC_FTM_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_PIDR3, CORESIGHT_SOC_FTM_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_CIDR0, CORESIGHT_SOC_FTM_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_CIDR1, CORESIGHT_SOC_FTM_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_CIDR2, CORESIGHT_SOC_FTM_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_FTM_CIDR3, CORESIGHT_SOC_FTM_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_CTRL_REG, CORESIGHT_SOC_FUNN_0_CTRL_REG_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_PRIORITY_CTRL_REG, CORESIGHT_SOC_FUNN_0_PRIORITY_CTRL_REG_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_ITATBDATA0, CORESIGHT_SOC_FUNN_0_ITATBDATA0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_ITATBCTR2, CORESIGHT_SOC_FUNN_0_ITATBCTR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_ITATBCTR1, CORESIGHT_SOC_FUNN_0_ITATBCTR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_ITATBCTR0, CORESIGHT_SOC_FUNN_0_ITATBCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_ITCTRL, CORESIGHT_SOC_FUNN_0_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_CLAIMSET, CORESIGHT_SOC_FUNN_0_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_CLAIMCLR, CORESIGHT_SOC_FUNN_0_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_LAR, CORESIGHT_SOC_FUNN_0_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_LSR, CORESIGHT_SOC_FUNN_0_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_AUTHSTATUS, CORESIGHT_SOC_FUNN_0_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_DEVID, CORESIGHT_SOC_FUNN_0_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_DEVTYPE, CORESIGHT_SOC_FUNN_0_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_PIDR4, CORESIGHT_SOC_FUNN_0_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_PIDR5, CORESIGHT_SOC_FUNN_0_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_PIDR6, CORESIGHT_SOC_FUNN_0_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_PIDR7, CORESIGHT_SOC_FUNN_0_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_PIDR0, CORESIGHT_SOC_FUNN_0_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_PIDR1, CORESIGHT_SOC_FUNN_0_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_PIDR2, CORESIGHT_SOC_FUNN_0_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_PIDR3, CORESIGHT_SOC_FUNN_0_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_CIDR0, CORESIGHT_SOC_FUNN_0_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_CIDR1, CORESIGHT_SOC_FUNN_0_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_CIDR2, CORESIGHT_SOC_FUNN_0_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_0_CIDR3, CORESIGHT_SOC_FUNN_0_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_CTRL_REG, CORESIGHT_SOC_FUNN_1_CTRL_REG_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_PRIORITY_CTRL_REG, CORESIGHT_SOC_FUNN_1_PRIORITY_CTRL_REG_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_ITATBDATA0, CORESIGHT_SOC_FUNN_1_ITATBDATA0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_ITATBCTR2, CORESIGHT_SOC_FUNN_1_ITATBCTR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_ITATBCTR1, CORESIGHT_SOC_FUNN_1_ITATBCTR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_ITATBCTR0, CORESIGHT_SOC_FUNN_1_ITATBCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_ITCTRL, CORESIGHT_SOC_FUNN_1_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_CLAIMSET, CORESIGHT_SOC_FUNN_1_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_CLAIMCLR, CORESIGHT_SOC_FUNN_1_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_LAR, CORESIGHT_SOC_FUNN_1_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_LSR, CORESIGHT_SOC_FUNN_1_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_AUTHSTATUS, CORESIGHT_SOC_FUNN_1_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_DEVID, CORESIGHT_SOC_FUNN_1_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_DEVTYPE, CORESIGHT_SOC_FUNN_1_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_PIDR4, CORESIGHT_SOC_FUNN_1_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_PIDR5, CORESIGHT_SOC_FUNN_1_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_PIDR6, CORESIGHT_SOC_FUNN_1_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_PIDR7, CORESIGHT_SOC_FUNN_1_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_PIDR0, CORESIGHT_SOC_FUNN_1_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_PIDR1, CORESIGHT_SOC_FUNN_1_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_PIDR2, CORESIGHT_SOC_FUNN_1_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_PIDR3, CORESIGHT_SOC_FUNN_1_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_CIDR0, CORESIGHT_SOC_FUNN_1_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_CIDR1, CORESIGHT_SOC_FUNN_1_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_CIDR2, CORESIGHT_SOC_FUNN_1_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_1_CIDR3, CORESIGHT_SOC_FUNN_1_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_CTRL_REG, CORESIGHT_SOC_FUNN_2_CTRL_REG_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_PRIORITY_CTRL_REG, CORESIGHT_SOC_FUNN_2_PRIORITY_CTRL_REG_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_ITATBDATA0, CORESIGHT_SOC_FUNN_2_ITATBDATA0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_ITATBCTR2, CORESIGHT_SOC_FUNN_2_ITATBCTR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_ITATBCTR1, CORESIGHT_SOC_FUNN_2_ITATBCTR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_ITATBCTR0, CORESIGHT_SOC_FUNN_2_ITATBCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_ITCTRL, CORESIGHT_SOC_FUNN_2_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_CLAIMSET, CORESIGHT_SOC_FUNN_2_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_CLAIMCLR, CORESIGHT_SOC_FUNN_2_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_LAR, CORESIGHT_SOC_FUNN_2_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_LSR, CORESIGHT_SOC_FUNN_2_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_AUTHSTATUS, CORESIGHT_SOC_FUNN_2_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_DEVID, CORESIGHT_SOC_FUNN_2_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_DEVTYPE, CORESIGHT_SOC_FUNN_2_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_PIDR4, CORESIGHT_SOC_FUNN_2_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_PIDR5, CORESIGHT_SOC_FUNN_2_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_PIDR6, CORESIGHT_SOC_FUNN_2_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_PIDR7, CORESIGHT_SOC_FUNN_2_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_PIDR0, CORESIGHT_SOC_FUNN_2_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_PIDR1, CORESIGHT_SOC_FUNN_2_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_PIDR2, CORESIGHT_SOC_FUNN_2_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_PIDR3, CORESIGHT_SOC_FUNN_2_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_CIDR0, CORESIGHT_SOC_FUNN_2_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_CIDR1, CORESIGHT_SOC_FUNN_2_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_CIDR2, CORESIGHT_SOC_FUNN_2_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_FUNN_2_CIDR3, CORESIGHT_SOC_FUNN_2_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_IDFILTER0, CORESIGHT_SOC_REPLIC_IDFILTER0_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_IDFILTER1, CORESIGHT_SOC_REPLIC_IDFILTER1_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_ITATBCTR1, CORESIGHT_SOC_REPLIC_ITATBCTR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_ITATBCTR0, CORESIGHT_SOC_REPLIC_ITATBCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_ITCTRL, CORESIGHT_SOC_REPLIC_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_CLAIMSET, CORESIGHT_SOC_REPLIC_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_CLAIMCLR, CORESIGHT_SOC_REPLIC_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_LAR, CORESIGHT_SOC_REPLIC_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_LSR, CORESIGHT_SOC_REPLIC_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_AUTHSTATUS, CORESIGHT_SOC_REPLIC_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_DEVID, CORESIGHT_SOC_REPLIC_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_DEVTYPE, CORESIGHT_SOC_REPLIC_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_PIDR4, CORESIGHT_SOC_REPLIC_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_PIDR5, CORESIGHT_SOC_REPLIC_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_PIDR6, CORESIGHT_SOC_REPLIC_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_PIDR7, CORESIGHT_SOC_REPLIC_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_PIDR0, CORESIGHT_SOC_REPLIC_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_PIDR1, CORESIGHT_SOC_REPLIC_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_PIDR2, CORESIGHT_SOC_REPLIC_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_PIDR3, CORESIGHT_SOC_REPLIC_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_CIDR0, CORESIGHT_SOC_REPLIC_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_CIDR1, CORESIGHT_SOC_REPLIC_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_CIDR2, CORESIGHT_SOC_REPLIC_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_REPLIC_CIDR3, CORESIGHT_SOC_REPLIC_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY00, CORESIGHT_SOC_ROM_ENTRY00_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY01, CORESIGHT_SOC_ROM_ENTRY01_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY02, CORESIGHT_SOC_ROM_ENTRY02_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY03, CORESIGHT_SOC_ROM_ENTRY03_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY04, CORESIGHT_SOC_ROM_ENTRY04_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY05, CORESIGHT_SOC_ROM_ENTRY05_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY06, CORESIGHT_SOC_ROM_ENTRY06_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY07, CORESIGHT_SOC_ROM_ENTRY07_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY08, CORESIGHT_SOC_ROM_ENTRY08_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY09, CORESIGHT_SOC_ROM_ENTRY09_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY10, CORESIGHT_SOC_ROM_ENTRY10_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY11, CORESIGHT_SOC_ROM_ENTRY11_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY12, CORESIGHT_SOC_ROM_ENTRY12_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY13, CORESIGHT_SOC_ROM_ENTRY13_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY14, CORESIGHT_SOC_ROM_ENTRY14_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY15, CORESIGHT_SOC_ROM_ENTRY15_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY16, CORESIGHT_SOC_ROM_ENTRY16_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY17, CORESIGHT_SOC_ROM_ENTRY17_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY18, CORESIGHT_SOC_ROM_ENTRY18_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY19, CORESIGHT_SOC_ROM_ENTRY19_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY20, CORESIGHT_SOC_ROM_ENTRY20_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY21, CORESIGHT_SOC_ROM_ENTRY21_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY22, CORESIGHT_SOC_ROM_ENTRY22_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY23, CORESIGHT_SOC_ROM_ENTRY23_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY24, CORESIGHT_SOC_ROM_ENTRY24_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY25, CORESIGHT_SOC_ROM_ENTRY25_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY26, CORESIGHT_SOC_ROM_ENTRY26_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY27, CORESIGHT_SOC_ROM_ENTRY27_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY28, CORESIGHT_SOC_ROM_ENTRY28_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY29, CORESIGHT_SOC_ROM_ENTRY29_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY30, CORESIGHT_SOC_ROM_ENTRY30_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY31, CORESIGHT_SOC_ROM_ENTRY31_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY32, CORESIGHT_SOC_ROM_ENTRY32_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY33, CORESIGHT_SOC_ROM_ENTRY33_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY34, CORESIGHT_SOC_ROM_ENTRY34_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY35, CORESIGHT_SOC_ROM_ENTRY35_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY36, CORESIGHT_SOC_ROM_ENTRY36_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY37, CORESIGHT_SOC_ROM_ENTRY37_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY38, CORESIGHT_SOC_ROM_ENTRY38_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY39, CORESIGHT_SOC_ROM_ENTRY39_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY40, CORESIGHT_SOC_ROM_ENTRY40_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY41, CORESIGHT_SOC_ROM_ENTRY41_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY42, CORESIGHT_SOC_ROM_ENTRY42_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY43, CORESIGHT_SOC_ROM_ENTRY43_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY44, CORESIGHT_SOC_ROM_ENTRY44_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY45, CORESIGHT_SOC_ROM_ENTRY45_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY46, CORESIGHT_SOC_ROM_ENTRY46_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY47, CORESIGHT_SOC_ROM_ENTRY47_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY48, CORESIGHT_SOC_ROM_ENTRY48_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY49, CORESIGHT_SOC_ROM_ENTRY49_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY50, CORESIGHT_SOC_ROM_ENTRY50_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY51, CORESIGHT_SOC_ROM_ENTRY51_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY52, CORESIGHT_SOC_ROM_ENTRY52_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY53, CORESIGHT_SOC_ROM_ENTRY53_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY54, CORESIGHT_SOC_ROM_ENTRY54_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY55, CORESIGHT_SOC_ROM_ENTRY55_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY56, CORESIGHT_SOC_ROM_ENTRY56_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY57, CORESIGHT_SOC_ROM_ENTRY57_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY58, CORESIGHT_SOC_ROM_ENTRY58_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY59, CORESIGHT_SOC_ROM_ENTRY59_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY60, CORESIGHT_SOC_ROM_ENTRY60_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY61, CORESIGHT_SOC_ROM_ENTRY61_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY62, CORESIGHT_SOC_ROM_ENTRY62_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_ENTRY63, CORESIGHT_SOC_ROM_ENTRY63_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_PIDR4, CORESIGHT_SOC_ROM_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_PIDR5, CORESIGHT_SOC_ROM_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_PIDR6, CORESIGHT_SOC_ROM_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_PIDR7, CORESIGHT_SOC_ROM_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_PIDR0, CORESIGHT_SOC_ROM_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_PIDR1, CORESIGHT_SOC_ROM_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_PIDR2, CORESIGHT_SOC_ROM_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_PIDR3, CORESIGHT_SOC_ROM_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_CIDR0, CORESIGHT_SOC_ROM_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_CIDR1, CORESIGHT_SOC_ROM_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_CIDR2, CORESIGHT_SOC_ROM_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_ROM_CIDR3, CORESIGHT_SOC_ROM_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_DMASTARTR, CORESIGHT_SOC_STM_DMASTARTR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_DMASTOPR, CORESIGHT_SOC_STM_DMASTOPR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_DMASTATR, CORESIGHT_SOC_STM_DMASTATR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_DMACTLR, CORESIGHT_SOC_STM_DMACTLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_DMAIDR, CORESIGHT_SOC_STM_DMAIDR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_HEER, CORESIGHT_SOC_STM_HEER_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_HETER, CORESIGHT_SOC_STM_HETER_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_HEBSR, CORESIGHT_SOC_STM_HEBSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_HEMCR, CORESIGHT_SOC_STM_HEMCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_HEEXTMUXR, CORESIGHT_SOC_STM_HEEXTMUXR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_HEMASTR, CORESIGHT_SOC_STM_HEMASTR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_HEFEAT1R, CORESIGHT_SOC_STM_HEFEAT1R_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_HEIDR, CORESIGHT_SOC_STM_HEIDR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_SPER, CORESIGHT_SOC_STM_SPER_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_SPTER, CORESIGHT_SOC_STM_SPTER_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_SPSCR, CORESIGHT_SOC_STM_SPSCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_SPMSCR, CORESIGHT_SOC_STM_SPMSCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_SPOVERRIDER, CORESIGHT_SOC_STM_SPOVERRIDER_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_SPMOVERRIDER, CORESIGHT_SOC_STM_SPMOVERRIDER_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_SPTRIGCSR, CORESIGHT_SOC_STM_SPTRIGCSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_TCSR, CORESIGHT_SOC_STM_TCSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_TSSTIMR, CORESIGHT_SOC_STM_TSSTIMR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_TSFREQR, CORESIGHT_SOC_STM_TSFREQR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_SYNCR, CORESIGHT_SOC_STM_SYNCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_AUXCR, CORESIGHT_SOC_STM_AUXCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_FEAT1R, CORESIGHT_SOC_STM_FEAT1R_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_FEAT2R, CORESIGHT_SOC_STM_FEAT2R_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_FEAT3R, CORESIGHT_SOC_STM_FEAT3R_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_ITTRIGGER, CORESIGHT_SOC_STM_ITTRIGGER_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_ITATBDATA0, CORESIGHT_SOC_STM_ITATBDATA0_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_ITATBCTR2, CORESIGHT_SOC_STM_ITATBCTR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_ITATBID, CORESIGHT_SOC_STM_ITATBID_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_ITATBCTR0, CORESIGHT_SOC_STM_ITATBCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_ITCTRL, CORESIGHT_SOC_STM_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_CLAIMSET, CORESIGHT_SOC_STM_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_CLAIMCLR, CORESIGHT_SOC_STM_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_LAR, CORESIGHT_SOC_STM_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_LSR, CORESIGHT_SOC_STM_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_AUTHSTATUS, CORESIGHT_SOC_STM_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_DEVARCH, CORESIGHT_SOC_STM_DEVARCH_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_DEVID, CORESIGHT_SOC_STM_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_DEVTYPE, CORESIGHT_SOC_STM_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_PIDR4, CORESIGHT_SOC_STM_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_PIDR5, CORESIGHT_SOC_STM_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_PIDR6, CORESIGHT_SOC_STM_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_PIDR7, CORESIGHT_SOC_STM_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_PIDR0, CORESIGHT_SOC_STM_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_PIDR1, CORESIGHT_SOC_STM_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_PIDR2, CORESIGHT_SOC_STM_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_PIDR3, CORESIGHT_SOC_STM_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_CIDR0, CORESIGHT_SOC_STM_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_CIDR1, CORESIGHT_SOC_STM_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_CIDR2, CORESIGHT_SOC_STM_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_STM_CIDR3, CORESIGHT_SOC_STM_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_SUPPORTED_PORT_SIZES, CORESIGHT_SOC_TPIU_SUPPORTED_PORT_SIZES_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_CURRENT_PORT_SIZE, CORESIGHT_SOC_TPIU_CURRENT_PORT_SIZE_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_SUPPORTED_TRIGGER_MODES, CORESIGHT_SOC_TPIU_SUPPORTED_TRIGGER_MODES_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_TRIGGER_COUNTER_VALUE, CORESIGHT_SOC_TPIU_TRIGGER_COUNTER_VALUE_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_TRIGGER_MULTIPLIER, CORESIGHT_SOC_TPIU_TRIGGER_MULTIPLIER_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_SUPPORTED_TEST_PATTERN_MODES, CORESIGHT_SOC_TPIU_SUPPORTED_TEST_PATTERN_MODES_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_CURRENT_TEST_PATTERN_MODE, CORESIGHT_SOC_TPIU_CURRENT_TEST_PATTERN_MODE_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_TPRCR, CORESIGHT_SOC_TPIU_TPRCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_FFSR, CORESIGHT_SOC_TPIU_FFSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_FFCR, CORESIGHT_SOC_TPIU_FFCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_FSCR, CORESIGHT_SOC_TPIU_FSCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_EXTCTL_IN_PORT, CORESIGHT_SOC_TPIU_EXTCTL_IN_PORT_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_EXTCTL_OUT_PORT, CORESIGHT_SOC_TPIU_EXTCTL_OUT_PORT_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_ITTRFLINACK, CORESIGHT_SOC_TPIU_ITTRFLINACK_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_ITTRFLIN, CORESIGHT_SOC_TPIU_ITTRFLIN_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_ITATBDATA0, CORESIGHT_SOC_TPIU_ITATBDATA0_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_ITATBCTR2, CORESIGHT_SOC_TPIU_ITATBCTR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_ITATBCTR1, CORESIGHT_SOC_TPIU_ITATBCTR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_ITATBCTR0, CORESIGHT_SOC_TPIU_ITATBCTR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_ITCTRL, CORESIGHT_SOC_TPIU_ITCTRL_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_CLAIMSET, CORESIGHT_SOC_TPIU_CLAIMSET_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_CLAIMCLR, CORESIGHT_SOC_TPIU_CLAIMCLR_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_LAR, CORESIGHT_SOC_TPIU_LAR_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_LSR, CORESIGHT_SOC_TPIU_LSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_AUTHSTATUS, CORESIGHT_SOC_TPIU_AUTHSTATUS_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_DEVID, CORESIGHT_SOC_TPIU_DEVID_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_DEVTYPE, CORESIGHT_SOC_TPIU_DEVTYPE_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_PIDR4, CORESIGHT_SOC_TPIU_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_PIDR5, CORESIGHT_SOC_TPIU_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_PIDR6, CORESIGHT_SOC_TPIU_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_PIDR7, CORESIGHT_SOC_TPIU_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_PIDR0, CORESIGHT_SOC_TPIU_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_PIDR1, CORESIGHT_SOC_TPIU_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_PIDR2, CORESIGHT_SOC_TPIU_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_PIDR3, CORESIGHT_SOC_TPIU_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_CIDR0, CORESIGHT_SOC_TPIU_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_CIDR1, CORESIGHT_SOC_TPIU_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_CIDR2, CORESIGHT_SOC_TPIU_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_TPIU_CIDR3, CORESIGHT_SOC_TPIU_CIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_CNTCR, CORESIGHT_SOC_TSGEN_CNTCR_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_CNTSR, CORESIGHT_SOC_TSGEN_CNTSR_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_CNTCVL, CORESIGHT_SOC_TSGEN_CNTCVL_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_CNTCVU, CORESIGHT_SOC_TSGEN_CNTCVU_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_CNTFID0, CORESIGHT_SOC_TSGEN_CNTFID0_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_PIDR4, CORESIGHT_SOC_TSGEN_PIDR4_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_PIDR5, CORESIGHT_SOC_TSGEN_PIDR5_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_PIDR6, CORESIGHT_SOC_TSGEN_PIDR6_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_PIDR7, CORESIGHT_SOC_TSGEN_PIDR7_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_PIDR0, CORESIGHT_SOC_TSGEN_PIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_PIDR1, CORESIGHT_SOC_TSGEN_PIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_PIDR2, CORESIGHT_SOC_TSGEN_PIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_PIDR3, CORESIGHT_SOC_TSGEN_PIDR3_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_CIDR0, CORESIGHT_SOC_TSGEN_CIDR0_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_CIDR1, CORESIGHT_SOC_TSGEN_CIDR1_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_CIDR2, CORESIGHT_SOC_TSGEN_CIDR2_DEFVAL);
set_reset_data( CORESIGHT_SOC_TSGEN_CIDR3, CORESIGHT_SOC_TSGEN_CIDR3_DEFVAL);
set_reset_data( CRF_APB_ERR_CTRL, CRF_APB_ERR_CTRL_DEFVAL);
set_reset_data( CRF_APB_IR_STATUS, CRF_APB_IR_STATUS_DEFVAL);
set_reset_data( CRF_APB_IR_ENABLE, CRF_APB_IR_ENABLE_DEFVAL);
set_reset_data( CRF_APB_IR_DISABLE, CRF_APB_IR_DISABLE_DEFVAL);
set_reset_data( CRF_APB_CRF_ECO, CRF_APB_CRF_ECO_DEFVAL);
set_reset_data( CRF_APB_CRF_WPROT, CRF_APB_CRF_WPROT_DEFVAL);
set_reset_data( CRF_APB_APLL_CTRL, CRF_APB_APLL_CTRL_DEFVAL);
set_reset_data( CRF_APB_APLL_CFG, CRF_APB_APLL_CFG_DEFVAL);
set_reset_data( CRF_APB_APLL_FRAC_CFG, CRF_APB_APLL_FRAC_CFG_DEFVAL);
set_reset_data( CRF_APB_DPLL_CTRL, CRF_APB_DPLL_CTRL_DEFVAL);
set_reset_data( CRF_APB_DPLL_CFG, CRF_APB_DPLL_CFG_DEFVAL);
set_reset_data( CRF_APB_DPLL_FRAC_CFG, CRF_APB_DPLL_FRAC_CFG_DEFVAL);
set_reset_data( CRF_APB_VPLL_CTRL, CRF_APB_VPLL_CTRL_DEFVAL);
set_reset_data( CRF_APB_VPLL_CFG, CRF_APB_VPLL_CFG_DEFVAL);
set_reset_data( CRF_APB_VPLL_FRAC_CFG, CRF_APB_VPLL_FRAC_CFG_DEFVAL);
set_reset_data( CRF_APB_PLL_STATUS, CRF_APB_PLL_STATUS_DEFVAL);
set_reset_data( CRF_APB_APLL_TO_LPD_CTRL, CRF_APB_APLL_TO_LPD_CTRL_DEFVAL);
set_reset_data( CRF_APB_DPLL_TO_LPD_CTRL, CRF_APB_DPLL_TO_LPD_CTRL_DEFVAL);
set_reset_data( CRF_APB_VPLL_TO_LPD_CTRL, CRF_APB_VPLL_TO_LPD_CTRL_DEFVAL);
set_reset_data( CRF_APB_ACPU_CTRL, CRF_APB_ACPU_CTRL_DEFVAL);
set_reset_data( CRF_APB_DBG_TRACE_CTRL, CRF_APB_DBG_TRACE_CTRL_DEFVAL);
set_reset_data( CRF_APB_DBG_FPD_CTRL, CRF_APB_DBG_FPD_CTRL_DEFVAL);
set_reset_data( CRF_APB_DP_VIDEO_REF_CTRL, CRF_APB_DP_VIDEO_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_DP_AUDIO_REF_CTRL, CRF_APB_DP_AUDIO_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_DP_STC_REF_CTRL, CRF_APB_DP_STC_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_DDR_CTRL, CRF_APB_DDR_CTRL_DEFVAL);
set_reset_data( CRF_APB_GPU_REF_CTRL, CRF_APB_GPU_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_SATA_REF_CTRL, CRF_APB_SATA_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_PCIE_REF_CTRL, CRF_APB_PCIE_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_GDMA_REF_CTRL, CRF_APB_GDMA_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_DPDMA_REF_CTRL, CRF_APB_DPDMA_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_TOPSW_MAIN_CTRL, CRF_APB_TOPSW_MAIN_CTRL_DEFVAL);
set_reset_data( CRF_APB_TOPSW_LSBUS_CTRL, CRF_APB_TOPSW_LSBUS_CTRL_DEFVAL);
set_reset_data( CRF_APB_GTGREF0_REF_CTRL, CRF_APB_GTGREF0_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_DFT300_REF_CTRL, CRF_APB_DFT300_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_DFT270_REF_CTRL, CRF_APB_DFT270_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_DFT250_REF_CTRL, CRF_APB_DFT250_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_DFT125_REF_CTRL, CRF_APB_DFT125_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_DFT150_REF_CTRL, CRF_APB_DFT150_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_DFT333_REF_CTRL, CRF_APB_DFT333_REF_CTRL_DEFVAL);
set_reset_data( CRF_APB_DBG_TSTMP_CTRL, CRF_APB_DBG_TSTMP_CTRL_DEFVAL);
set_reset_data( CRF_APB_RST_FPD_TOP, CRF_APB_RST_FPD_TOP_DEFVAL);
set_reset_data( CRF_APB_RST_FPD_APU, CRF_APB_RST_FPD_APU_DEFVAL);
set_reset_data( CRF_APB_RST_DDR_SS, CRF_APB_RST_DDR_SS_DEFVAL);
set_reset_data( CRL_APB_ERR_CTRL, CRL_APB_ERR_CTRL_DEFVAL);
set_reset_data( CRL_APB_IR_STATUS, CRL_APB_IR_STATUS_DEFVAL);
set_reset_data( CRL_APB_IR_ENABLE, CRL_APB_IR_ENABLE_DEFVAL);
set_reset_data( CRL_APB_IR_DISABLE, CRL_APB_IR_DISABLE_DEFVAL);
set_reset_data( CRL_APB_CRL_ECO, CRL_APB_CRL_ECO_DEFVAL);
set_reset_data( CRL_APB_CRL_WPROT, CRL_APB_CRL_WPROT_DEFVAL);
set_reset_data( CRL_APB_IOPLL_CTRL, CRL_APB_IOPLL_CTRL_DEFVAL);
set_reset_data( CRL_APB_IOPLL_CFG, CRL_APB_IOPLL_CFG_DEFVAL);
set_reset_data( CRL_APB_IOPLL_FRAC_CFG, CRL_APB_IOPLL_FRAC_CFG_DEFVAL);
set_reset_data( CRL_APB_RPLL_CTRL, CRL_APB_RPLL_CTRL_DEFVAL);
set_reset_data( CRL_APB_RPLL_CFG, CRL_APB_RPLL_CFG_DEFVAL);
set_reset_data( CRL_APB_RPLL_FRAC_CFG, CRL_APB_RPLL_FRAC_CFG_DEFVAL);
set_reset_data( CRL_APB_PLL_STATUS, CRL_APB_PLL_STATUS_DEFVAL);
set_reset_data( CRL_APB_IOPLL_TO_FPD_CTRL, CRL_APB_IOPLL_TO_FPD_CTRL_DEFVAL);
set_reset_data( CRL_APB_RPLL_TO_FPD_CTRL, CRL_APB_RPLL_TO_FPD_CTRL_DEFVAL);
set_reset_data( CRL_APB_USB3_DUAL_REF_CTRL, CRL_APB_USB3_DUAL_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_GEM0_REF_CTRL, CRL_APB_GEM0_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_GEM1_REF_CTRL, CRL_APB_GEM1_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_GEM2_REF_CTRL, CRL_APB_GEM2_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_GEM3_REF_CTRL, CRL_APB_GEM3_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_USB0_BUS_REF_CTRL, CRL_APB_USB0_BUS_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_USB1_BUS_REF_CTRL, CRL_APB_USB1_BUS_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_QSPI_REF_CTRL, CRL_APB_QSPI_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_SDIO0_REF_CTRL, CRL_APB_SDIO0_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_SDIO1_REF_CTRL, CRL_APB_SDIO1_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_UART0_REF_CTRL, CRL_APB_UART0_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_UART1_REF_CTRL, CRL_APB_UART1_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_SPI0_REF_CTRL, CRL_APB_SPI0_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_SPI1_REF_CTRL, CRL_APB_SPI1_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_CAN0_REF_CTRL, CRL_APB_CAN0_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_CAN1_REF_CTRL, CRL_APB_CAN1_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_CPU_R5_CTRL, CRL_APB_CPU_R5_CTRL_DEFVAL);
set_reset_data( CRL_APB_IOU_SWITCH_CTRL, CRL_APB_IOU_SWITCH_CTRL_DEFVAL);
set_reset_data( CRL_APB_CSU_PLL_CTRL, CRL_APB_CSU_PLL_CTRL_DEFVAL);
set_reset_data( CRL_APB_PCAP_CTRL, CRL_APB_PCAP_CTRL_DEFVAL);
set_reset_data( CRL_APB_LPD_SWITCH_CTRL, CRL_APB_LPD_SWITCH_CTRL_DEFVAL);
set_reset_data( CRL_APB_LPD_LSBUS_CTRL, CRL_APB_LPD_LSBUS_CTRL_DEFVAL);
set_reset_data( CRL_APB_DBG_LPD_CTRL, CRL_APB_DBG_LPD_CTRL_DEFVAL);
set_reset_data( CRL_APB_NAND_REF_CTRL, CRL_APB_NAND_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_ADMA_REF_CTRL, CRL_APB_ADMA_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_PL0_REF_CTRL, CRL_APB_PL0_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_PL1_REF_CTRL, CRL_APB_PL1_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_PL2_REF_CTRL, CRL_APB_PL2_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_PL3_REF_CTRL, CRL_APB_PL3_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_PL0_THR_CTRL, CRL_APB_PL0_THR_CTRL_DEFVAL);
set_reset_data( CRL_APB_PL0_THR_CNT, CRL_APB_PL0_THR_CNT_DEFVAL);
set_reset_data( CRL_APB_PL1_THR_CTRL, CRL_APB_PL1_THR_CTRL_DEFVAL);
set_reset_data( CRL_APB_PL1_THR_CNT, CRL_APB_PL1_THR_CNT_DEFVAL);
set_reset_data( CRL_APB_PL2_THR_CTRL, CRL_APB_PL2_THR_CTRL_DEFVAL);
set_reset_data( CRL_APB_PL2_THR_CNT, CRL_APB_PL2_THR_CNT_DEFVAL);
set_reset_data( CRL_APB_PL3_THR_CTRL, CRL_APB_PL3_THR_CTRL_DEFVAL);
set_reset_data( CRL_APB_PL3_THR_CNT, CRL_APB_PL3_THR_CNT_DEFVAL);
set_reset_data( CRL_APB_GEM_TSU_REF_CTRL, CRL_APB_GEM_TSU_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_DLL_REF_CTRL, CRL_APB_DLL_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_AMS_REF_CTRL, CRL_APB_AMS_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_I2C0_REF_CTRL, CRL_APB_I2C0_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_I2C1_REF_CTRL, CRL_APB_I2C1_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_TIMESTAMP_REF_CTRL, CRL_APB_TIMESTAMP_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_SAFTEY_CHK, CRL_APB_SAFTEY_CHK_DEFVAL);
set_reset_data( CRL_APB_CLKMON_STATUS, CRL_APB_CLKMON_STATUS_DEFVAL);
set_reset_data( CRL_APB_CLKMON_ENABLE, CRL_APB_CLKMON_ENABLE_DEFVAL);
set_reset_data( CRL_APB_CLKMON_DISABLE, CRL_APB_CLKMON_DISABLE_DEFVAL);
set_reset_data( CRL_APB_CLKMON_TRIGGER, CRL_APB_CLKMON_TRIGGER_DEFVAL);
set_reset_data( CRL_APB_CHKR0_CLKA_UPPER, CRL_APB_CHKR0_CLKA_UPPER_DEFVAL);
set_reset_data( CRL_APB_CHKR0_CLKA_LOWER, CRL_APB_CHKR0_CLKA_LOWER_DEFVAL);
set_reset_data( CRL_APB_CHKR0_CLKB_CNT, CRL_APB_CHKR0_CLKB_CNT_DEFVAL);
set_reset_data( CRL_APB_CHKR0_CTRL, CRL_APB_CHKR0_CTRL_DEFVAL);
set_reset_data( CRL_APB_CHKR1_CLKA_UPPER, CRL_APB_CHKR1_CLKA_UPPER_DEFVAL);
set_reset_data( CRL_APB_CHKR1_CLKA_LOWER, CRL_APB_CHKR1_CLKA_LOWER_DEFVAL);
set_reset_data( CRL_APB_CHKR1_CLKB_CNT, CRL_APB_CHKR1_CLKB_CNT_DEFVAL);
set_reset_data( CRL_APB_CHKR1_CTRL, CRL_APB_CHKR1_CTRL_DEFVAL);
set_reset_data( CRL_APB_CHKR2_CLKA_UPPER, CRL_APB_CHKR2_CLKA_UPPER_DEFVAL);
set_reset_data( CRL_APB_CHKR2_CLKA_LOWER, CRL_APB_CHKR2_CLKA_LOWER_DEFVAL);
set_reset_data( CRL_APB_CHKR2_CLKB_CNT, CRL_APB_CHKR2_CLKB_CNT_DEFVAL);
set_reset_data( CRL_APB_CHKR2_CTRL, CRL_APB_CHKR2_CTRL_DEFVAL);
set_reset_data( CRL_APB_CHKR3_CLKA_UPPER, CRL_APB_CHKR3_CLKA_UPPER_DEFVAL);
set_reset_data( CRL_APB_CHKR3_CLKA_LOWER, CRL_APB_CHKR3_CLKA_LOWER_DEFVAL);
set_reset_data( CRL_APB_CHKR3_CLKB_CNT, CRL_APB_CHKR3_CLKB_CNT_DEFVAL);
set_reset_data( CRL_APB_CHKR3_CTRL, CRL_APB_CHKR3_CTRL_DEFVAL);
set_reset_data( CRL_APB_CHKR4_CLKA_UPPER, CRL_APB_CHKR4_CLKA_UPPER_DEFVAL);
set_reset_data( CRL_APB_CHKR4_CLKA_LOWER, CRL_APB_CHKR4_CLKA_LOWER_DEFVAL);
set_reset_data( CRL_APB_CHKR4_CLKB_CNT, CRL_APB_CHKR4_CLKB_CNT_DEFVAL);
set_reset_data( CRL_APB_CHKR4_CTRL, CRL_APB_CHKR4_CTRL_DEFVAL);
set_reset_data( CRL_APB_CHKR5_CLKA_UPPER, CRL_APB_CHKR5_CLKA_UPPER_DEFVAL);
set_reset_data( CRL_APB_CHKR5_CLKA_LOWER, CRL_APB_CHKR5_CLKA_LOWER_DEFVAL);
set_reset_data( CRL_APB_CHKR5_CLKB_CNT, CRL_APB_CHKR5_CLKB_CNT_DEFVAL);
set_reset_data( CRL_APB_CHKR5_CTRL, CRL_APB_CHKR5_CTRL_DEFVAL);
set_reset_data( CRL_APB_CHKR6_CLKA_UPPER, CRL_APB_CHKR6_CLKA_UPPER_DEFVAL);
set_reset_data( CRL_APB_CHKR6_CLKA_LOWER, CRL_APB_CHKR6_CLKA_LOWER_DEFVAL);
set_reset_data( CRL_APB_CHKR6_CLKB_CNT, CRL_APB_CHKR6_CLKB_CNT_DEFVAL);
set_reset_data( CRL_APB_CHKR6_CTRL, CRL_APB_CHKR6_CTRL_DEFVAL);
set_reset_data( CRL_APB_CHKR7_CLKA_UPPER, CRL_APB_CHKR7_CLKA_UPPER_DEFVAL);
set_reset_data( CRL_APB_CHKR7_CLKA_LOWER, CRL_APB_CHKR7_CLKA_LOWER_DEFVAL);
set_reset_data( CRL_APB_CHKR7_CLKB_CNT, CRL_APB_CHKR7_CLKB_CNT_DEFVAL);
set_reset_data( CRL_APB_CHKR7_CTRL, CRL_APB_CHKR7_CTRL_DEFVAL);
set_reset_data( CRL_APB_PICDEBUG_TEMP_CTRL, CRL_APB_PICDEBUG_TEMP_CTRL_DEFVAL);
set_reset_data( CRL_APB_PICDEBUG_REF_CTRL, CRL_APB_PICDEBUG_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_PICDEBUG_CTRL, CRL_APB_PICDEBUG_CTRL_DEFVAL);
set_reset_data( CRL_APB_PICDEBUG_LCNT, CRL_APB_PICDEBUG_LCNT_DEFVAL);
set_reset_data( CRL_APB_PICDEBUG_UCNT, CRL_APB_PICDEBUG_UCNT_DEFVAL);
set_reset_data( CRL_APB_USB3_DUAL_SCAN_CTRL, CRL_APB_USB3_DUAL_SCAN_CTRL_DEFVAL);
set_reset_data( CRL_APB_DFT_OSC_REF_CTRL, CRL_APB_DFT_OSC_REF_CTRL_DEFVAL);
set_reset_data( CRL_APB_BOOT_MODE_USER, CRL_APB_BOOT_MODE_USER_DEFVAL);
set_reset_data( CRL_APB_BOOT_MODE_POR, CRL_APB_BOOT_MODE_POR_DEFVAL);
set_reset_data( CRL_APB_MIMIC_RST, CRL_APB_MIMIC_RST_DEFVAL);
set_reset_data( CRL_APB_RESET_CTRL, CRL_APB_RESET_CTRL_DEFVAL);
set_reset_data( CRL_APB_BLOCKONLY_RST, CRL_APB_BLOCKONLY_RST_DEFVAL);
set_reset_data( CRL_APB_RESET_REASON, CRL_APB_RESET_REASON_DEFVAL);
set_reset_data( CRL_APB_RST_LPD_IOU0, CRL_APB_RST_LPD_IOU0_DEFVAL);
set_reset_data( CRL_APB_RST_LPD_IOU1, CRL_APB_RST_LPD_IOU1_DEFVAL);
set_reset_data( CRL_APB_RST_LPD_IOU2, CRL_APB_RST_LPD_IOU2_DEFVAL);
set_reset_data( CRL_APB_RST_LPD_TOP, CRL_APB_RST_LPD_TOP_DEFVAL);
set_reset_data( CRL_APB_RST_LPD_DBG, CRL_APB_RST_LPD_DBG_DEFVAL);
set_reset_data( CRL_APB_BOOT_PIN_CTRL, CRL_APB_BOOT_PIN_CTRL_DEFVAL);
set_reset_data( CRL_APB_DED_IOB_CTRL0, CRL_APB_DED_IOB_CTRL0_DEFVAL);
set_reset_data( CRL_APB_DED_IOB_CTRL1, CRL_APB_DED_IOB_CTRL1_DEFVAL);
set_reset_data( CRL_APB_DED_IOB_CTRL2, CRL_APB_DED_IOB_CTRL2_DEFVAL);
set_reset_data( CRL_APB_DED_IOB_CTRL3, CRL_APB_DED_IOB_CTRL3_DEFVAL);
set_reset_data( CRL_APB_DED_IOB_CTRL4, CRL_APB_DED_IOB_CTRL4_DEFVAL);
set_reset_data( CRL_APB_DED_IOB_CTRL5, CRL_APB_DED_IOB_CTRL5_DEFVAL);
set_reset_data( CRL_APB_BANK3_CTRL0, CRL_APB_BANK3_CTRL0_DEFVAL);
set_reset_data( CRL_APB_BANK3_CTRL1, CRL_APB_BANK3_CTRL1_DEFVAL);
set_reset_data( CRL_APB_BANK3_CTRL2, CRL_APB_BANK3_CTRL2_DEFVAL);
set_reset_data( CRL_APB_BANK3_CTRL3, CRL_APB_BANK3_CTRL3_DEFVAL);
set_reset_data( CRL_APB_BANK3_CTRL4, CRL_APB_BANK3_CTRL4_DEFVAL);
set_reset_data( CRL_APB_BANK3_CTRL5, CRL_APB_BANK3_CTRL5_DEFVAL);
set_reset_data( CRL_APB_BANK3_STATUS, CRL_APB_BANK3_STATUS_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_SRC_ADDR, CSUDMA_CSUDMA_SRC_ADDR_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_SRC_SIZE, CSUDMA_CSUDMA_SRC_SIZE_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_SRC_STS, CSUDMA_CSUDMA_SRC_STS_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_SRC_CTRL, CSUDMA_CSUDMA_SRC_CTRL_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_SRC_CRC, CSUDMA_CSUDMA_SRC_CRC_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_SRC_I_STS, CSUDMA_CSUDMA_SRC_I_STS_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_SRC_I_EN, CSUDMA_CSUDMA_SRC_I_EN_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_SRC_I_DIS, CSUDMA_CSUDMA_SRC_I_DIS_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_SRC_CTRL2, CSUDMA_CSUDMA_SRC_CTRL2_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_SRC_ADDR_MSB, CSUDMA_CSUDMA_SRC_ADDR_MSB_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_DST_ADDR, CSUDMA_CSUDMA_DST_ADDR_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_DST_SIZE, CSUDMA_CSUDMA_DST_SIZE_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_DST_STS, CSUDMA_CSUDMA_DST_STS_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_DST_CTRL, CSUDMA_CSUDMA_DST_CTRL_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_DST_I_STS, CSUDMA_CSUDMA_DST_I_STS_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_DST_I_EN, CSUDMA_CSUDMA_DST_I_EN_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_DST_I_DIS, CSUDMA_CSUDMA_DST_I_DIS_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_DST_CTRL2, CSUDMA_CSUDMA_DST_CTRL2_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_DST_ADDR_MSB, CSUDMA_CSUDMA_DST_ADDR_MSB_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_SAFETY_CHK, CSUDMA_CSUDMA_SAFETY_CHK_DEFVAL);
set_reset_data( CSUDMA_CSUDMA_FUTURE_ECO, CSUDMA_CSUDMA_FUTURE_ECO_DEFVAL);
set_reset_data( CSU_IOMODULE_GPO1, CSU_IOMODULE_GPO1_DEFVAL);
set_reset_data( CSU_IOMODULE_GPO2, CSU_IOMODULE_GPO2_DEFVAL);
set_reset_data( CSU_IOMODULE_GPO3, CSU_IOMODULE_GPO3_DEFVAL);
set_reset_data( CSU_IOMODULE_GPI1, CSU_IOMODULE_GPI1_DEFVAL);
set_reset_data( CSU_IOMODULE_IRQ_STATUS, CSU_IOMODULE_IRQ_STATUS_DEFVAL);
set_reset_data( CSU_IOMODULE_IRQ_PENDING, CSU_IOMODULE_IRQ_PENDING_DEFVAL);
set_reset_data( CSU_IOMODULE_IRQ_ENABLE, CSU_IOMODULE_IRQ_ENABLE_DEFVAL);
set_reset_data( CSU_IOMODULE_IRQ_ACK, CSU_IOMODULE_IRQ_ACK_DEFVAL);
set_reset_data( CSU_IOMODULE_PIT1_PRELOAD, CSU_IOMODULE_PIT1_PRELOAD_DEFVAL);
set_reset_data( CSU_IOMODULE_PIT1_COUNTER, CSU_IOMODULE_PIT1_COUNTER_DEFVAL);
set_reset_data( CSU_IOMODULE_PIT1_CONTROL, CSU_IOMODULE_PIT1_CONTROL_DEFVAL);
set_reset_data( CSU_IOMODULE_PIT2_PRELOAD, CSU_IOMODULE_PIT2_PRELOAD_DEFVAL);
set_reset_data( CSU_IOMODULE_PIT2_COUNTER, CSU_IOMODULE_PIT2_COUNTER_DEFVAL);
set_reset_data( CSU_IOMODULE_PIT2_CONTROL, CSU_IOMODULE_PIT2_CONTROL_DEFVAL);
set_reset_data( CSU_LOCAL_SPB_MODE, CSU_LOCAL_SPB_MODE_DEFVAL);
set_reset_data( CSU_LOCAL_ROM_STATE, CSU_LOCAL_ROM_STATE_DEFVAL);
set_reset_data( CSU_LOCAL_CSU_ERROR, CSU_LOCAL_CSU_ERROR_DEFVAL);
set_reset_data( CSU_LOCAL_FATAL_CNT, CSU_LOCAL_FATAL_CNT_DEFVAL);
set_reset_data( CSU_LOCAL_BH_IMG_ATTR, CSU_LOCAL_BH_IMG_ATTR_DEFVAL);
set_reset_data( CSU_LOCAL_SYS_INTRPT, CSU_LOCAL_SYS_INTRPT_DEFVAL);
set_reset_data( CSU_LOCAL_SEC_LOCKDOWN, CSU_LOCAL_SEC_LOCKDOWN_DEFVAL);
set_reset_data( CSU_LOCAL_AXI_CTRL, CSU_LOCAL_AXI_CTRL_DEFVAL);
set_reset_data( CSU_LOCAL_AUTH_STATUS, CSU_LOCAL_AUTH_STATUS_DEFVAL);
set_reset_data( CSU_LOCAL_ENC_STATUS, CSU_LOCAL_ENC_STATUS_DEFVAL);
set_reset_data( CSU_LOCAL_SEC_REG_LOCK, CSU_LOCAL_SEC_REG_LOCK_DEFVAL);
set_reset_data( CSU_LOCAL_AES_KEY_LOCK, CSU_LOCAL_AES_KEY_LOCK_DEFVAL);
set_reset_data( CSU_LOCAL_DEV_KEY_SRC, CSU_LOCAL_DEV_KEY_SRC_DEFVAL);
set_reset_data( CSU_LOCAL_KEY_WRITE, CSU_LOCAL_KEY_WRITE_DEFVAL);
set_reset_data( CSU_LOCAL_BLK_KEY_DEC, CSU_LOCAL_BLK_KEY_DEC_DEFVAL);
set_reset_data( CSU_LOCAL_PL_ISO_CTRL, CSU_LOCAL_PL_ISO_CTRL_DEFVAL);
set_reset_data( CSU_LOCAL_PSTP_INIT, CSU_LOCAL_PSTP_INIT_DEFVAL);
set_reset_data( CSU_LOCAL_JTAG_MODE, CSU_LOCAL_JTAG_MODE_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_STATUS, CSU_LOCAL_PUF_STATUS_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_RESET, CSU_LOCAL_PUF_RESET_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_WORD, CSU_LOCAL_PUF_WORD_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_TM_CTRL, CSU_LOCAL_PUF_TM_CTRL_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_AUX, CSU_LOCAL_PUF_AUX_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_CHASH, CSU_LOCAL_PUF_CHASH_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_0, CSU_LOCAL_PUF_SYN_0_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_1, CSU_LOCAL_PUF_SYN_1_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_2, CSU_LOCAL_PUF_SYN_2_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_3, CSU_LOCAL_PUF_SYN_3_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_4, CSU_LOCAL_PUF_SYN_4_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_5, CSU_LOCAL_PUF_SYN_5_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_6, CSU_LOCAL_PUF_SYN_6_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_7, CSU_LOCAL_PUF_SYN_7_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_8, CSU_LOCAL_PUF_SYN_8_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_9, CSU_LOCAL_PUF_SYN_9_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_10, CSU_LOCAL_PUF_SYN_10_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_11, CSU_LOCAL_PUF_SYN_11_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_12, CSU_LOCAL_PUF_SYN_12_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_13, CSU_LOCAL_PUF_SYN_13_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_14, CSU_LOCAL_PUF_SYN_14_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_15, CSU_LOCAL_PUF_SYN_15_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_16, CSU_LOCAL_PUF_SYN_16_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_17, CSU_LOCAL_PUF_SYN_17_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_18, CSU_LOCAL_PUF_SYN_18_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_19, CSU_LOCAL_PUF_SYN_19_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_20, CSU_LOCAL_PUF_SYN_20_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_21, CSU_LOCAL_PUF_SYN_21_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_22, CSU_LOCAL_PUF_SYN_22_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_23, CSU_LOCAL_PUF_SYN_23_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_24, CSU_LOCAL_PUF_SYN_24_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_25, CSU_LOCAL_PUF_SYN_25_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_26, CSU_LOCAL_PUF_SYN_26_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_27, CSU_LOCAL_PUF_SYN_27_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_28, CSU_LOCAL_PUF_SYN_28_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_29, CSU_LOCAL_PUF_SYN_29_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_30, CSU_LOCAL_PUF_SYN_30_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_31, CSU_LOCAL_PUF_SYN_31_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_32, CSU_LOCAL_PUF_SYN_32_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_33, CSU_LOCAL_PUF_SYN_33_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_34, CSU_LOCAL_PUF_SYN_34_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_35, CSU_LOCAL_PUF_SYN_35_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_36, CSU_LOCAL_PUF_SYN_36_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_37, CSU_LOCAL_PUF_SYN_37_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_38, CSU_LOCAL_PUF_SYN_38_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_39, CSU_LOCAL_PUF_SYN_39_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_40, CSU_LOCAL_PUF_SYN_40_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_41, CSU_LOCAL_PUF_SYN_41_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_42, CSU_LOCAL_PUF_SYN_42_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_43, CSU_LOCAL_PUF_SYN_43_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_44, CSU_LOCAL_PUF_SYN_44_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_45, CSU_LOCAL_PUF_SYN_45_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_46, CSU_LOCAL_PUF_SYN_46_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_47, CSU_LOCAL_PUF_SYN_47_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_48, CSU_LOCAL_PUF_SYN_48_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_49, CSU_LOCAL_PUF_SYN_49_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_50, CSU_LOCAL_PUF_SYN_50_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_51, CSU_LOCAL_PUF_SYN_51_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_52, CSU_LOCAL_PUF_SYN_52_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_53, CSU_LOCAL_PUF_SYN_53_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_54, CSU_LOCAL_PUF_SYN_54_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_55, CSU_LOCAL_PUF_SYN_55_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_56, CSU_LOCAL_PUF_SYN_56_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_57, CSU_LOCAL_PUF_SYN_57_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_58, CSU_LOCAL_PUF_SYN_58_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_59, CSU_LOCAL_PUF_SYN_59_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_60, CSU_LOCAL_PUF_SYN_60_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_61, CSU_LOCAL_PUF_SYN_61_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_62, CSU_LOCAL_PUF_SYN_62_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_63, CSU_LOCAL_PUF_SYN_63_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_64, CSU_LOCAL_PUF_SYN_64_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_65, CSU_LOCAL_PUF_SYN_65_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_66, CSU_LOCAL_PUF_SYN_66_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_67, CSU_LOCAL_PUF_SYN_67_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_68, CSU_LOCAL_PUF_SYN_68_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_69, CSU_LOCAL_PUF_SYN_69_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_70, CSU_LOCAL_PUF_SYN_70_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_71, CSU_LOCAL_PUF_SYN_71_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_72, CSU_LOCAL_PUF_SYN_72_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_73, CSU_LOCAL_PUF_SYN_73_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_74, CSU_LOCAL_PUF_SYN_74_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_75, CSU_LOCAL_PUF_SYN_75_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_76, CSU_LOCAL_PUF_SYN_76_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_77, CSU_LOCAL_PUF_SYN_77_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_78, CSU_LOCAL_PUF_SYN_78_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_79, CSU_LOCAL_PUF_SYN_79_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_80, CSU_LOCAL_PUF_SYN_80_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_81, CSU_LOCAL_PUF_SYN_81_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_82, CSU_LOCAL_PUF_SYN_82_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_83, CSU_LOCAL_PUF_SYN_83_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_84, CSU_LOCAL_PUF_SYN_84_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_85, CSU_LOCAL_PUF_SYN_85_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_86, CSU_LOCAL_PUF_SYN_86_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_87, CSU_LOCAL_PUF_SYN_87_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_88, CSU_LOCAL_PUF_SYN_88_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_89, CSU_LOCAL_PUF_SYN_89_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_90, CSU_LOCAL_PUF_SYN_90_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_91, CSU_LOCAL_PUF_SYN_91_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_92, CSU_LOCAL_PUF_SYN_92_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_93, CSU_LOCAL_PUF_SYN_93_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_94, CSU_LOCAL_PUF_SYN_94_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_95, CSU_LOCAL_PUF_SYN_95_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_96, CSU_LOCAL_PUF_SYN_96_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_97, CSU_LOCAL_PUF_SYN_97_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_98, CSU_LOCAL_PUF_SYN_98_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_99, CSU_LOCAL_PUF_SYN_99_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_100, CSU_LOCAL_PUF_SYN_100_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_101, CSU_LOCAL_PUF_SYN_101_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_102, CSU_LOCAL_PUF_SYN_102_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_103, CSU_LOCAL_PUF_SYN_103_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_104, CSU_LOCAL_PUF_SYN_104_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_105, CSU_LOCAL_PUF_SYN_105_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_106, CSU_LOCAL_PUF_SYN_106_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_107, CSU_LOCAL_PUF_SYN_107_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_108, CSU_LOCAL_PUF_SYN_108_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_109, CSU_LOCAL_PUF_SYN_109_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_110, CSU_LOCAL_PUF_SYN_110_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_111, CSU_LOCAL_PUF_SYN_111_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_112, CSU_LOCAL_PUF_SYN_112_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_113, CSU_LOCAL_PUF_SYN_113_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_114, CSU_LOCAL_PUF_SYN_114_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_115, CSU_LOCAL_PUF_SYN_115_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_116, CSU_LOCAL_PUF_SYN_116_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_117, CSU_LOCAL_PUF_SYN_117_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_118, CSU_LOCAL_PUF_SYN_118_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_119, CSU_LOCAL_PUF_SYN_119_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_120, CSU_LOCAL_PUF_SYN_120_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_121, CSU_LOCAL_PUF_SYN_121_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_122, CSU_LOCAL_PUF_SYN_122_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_123, CSU_LOCAL_PUF_SYN_123_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_124, CSU_LOCAL_PUF_SYN_124_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_125, CSU_LOCAL_PUF_SYN_125_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_126, CSU_LOCAL_PUF_SYN_126_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_127, CSU_LOCAL_PUF_SYN_127_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_128, CSU_LOCAL_PUF_SYN_128_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_129, CSU_LOCAL_PUF_SYN_129_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_130, CSU_LOCAL_PUF_SYN_130_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_131, CSU_LOCAL_PUF_SYN_131_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_132, CSU_LOCAL_PUF_SYN_132_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_133, CSU_LOCAL_PUF_SYN_133_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_134, CSU_LOCAL_PUF_SYN_134_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_135, CSU_LOCAL_PUF_SYN_135_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_136, CSU_LOCAL_PUF_SYN_136_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_137, CSU_LOCAL_PUF_SYN_137_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_138, CSU_LOCAL_PUF_SYN_138_DEFVAL);
set_reset_data( CSU_LOCAL_PUF_SYN_139, CSU_LOCAL_PUF_SYN_139_DEFVAL);
set_reset_data( CSU_LOCAL_SPB_TEST, CSU_LOCAL_SPB_TEST_DEFVAL);
set_reset_data( CSU_LOCAL_SPB_ECO, CSU_LOCAL_SPB_ECO_DEFVAL);
set_reset_data( CSU_CSU_STATUS, CSU_CSU_STATUS_DEFVAL);
set_reset_data( CSU_CSU_CTRL, CSU_CSU_CTRL_DEFVAL);
set_reset_data( CSU_CSU_SSS_CFG, CSU_CSU_SSS_CFG_DEFVAL);
set_reset_data( CSU_CSU_DMA_RESET, CSU_CSU_DMA_RESET_DEFVAL);
set_reset_data( CSU_CSU_MULTI_BOOT, CSU_CSU_MULTI_BOOT_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_TRIG, CSU_CSU_TAMPER_TRIG_DEFVAL);
set_reset_data( CSU_CSU_FT_STATUS, CSU_CSU_FT_STATUS_DEFVAL);
set_reset_data( CSU_CSU_ISR, CSU_CSU_ISR_DEFVAL);
set_reset_data( CSU_CSU_IMR, CSU_CSU_IMR_DEFVAL);
set_reset_data( CSU_CSU_IER, CSU_CSU_IER_DEFVAL);
set_reset_data( CSU_CSU_IDR, CSU_CSU_IDR_DEFVAL);
set_reset_data( CSU_JTAG_CHAIN_CFG, CSU_JTAG_CHAIN_CFG_DEFVAL);
set_reset_data( CSU_JTAG_CHAIN_STATUS, CSU_JTAG_CHAIN_STATUS_DEFVAL);
set_reset_data( CSU_JTAG_SEC, CSU_JTAG_SEC_DEFVAL);
set_reset_data( CSU_JTAG_DAP_CFG, CSU_JTAG_DAP_CFG_DEFVAL);
set_reset_data( CSU_IDCODE, CSU_IDCODE_DEFVAL);
set_reset_data( CSU_VERSION, CSU_VERSION_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_0, CSU_CSU_ROM_DIGEST_0_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_1, CSU_CSU_ROM_DIGEST_1_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_2, CSU_CSU_ROM_DIGEST_2_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_3, CSU_CSU_ROM_DIGEST_3_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_4, CSU_CSU_ROM_DIGEST_4_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_5, CSU_CSU_ROM_DIGEST_5_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_6, CSU_CSU_ROM_DIGEST_6_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_7, CSU_CSU_ROM_DIGEST_7_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_8, CSU_CSU_ROM_DIGEST_8_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_9, CSU_CSU_ROM_DIGEST_9_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_10, CSU_CSU_ROM_DIGEST_10_DEFVAL);
set_reset_data( CSU_CSU_ROM_DIGEST_11, CSU_CSU_ROM_DIGEST_11_DEFVAL);
set_reset_data( CSU_SCRATCH_0, CSU_SCRATCH_0_DEFVAL);
set_reset_data( CSU_SCRATCH_1, CSU_SCRATCH_1_DEFVAL);
set_reset_data( CSU_SCRATCH_2, CSU_SCRATCH_2_DEFVAL);
set_reset_data( CSU_SCRATCH_3, CSU_SCRATCH_3_DEFVAL);
set_reset_data( CSU_SCRATCH_4, CSU_SCRATCH_4_DEFVAL);
set_reset_data( CSU_SCRATCH_5, CSU_SCRATCH_5_DEFVAL);
set_reset_data( CSU_SCRATCH_6, CSU_SCRATCH_6_DEFVAL);
set_reset_data( CSU_SCRATCH_7, CSU_SCRATCH_7_DEFVAL);
set_reset_data( CSU_AES_STATUS, CSU_AES_STATUS_DEFVAL);
set_reset_data( CSU_AES_KEY_SRC, CSU_AES_KEY_SRC_DEFVAL);
set_reset_data( CSU_AES_KEY_LOAD, CSU_AES_KEY_LOAD_DEFVAL);
set_reset_data( CSU_AES_START_MSG, CSU_AES_START_MSG_DEFVAL);
set_reset_data( CSU_AES_RESET, CSU_AES_RESET_DEFVAL);
set_reset_data( CSU_AES_KEY_CLEAR, CSU_AES_KEY_CLEAR_DEFVAL);
set_reset_data( CSU_AES_CFG, CSU_AES_CFG_DEFVAL);
set_reset_data( CSU_AES_KUP_WR, CSU_AES_KUP_WR_DEFVAL);
set_reset_data( CSU_AES_KUP_0, CSU_AES_KUP_0_DEFVAL);
set_reset_data( CSU_AES_KUP_1, CSU_AES_KUP_1_DEFVAL);
set_reset_data( CSU_AES_KUP_2, CSU_AES_KUP_2_DEFVAL);
set_reset_data( CSU_AES_KUP_3, CSU_AES_KUP_3_DEFVAL);
set_reset_data( CSU_AES_KUP_4, CSU_AES_KUP_4_DEFVAL);
set_reset_data( CSU_AES_KUP_5, CSU_AES_KUP_5_DEFVAL);
set_reset_data( CSU_AES_KUP_6, CSU_AES_KUP_6_DEFVAL);
set_reset_data( CSU_AES_KUP_7, CSU_AES_KUP_7_DEFVAL);
set_reset_data( CSU_AES_IV_0, CSU_AES_IV_0_DEFVAL);
set_reset_data( CSU_AES_IV_1, CSU_AES_IV_1_DEFVAL);
set_reset_data( CSU_AES_IV_2, CSU_AES_IV_2_DEFVAL);
set_reset_data( CSU_AES_IV_3, CSU_AES_IV_3_DEFVAL);
set_reset_data( CSU_SHA_START, CSU_SHA_START_DEFVAL);
set_reset_data( CSU_SHA_RESET, CSU_SHA_RESET_DEFVAL);
set_reset_data( CSU_SHA_DONE, CSU_SHA_DONE_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_0, CSU_SHA_DIGEST_0_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_1, CSU_SHA_DIGEST_1_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_2, CSU_SHA_DIGEST_2_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_3, CSU_SHA_DIGEST_3_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_4, CSU_SHA_DIGEST_4_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_5, CSU_SHA_DIGEST_5_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_6, CSU_SHA_DIGEST_6_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_7, CSU_SHA_DIGEST_7_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_8, CSU_SHA_DIGEST_8_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_9, CSU_SHA_DIGEST_9_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_10, CSU_SHA_DIGEST_10_DEFVAL);
set_reset_data( CSU_SHA_DIGEST_11, CSU_SHA_DIGEST_11_DEFVAL);
set_reset_data( CSU_PCAP_PROG, CSU_PCAP_PROG_DEFVAL);
set_reset_data( CSU_PCAP_RDWR, CSU_PCAP_RDWR_DEFVAL);
set_reset_data( CSU_PCAP_CTRL, CSU_PCAP_CTRL_DEFVAL);
set_reset_data( CSU_PCAP_RESET, CSU_PCAP_RESET_DEFVAL);
set_reset_data( CSU_PCAP_STATUS, CSU_PCAP_STATUS_DEFVAL);
set_reset_data( CSU_PUF_CMD, CSU_PUF_CMD_DEFVAL);
set_reset_data( CSU_PUF_CFG0, CSU_PUF_CFG0_DEFVAL);
set_reset_data( CSU_PUF_CFG1, CSU_PUF_CFG1_DEFVAL);
set_reset_data( CSU_PUF_SHUT, CSU_PUF_SHUT_DEFVAL);
set_reset_data( CSU_PUF_STATUS, CSU_PUF_STATUS_DEFVAL);
set_reset_data( CSU_PUF_DBG, CSU_PUF_DBG_DEFVAL);
set_reset_data( CSU_PUF_WORD, CSU_PUF_WORD_DEFVAL);
set_reset_data( CSU_PUF_TM_STATUS, CSU_PUF_TM_STATUS_DEFVAL);
set_reset_data( CSU_PUF_TM_UL, CSU_PUF_TM_UL_DEFVAL);
set_reset_data( CSU_PUF_TM_LL, CSU_PUF_TM_LL_DEFVAL);
set_reset_data( CSU_PUF_TM_SW, CSU_PUF_TM_SW_DEFVAL);
set_reset_data( CSU_PUF_TM_TR, CSU_PUF_TM_TR_DEFVAL);
set_reset_data( CSU_TAMPER_STATUS, CSU_TAMPER_STATUS_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_0, CSU_CSU_TAMPER_0_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_1, CSU_CSU_TAMPER_1_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_2, CSU_CSU_TAMPER_2_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_3, CSU_CSU_TAMPER_3_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_4, CSU_CSU_TAMPER_4_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_5, CSU_CSU_TAMPER_5_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_6, CSU_CSU_TAMPER_6_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_7, CSU_CSU_TAMPER_7_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_8, CSU_CSU_TAMPER_8_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_9, CSU_CSU_TAMPER_9_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_10, CSU_CSU_TAMPER_10_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_11, CSU_CSU_TAMPER_11_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_12, CSU_CSU_TAMPER_12_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_13, CSU_CSU_TAMPER_13_DEFVAL);
set_reset_data( CSU_CSU_TAMPER_14, CSU_CSU_TAMPER_14_DEFVAL);
set_reset_data( CSU_CSU_RAM_CFG, CSU_CSU_RAM_CFG_DEFVAL);
set_reset_data( CSU_CSU_ROM_CFG, CSU_CSU_ROM_CFG_DEFVAL);
set_reset_data( CSU_TEST_CSU_CTRL, CSU_TEST_CSU_CTRL_DEFVAL);
set_reset_data( CSU_CSU_ECO_0, CSU_CSU_ECO_0_DEFVAL);
set_reset_data( CSU_CSU_ECO_1, CSU_CSU_ECO_1_DEFVAL);
set_reset_data( CSU_CSU_ECO_2, CSU_CSU_ECO_2_DEFVAL);
set_reset_data( CSU_TMR_SPB_STATUS, CSU_TMR_SPB_STATUS_DEFVAL);
set_reset_data( CSU_TMR_SEC_STATUS, CSU_TMR_SEC_STATUS_DEFVAL);
set_reset_data( CSU_TMR_CSU_ERROR, CSU_TMR_CSU_ERROR_DEFVAL);
set_reset_data( CSU_TMR_ROM_STATE, CSU_TMR_ROM_STATE_DEFVAL);
set_reset_data( CSU_TMR_TMR_AES_LOCK, CSU_TMR_TMR_AES_LOCK_DEFVAL);
set_reset_data( CSU_TMR_DEV_KEY_SRC, CSU_TMR_DEV_KEY_SRC_DEFVAL);
set_reset_data( CSU_TMR_AES_KEY_WR, CSU_TMR_AES_KEY_WR_DEFVAL);
set_reset_data( CSU_TMR_AES_PRVT, CSU_TMR_AES_PRVT_DEFVAL);
set_reset_data( CSU_TMR_CSU_SPB_ECO, CSU_TMR_CSU_SPB_ECO_DEFVAL);
set_reset_data( CSU_TMR_SPB_TEST, CSU_TMR_SPB_TEST_DEFVAL);
set_reset_data( CSU_WDT_MODE, CSU_WDT_MODE_DEFVAL);
set_reset_data( CSU_WDT_CONTROL, CSU_WDT_CONTROL_DEFVAL);
set_reset_data( CSU_WDT_RESTART, CSU_WDT_RESTART_DEFVAL);
set_reset_data( CSU_WDT_STATUS, CSU_WDT_STATUS_DEFVAL);
set_reset_data( DDRC_MSTR, DDRC_MSTR_DEFVAL);
set_reset_data( DDRC_STAT, DDRC_STAT_DEFVAL);
set_reset_data( DDRC_MRCTRL0, DDRC_MRCTRL0_DEFVAL);
set_reset_data( DDRC_MRCTRL1, DDRC_MRCTRL1_DEFVAL);
set_reset_data( DDRC_MRSTAT, DDRC_MRSTAT_DEFVAL);
set_reset_data( DDRC_MRCTRL2, DDRC_MRCTRL2_DEFVAL);
set_reset_data( DDRC_DERATEEN, DDRC_DERATEEN_DEFVAL);
set_reset_data( DDRC_DERATEINT, DDRC_DERATEINT_DEFVAL);
set_reset_data( DDRC_PWRCTL, DDRC_PWRCTL_DEFVAL);
set_reset_data( DDRC_PWRTMG, DDRC_PWRTMG_DEFVAL);
set_reset_data( DDRC_HWLPCTL, DDRC_HWLPCTL_DEFVAL);
set_reset_data( DDRC_RFSHCTL0, DDRC_RFSHCTL0_DEFVAL);
set_reset_data( DDRC_RFSHCTL1, DDRC_RFSHCTL1_DEFVAL);
set_reset_data( DDRC_RFSHCTL3, DDRC_RFSHCTL3_DEFVAL);
set_reset_data( DDRC_RFSHTMG, DDRC_RFSHTMG_DEFVAL);
set_reset_data( DDRC_ECCCFG0, DDRC_ECCCFG0_DEFVAL);
set_reset_data( DDRC_ECCCFG1, DDRC_ECCCFG1_DEFVAL);
set_reset_data( DDRC_ECCSTAT, DDRC_ECCSTAT_DEFVAL);
set_reset_data( DDRC_ECCCLR, DDRC_ECCCLR_DEFVAL);
set_reset_data( DDRC_ECCERRCNT, DDRC_ECCERRCNT_DEFVAL);
set_reset_data( DDRC_ECCCADDR0, DDRC_ECCCADDR0_DEFVAL);
set_reset_data( DDRC_ECCCADDR1, DDRC_ECCCADDR1_DEFVAL);
set_reset_data( DDRC_ECCCSYN0, DDRC_ECCCSYN0_DEFVAL);
set_reset_data( DDRC_ECCCSYN1, DDRC_ECCCSYN1_DEFVAL);
set_reset_data( DDRC_ECCCSYN2, DDRC_ECCCSYN2_DEFVAL);
set_reset_data( DDRC_ECCBITMASK0, DDRC_ECCBITMASK0_DEFVAL);
set_reset_data( DDRC_ECCBITMASK1, DDRC_ECCBITMASK1_DEFVAL);
set_reset_data( DDRC_ECCBITMASK2, DDRC_ECCBITMASK2_DEFVAL);
set_reset_data( DDRC_ECCUADDR0, DDRC_ECCUADDR0_DEFVAL);
set_reset_data( DDRC_ECCUADDR1, DDRC_ECCUADDR1_DEFVAL);
set_reset_data( DDRC_ECCUSYN0, DDRC_ECCUSYN0_DEFVAL);
set_reset_data( DDRC_ECCUSYN1, DDRC_ECCUSYN1_DEFVAL);
set_reset_data( DDRC_ECCUSYN2, DDRC_ECCUSYN2_DEFVAL);
set_reset_data( DDRC_ECCPOISONADDR0, DDRC_ECCPOISONADDR0_DEFVAL);
set_reset_data( DDRC_ECCPOISONADDR1, DDRC_ECCPOISONADDR1_DEFVAL);
set_reset_data( DDRC_CRCPARCTL0, DDRC_CRCPARCTL0_DEFVAL);
set_reset_data( DDRC_CRCPARCTL1, DDRC_CRCPARCTL1_DEFVAL);
set_reset_data( DDRC_CRCPARCTL2, DDRC_CRCPARCTL2_DEFVAL);
set_reset_data( DDRC_CRCPARSTAT, DDRC_CRCPARSTAT_DEFVAL);
set_reset_data( DDRC_INIT0, DDRC_INIT0_DEFVAL);
set_reset_data( DDRC_INIT1, DDRC_INIT1_DEFVAL);
set_reset_data( DDRC_INIT2, DDRC_INIT2_DEFVAL);
set_reset_data( DDRC_INIT3, DDRC_INIT3_DEFVAL);
set_reset_data( DDRC_INIT4, DDRC_INIT4_DEFVAL);
set_reset_data( DDRC_INIT5, DDRC_INIT5_DEFVAL);
set_reset_data( DDRC_INIT6, DDRC_INIT6_DEFVAL);
set_reset_data( DDRC_INIT7, DDRC_INIT7_DEFVAL);
set_reset_data( DDRC_DIMMCTL, DDRC_DIMMCTL_DEFVAL);
set_reset_data( DDRC_RANKCTL, DDRC_RANKCTL_DEFVAL);
set_reset_data( DDRC_DRAMTMG0, DDRC_DRAMTMG0_DEFVAL);
set_reset_data( DDRC_DRAMTMG1, DDRC_DRAMTMG1_DEFVAL);
set_reset_data( DDRC_DRAMTMG2, DDRC_DRAMTMG2_DEFVAL);
set_reset_data( DDRC_DRAMTMG3, DDRC_DRAMTMG3_DEFVAL);
set_reset_data( DDRC_DRAMTMG4, DDRC_DRAMTMG4_DEFVAL);
set_reset_data( DDRC_DRAMTMG5, DDRC_DRAMTMG5_DEFVAL);
set_reset_data( DDRC_DRAMTMG6, DDRC_DRAMTMG6_DEFVAL);
set_reset_data( DDRC_DRAMTMG7, DDRC_DRAMTMG7_DEFVAL);
set_reset_data( DDRC_DRAMTMG8, DDRC_DRAMTMG8_DEFVAL);
set_reset_data( DDRC_DRAMTMG9, DDRC_DRAMTMG9_DEFVAL);
set_reset_data( DDRC_DRAMTMG10, DDRC_DRAMTMG10_DEFVAL);
set_reset_data( DDRC_DRAMTMG11, DDRC_DRAMTMG11_DEFVAL);
set_reset_data( DDRC_DRAMTMG12, DDRC_DRAMTMG12_DEFVAL);
set_reset_data( DDRC_DRAMTMG13, DDRC_DRAMTMG13_DEFVAL);
set_reset_data( DDRC_DRAMTMG14, DDRC_DRAMTMG14_DEFVAL);
set_reset_data( DDRC_ZQCTL0, DDRC_ZQCTL0_DEFVAL);
set_reset_data( DDRC_ZQCTL1, DDRC_ZQCTL1_DEFVAL);
set_reset_data( DDRC_ZQCTL2, DDRC_ZQCTL2_DEFVAL);
set_reset_data( DDRC_ZQSTAT, DDRC_ZQSTAT_DEFVAL);
set_reset_data( DDRC_DFITMG0, DDRC_DFITMG0_DEFVAL);
set_reset_data( DDRC_DFITMG1, DDRC_DFITMG1_DEFVAL);
set_reset_data( DDRC_DFILPCFG0, DDRC_DFILPCFG0_DEFVAL);
set_reset_data( DDRC_DFILPCFG1, DDRC_DFILPCFG1_DEFVAL);
set_reset_data( DDRC_DFIUPD0, DDRC_DFIUPD0_DEFVAL);
set_reset_data( DDRC_DFIUPD1, DDRC_DFIUPD1_DEFVAL);
set_reset_data( DDRC_DFIUPD2, DDRC_DFIUPD2_DEFVAL);
set_reset_data( DDRC_DFIMISC, DDRC_DFIMISC_DEFVAL);
set_reset_data( DDRC_DFITMG2, DDRC_DFITMG2_DEFVAL);
set_reset_data( DDRC_DBICTL, DDRC_DBICTL_DEFVAL);
set_reset_data( DDRC_ADDRMAP0, DDRC_ADDRMAP0_DEFVAL);
set_reset_data( DDRC_ADDRMAP1, DDRC_ADDRMAP1_DEFVAL);
set_reset_data( DDRC_ADDRMAP2, DDRC_ADDRMAP2_DEFVAL);
set_reset_data( DDRC_ADDRMAP3, DDRC_ADDRMAP3_DEFVAL);
set_reset_data( DDRC_ADDRMAP4, DDRC_ADDRMAP4_DEFVAL);
set_reset_data( DDRC_ADDRMAP5, DDRC_ADDRMAP5_DEFVAL);
set_reset_data( DDRC_ADDRMAP6, DDRC_ADDRMAP6_DEFVAL);
set_reset_data( DDRC_ADDRMAP7, DDRC_ADDRMAP7_DEFVAL);
set_reset_data( DDRC_ADDRMAP8, DDRC_ADDRMAP8_DEFVAL);
set_reset_data( DDRC_ADDRMAP9, DDRC_ADDRMAP9_DEFVAL);
set_reset_data( DDRC_ADDRMAP10, DDRC_ADDRMAP10_DEFVAL);
set_reset_data( DDRC_ADDRMAP11, DDRC_ADDRMAP11_DEFVAL);
set_reset_data( DDRC_ODTCFG, DDRC_ODTCFG_DEFVAL);
set_reset_data( DDRC_ODTMAP, DDRC_ODTMAP_DEFVAL);
set_reset_data( DDRC_SCHED, DDRC_SCHED_DEFVAL);
set_reset_data( DDRC_SCHED1, DDRC_SCHED1_DEFVAL);
set_reset_data( DDRC_PERFHPR1, DDRC_PERFHPR1_DEFVAL);
set_reset_data( DDRC_PERFLPR1, DDRC_PERFLPR1_DEFVAL);
set_reset_data( DDRC_PERFWR1, DDRC_PERFWR1_DEFVAL);
set_reset_data( DDRC_PERFVPR1, DDRC_PERFVPR1_DEFVAL);
set_reset_data( DDRC_PERFVPW1, DDRC_PERFVPW1_DEFVAL);
set_reset_data( DDRC_DQMAP0, DDRC_DQMAP0_DEFVAL);
set_reset_data( DDRC_DQMAP1, DDRC_DQMAP1_DEFVAL);
set_reset_data( DDRC_DQMAP2, DDRC_DQMAP2_DEFVAL);
set_reset_data( DDRC_DQMAP3, DDRC_DQMAP3_DEFVAL);
set_reset_data( DDRC_DQMAP4, DDRC_DQMAP4_DEFVAL);
set_reset_data( DDRC_DQMAP5, DDRC_DQMAP5_DEFVAL);
set_reset_data( DDRC_DBG0, DDRC_DBG0_DEFVAL);
set_reset_data( DDRC_DBG1, DDRC_DBG1_DEFVAL);
set_reset_data( DDRC_DBGCAM, DDRC_DBGCAM_DEFVAL);
set_reset_data( DDRC_DBGCMD, DDRC_DBGCMD_DEFVAL);
set_reset_data( DDRC_DBGSTAT, DDRC_DBGSTAT_DEFVAL);
set_reset_data( DDRC_SWCTL, DDRC_SWCTL_DEFVAL);
set_reset_data( DDRC_SWSTAT, DDRC_SWSTAT_DEFVAL);
set_reset_data( DDRC_POISONCFG, DDRC_POISONCFG_DEFVAL);
set_reset_data( DDRC_POISONSTAT, DDRC_POISONSTAT_DEFVAL);
set_reset_data( DDRC_PSTAT, DDRC_PSTAT_DEFVAL);
set_reset_data( DDRC_PCCFG, DDRC_PCCFG_DEFVAL);
set_reset_data( DDRC_PCFGR_0, DDRC_PCFGR_0_DEFVAL);
set_reset_data( DDRC_PCFGW_0, DDRC_PCFGW_0_DEFVAL);
set_reset_data( DDRC_PCTRL_0, DDRC_PCTRL_0_DEFVAL);
set_reset_data( DDRC_PCFGQOS0_0, DDRC_PCFGQOS0_0_DEFVAL);
set_reset_data( DDRC_PCFGQOS1_0, DDRC_PCFGQOS1_0_DEFVAL);
set_reset_data( DDRC_PCFGWQOS0_0, DDRC_PCFGWQOS0_0_DEFVAL);
set_reset_data( DDRC_PCFGWQOS1_0, DDRC_PCFGWQOS1_0_DEFVAL);
set_reset_data( DDRC_PCFGR_1, DDRC_PCFGR_1_DEFVAL);
set_reset_data( DDRC_PCFGW_1, DDRC_PCFGW_1_DEFVAL);
set_reset_data( DDRC_PCTRL_1, DDRC_PCTRL_1_DEFVAL);
set_reset_data( DDRC_PCFGQOS0_1, DDRC_PCFGQOS0_1_DEFVAL);
set_reset_data( DDRC_PCFGQOS1_1, DDRC_PCFGQOS1_1_DEFVAL);
set_reset_data( DDRC_PCFGWQOS0_1, DDRC_PCFGWQOS0_1_DEFVAL);
set_reset_data( DDRC_PCFGWQOS1_1, DDRC_PCFGWQOS1_1_DEFVAL);
set_reset_data( DDRC_PCFGR_2, DDRC_PCFGR_2_DEFVAL);
set_reset_data( DDRC_PCFGW_2, DDRC_PCFGW_2_DEFVAL);
set_reset_data( DDRC_PCTRL_2, DDRC_PCTRL_2_DEFVAL);
set_reset_data( DDRC_PCFGQOS0_2, DDRC_PCFGQOS0_2_DEFVAL);
set_reset_data( DDRC_PCFGQOS1_2, DDRC_PCFGQOS1_2_DEFVAL);
set_reset_data( DDRC_PCFGWQOS0_2, DDRC_PCFGWQOS0_2_DEFVAL);
set_reset_data( DDRC_PCFGWQOS1_2, DDRC_PCFGWQOS1_2_DEFVAL);
set_reset_data( DDRC_PCFGR_3, DDRC_PCFGR_3_DEFVAL);
set_reset_data( DDRC_PCFGW_3, DDRC_PCFGW_3_DEFVAL);
set_reset_data( DDRC_PCTRL_3, DDRC_PCTRL_3_DEFVAL);
set_reset_data( DDRC_PCFGQOS0_3, DDRC_PCFGQOS0_3_DEFVAL);
set_reset_data( DDRC_PCFGQOS1_3, DDRC_PCFGQOS1_3_DEFVAL);
set_reset_data( DDRC_PCFGWQOS0_3, DDRC_PCFGWQOS0_3_DEFVAL);
set_reset_data( DDRC_PCFGWQOS1_3, DDRC_PCFGWQOS1_3_DEFVAL);
set_reset_data( DDRC_PCFGR_4, DDRC_PCFGR_4_DEFVAL);
set_reset_data( DDRC_PCFGW_4, DDRC_PCFGW_4_DEFVAL);
set_reset_data( DDRC_PCTRL_4, DDRC_PCTRL_4_DEFVAL);
set_reset_data( DDRC_PCFGQOS0_4, DDRC_PCFGQOS0_4_DEFVAL);
set_reset_data( DDRC_PCFGQOS1_4, DDRC_PCFGQOS1_4_DEFVAL);
set_reset_data( DDRC_PCFGWQOS0_4, DDRC_PCFGWQOS0_4_DEFVAL);
set_reset_data( DDRC_PCFGWQOS1_4, DDRC_PCFGWQOS1_4_DEFVAL);
set_reset_data( DDRC_PCFGR_5, DDRC_PCFGR_5_DEFVAL);
set_reset_data( DDRC_PCFGW_5, DDRC_PCFGW_5_DEFVAL);
set_reset_data( DDRC_PCTRL_5, DDRC_PCTRL_5_DEFVAL);
set_reset_data( DDRC_PCFGQOS0_5, DDRC_PCFGQOS0_5_DEFVAL);
set_reset_data( DDRC_PCFGQOS1_5, DDRC_PCFGQOS1_5_DEFVAL);
set_reset_data( DDRC_PCFGWQOS0_5, DDRC_PCFGWQOS0_5_DEFVAL);
set_reset_data( DDRC_PCFGWQOS1_5, DDRC_PCFGWQOS1_5_DEFVAL);
set_reset_data( DDRC_SARBASE0, DDRC_SARBASE0_DEFVAL);
set_reset_data( DDRC_SARSIZE0, DDRC_SARSIZE0_DEFVAL);
set_reset_data( DDRC_SARBASE1, DDRC_SARBASE1_DEFVAL);
set_reset_data( DDRC_SARSIZE1, DDRC_SARSIZE1_DEFVAL);
set_reset_data( DDRC_DERATEINT_SHADOW, DDRC_DERATEINT_SHADOW_DEFVAL);
set_reset_data( DDRC_RFSHCTL0_SHADOW, DDRC_RFSHCTL0_SHADOW_DEFVAL);
set_reset_data( DDRC_RFSHTMG_SHADOW, DDRC_RFSHTMG_SHADOW_DEFVAL);
set_reset_data( DDRC_INIT3_SHADOW, DDRC_INIT3_SHADOW_DEFVAL);
set_reset_data( DDRC_INIT4_SHADOW, DDRC_INIT4_SHADOW_DEFVAL);
set_reset_data( DDRC_INIT6_SHADOW, DDRC_INIT6_SHADOW_DEFVAL);
set_reset_data( DDRC_INIT7_SHADOW, DDRC_INIT7_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG0_SHADOW, DDRC_DRAMTMG0_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG1_SHADOW, DDRC_DRAMTMG1_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG2_SHADOW, DDRC_DRAMTMG2_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG3_SHADOW, DDRC_DRAMTMG3_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG4_SHADOW, DDRC_DRAMTMG4_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG5_SHADOW, DDRC_DRAMTMG5_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG6_SHADOW, DDRC_DRAMTMG6_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG7_SHADOW, DDRC_DRAMTMG7_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG8_SHADOW, DDRC_DRAMTMG8_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG9_SHADOW, DDRC_DRAMTMG9_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG10_SHADOW, DDRC_DRAMTMG10_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG11_SHADOW, DDRC_DRAMTMG11_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG12_SHADOW, DDRC_DRAMTMG12_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG13_SHADOW, DDRC_DRAMTMG13_SHADOW_DEFVAL);
set_reset_data( DDRC_DRAMTMG14_SHADOW, DDRC_DRAMTMG14_SHADOW_DEFVAL);
set_reset_data( DDRC_ZQCTL0_SHADOW, DDRC_ZQCTL0_SHADOW_DEFVAL);
set_reset_data( DDRC_DFITMG0_SHADOW, DDRC_DFITMG0_SHADOW_DEFVAL);
set_reset_data( DDRC_DFITMG1_SHADOW, DDRC_DFITMG1_SHADOW_DEFVAL);
set_reset_data( DDRC_DFITMG2_SHADOW, DDRC_DFITMG2_SHADOW_DEFVAL);
set_reset_data( DDRC_ODTCFG_SHADOW, DDRC_ODTCFG_SHADOW_DEFVAL);
set_reset_data( DDR_PHY_RIDR, DDR_PHY_RIDR_DEFVAL);
set_reset_data( DDR_PHY_PIR, DDR_PHY_PIR_DEFVAL);
set_reset_data( DDR_PHY_PGCR0, DDR_PHY_PGCR0_DEFVAL);
set_reset_data( DDR_PHY_PGCR1, DDR_PHY_PGCR1_DEFVAL);
set_reset_data( DDR_PHY_PGCR2, DDR_PHY_PGCR2_DEFVAL);
set_reset_data( DDR_PHY_PGCR3, DDR_PHY_PGCR3_DEFVAL);
set_reset_data( DDR_PHY_PGCR4, DDR_PHY_PGCR4_DEFVAL);
set_reset_data( DDR_PHY_PGCR5, DDR_PHY_PGCR5_DEFVAL);
set_reset_data( DDR_PHY_PGCR6, DDR_PHY_PGCR6_DEFVAL);
set_reset_data( DDR_PHY_PGCR7, DDR_PHY_PGCR7_DEFVAL);
set_reset_data( DDR_PHY_PGSR0, DDR_PHY_PGSR0_DEFVAL);
set_reset_data( DDR_PHY_PGSR1, DDR_PHY_PGSR1_DEFVAL);
set_reset_data( DDR_PHY_PGSR2, DDR_PHY_PGSR2_DEFVAL);
set_reset_data( DDR_PHY_PTR0, DDR_PHY_PTR0_DEFVAL);
set_reset_data( DDR_PHY_PTR1, DDR_PHY_PTR1_DEFVAL);
set_reset_data( DDR_PHY_PTR2, DDR_PHY_PTR2_DEFVAL);
set_reset_data( DDR_PHY_PTR3, DDR_PHY_PTR3_DEFVAL);
set_reset_data( DDR_PHY_PTR4, DDR_PHY_PTR4_DEFVAL);
set_reset_data( DDR_PHY_PTR5, DDR_PHY_PTR5_DEFVAL);
set_reset_data( DDR_PHY_PTR6, DDR_PHY_PTR6_DEFVAL);
set_reset_data( DDR_PHY_PLLCR0, DDR_PHY_PLLCR0_DEFVAL);
set_reset_data( DDR_PHY_PLLCR1, DDR_PHY_PLLCR1_DEFVAL);
set_reset_data( DDR_PHY_PLLCR2, DDR_PHY_PLLCR2_DEFVAL);
set_reset_data( DDR_PHY_PLLCR3, DDR_PHY_PLLCR3_DEFVAL);
set_reset_data( DDR_PHY_PLLCR4, DDR_PHY_PLLCR4_DEFVAL);
set_reset_data( DDR_PHY_PLLCR5, DDR_PHY_PLLCR5_DEFVAL);
set_reset_data( DDR_PHY_DXCCR, DDR_PHY_DXCCR_DEFVAL);
set_reset_data( DDR_PHY_DSGCR, DDR_PHY_DSGCR_DEFVAL);
set_reset_data( DDR_PHY_ODTCR, DDR_PHY_ODTCR_DEFVAL);
set_reset_data( DDR_PHY_AACR, DDR_PHY_AACR_DEFVAL);
set_reset_data( DDR_PHY_GPR0, DDR_PHY_GPR0_DEFVAL);
set_reset_data( DDR_PHY_GPR1, DDR_PHY_GPR1_DEFVAL);
set_reset_data( DDR_PHY_DCR, DDR_PHY_DCR_DEFVAL);
set_reset_data( DDR_PHY_DTPR0, DDR_PHY_DTPR0_DEFVAL);
set_reset_data( DDR_PHY_DTPR1, DDR_PHY_DTPR1_DEFVAL);
set_reset_data( DDR_PHY_DTPR2, DDR_PHY_DTPR2_DEFVAL);
set_reset_data( DDR_PHY_DTPR3, DDR_PHY_DTPR3_DEFVAL);
set_reset_data( DDR_PHY_DTPR4, DDR_PHY_DTPR4_DEFVAL);
set_reset_data( DDR_PHY_DTPR5, DDR_PHY_DTPR5_DEFVAL);
set_reset_data( DDR_PHY_DTPR6, DDR_PHY_DTPR6_DEFVAL);
set_reset_data( DDR_PHY_RDIMMGCR0, DDR_PHY_RDIMMGCR0_DEFVAL);
set_reset_data( DDR_PHY_RDIMMGCR1, DDR_PHY_RDIMMGCR1_DEFVAL);
set_reset_data( DDR_PHY_RDIMMGCR2, DDR_PHY_RDIMMGCR2_DEFVAL);
set_reset_data( DDR_PHY_RDIMMCR0, DDR_PHY_RDIMMCR0_DEFVAL);
set_reset_data( DDR_PHY_RDIMMCR1, DDR_PHY_RDIMMCR1_DEFVAL);
set_reset_data( DDR_PHY_RDIMMCR2, DDR_PHY_RDIMMCR2_DEFVAL);
set_reset_data( DDR_PHY_RDIMMCR3, DDR_PHY_RDIMMCR3_DEFVAL);
set_reset_data( DDR_PHY_RDIMMCR4, DDR_PHY_RDIMMCR4_DEFVAL);
set_reset_data( DDR_PHY_SCHCR0, DDR_PHY_SCHCR0_DEFVAL);
set_reset_data( DDR_PHY_SCHCR1, DDR_PHY_SCHCR1_DEFVAL);
set_reset_data( DDR_PHY_MR0, DDR_PHY_MR0_DEFVAL);
set_reset_data( DDR_PHY_MR1, DDR_PHY_MR1_DEFVAL);
set_reset_data( DDR_PHY_MR2, DDR_PHY_MR2_DEFVAL);
set_reset_data( DDR_PHY_MR3, DDR_PHY_MR3_DEFVAL);
set_reset_data( DDR_PHY_MR4, DDR_PHY_MR4_DEFVAL);
set_reset_data( DDR_PHY_MR5, DDR_PHY_MR5_DEFVAL);
set_reset_data( DDR_PHY_MR6, DDR_PHY_MR6_DEFVAL);
set_reset_data( DDR_PHY_MR7, DDR_PHY_MR7_DEFVAL);
set_reset_data( DDR_PHY_MR11, DDR_PHY_MR11_DEFVAL);
set_reset_data( DDR_PHY_MR12, DDR_PHY_MR12_DEFVAL);
set_reset_data( DDR_PHY_MR13, DDR_PHY_MR13_DEFVAL);
set_reset_data( DDR_PHY_MR14, DDR_PHY_MR14_DEFVAL);
set_reset_data( DDR_PHY_MR22, DDR_PHY_MR22_DEFVAL);
set_reset_data( DDR_PHY_DTCR0, DDR_PHY_DTCR0_DEFVAL);
set_reset_data( DDR_PHY_DTCR1, DDR_PHY_DTCR1_DEFVAL);
set_reset_data( DDR_PHY_DTAR0, DDR_PHY_DTAR0_DEFVAL);
set_reset_data( DDR_PHY_DTAR1, DDR_PHY_DTAR1_DEFVAL);
set_reset_data( DDR_PHY_DTAR2, DDR_PHY_DTAR2_DEFVAL);
set_reset_data( DDR_PHY_DTDR0, DDR_PHY_DTDR0_DEFVAL);
set_reset_data( DDR_PHY_DTDR1, DDR_PHY_DTDR1_DEFVAL);
set_reset_data( DDR_PHY_DTEDR0, DDR_PHY_DTEDR0_DEFVAL);
set_reset_data( DDR_PHY_DTEDR1, DDR_PHY_DTEDR1_DEFVAL);
set_reset_data( DDR_PHY_DTEDR2, DDR_PHY_DTEDR2_DEFVAL);
set_reset_data( DDR_PHY_VTDR, DDR_PHY_VTDR_DEFVAL);
set_reset_data( DDR_PHY_CATR0, DDR_PHY_CATR0_DEFVAL);
set_reset_data( DDR_PHY_CATR1, DDR_PHY_CATR1_DEFVAL);
set_reset_data( DDR_PHY_DQSDR0, DDR_PHY_DQSDR0_DEFVAL);
set_reset_data( DDR_PHY_DQSDR1, DDR_PHY_DQSDR1_DEFVAL);
set_reset_data( DDR_PHY_DQSDR2, DDR_PHY_DQSDR2_DEFVAL);
set_reset_data( DDR_PHY_DCUAR, DDR_PHY_DCUAR_DEFVAL);
set_reset_data( DDR_PHY_DCUDR, DDR_PHY_DCUDR_DEFVAL);
set_reset_data( DDR_PHY_DCURR, DDR_PHY_DCURR_DEFVAL);
set_reset_data( DDR_PHY_DCULR, DDR_PHY_DCULR_DEFVAL);
set_reset_data( DDR_PHY_DCUGCR, DDR_PHY_DCUGCR_DEFVAL);
set_reset_data( DDR_PHY_DCUTPR, DDR_PHY_DCUTPR_DEFVAL);
set_reset_data( DDR_PHY_DCUSR0, DDR_PHY_DCUSR0_DEFVAL);
set_reset_data( DDR_PHY_DCUSR1, DDR_PHY_DCUSR1_DEFVAL);
set_reset_data( DDR_PHY_BISTRR, DDR_PHY_BISTRR_DEFVAL);
set_reset_data( DDR_PHY_BISTWCR, DDR_PHY_BISTWCR_DEFVAL);
set_reset_data( DDR_PHY_BISTMSKR0, DDR_PHY_BISTMSKR0_DEFVAL);
set_reset_data( DDR_PHY_BISTMSKR1, DDR_PHY_BISTMSKR1_DEFVAL);
set_reset_data( DDR_PHY_BISTMSKR2, DDR_PHY_BISTMSKR2_DEFVAL);
set_reset_data( DDR_PHY_BISTLSR, DDR_PHY_BISTLSR_DEFVAL);
set_reset_data( DDR_PHY_BISTAR0, DDR_PHY_BISTAR0_DEFVAL);
set_reset_data( DDR_PHY_BISTAR1, DDR_PHY_BISTAR1_DEFVAL);
set_reset_data( DDR_PHY_BISTAR2, DDR_PHY_BISTAR2_DEFVAL);
set_reset_data( DDR_PHY_BISTAR3, DDR_PHY_BISTAR3_DEFVAL);
set_reset_data( DDR_PHY_BISTAR4, DDR_PHY_BISTAR4_DEFVAL);
set_reset_data( DDR_PHY_BISTUDPR, DDR_PHY_BISTUDPR_DEFVAL);
set_reset_data( DDR_PHY_BISTGSR, DDR_PHY_BISTGSR_DEFVAL);
set_reset_data( DDR_PHY_BISTWER0, DDR_PHY_BISTWER0_DEFVAL);
set_reset_data( DDR_PHY_BISTWER1, DDR_PHY_BISTWER1_DEFVAL);
set_reset_data( DDR_PHY_BISTBER0, DDR_PHY_BISTBER0_DEFVAL);
set_reset_data( DDR_PHY_BISTBER1, DDR_PHY_BISTBER1_DEFVAL);
set_reset_data( DDR_PHY_BISTBER2, DDR_PHY_BISTBER2_DEFVAL);
set_reset_data( DDR_PHY_BISTBER3, DDR_PHY_BISTBER3_DEFVAL);
set_reset_data( DDR_PHY_BISTBER4, DDR_PHY_BISTBER4_DEFVAL);
set_reset_data( DDR_PHY_BISTWCSR, DDR_PHY_BISTWCSR_DEFVAL);
set_reset_data( DDR_PHY_BISTFWR0, DDR_PHY_BISTFWR0_DEFVAL);
set_reset_data( DDR_PHY_BISTFWR1, DDR_PHY_BISTFWR1_DEFVAL);
set_reset_data( DDR_PHY_BISTFWR2, DDR_PHY_BISTFWR2_DEFVAL);
set_reset_data( DDR_PHY_BISTBER5, DDR_PHY_BISTBER5_DEFVAL);
set_reset_data( DDR_PHY_RANKIDR, DDR_PHY_RANKIDR_DEFVAL);
set_reset_data( DDR_PHY_RIOCR0, DDR_PHY_RIOCR0_DEFVAL);
set_reset_data( DDR_PHY_RIOCR1, DDR_PHY_RIOCR1_DEFVAL);
set_reset_data( DDR_PHY_RIOCR2, DDR_PHY_RIOCR2_DEFVAL);
set_reset_data( DDR_PHY_RIOCR3, DDR_PHY_RIOCR3_DEFVAL);
set_reset_data( DDR_PHY_RIOCR4, DDR_PHY_RIOCR4_DEFVAL);
set_reset_data( DDR_PHY_RIOCR5, DDR_PHY_RIOCR5_DEFVAL);
set_reset_data( DDR_PHY_ACIOCR0, DDR_PHY_ACIOCR0_DEFVAL);
set_reset_data( DDR_PHY_ACIOCR1, DDR_PHY_ACIOCR1_DEFVAL);
set_reset_data( DDR_PHY_ACIOCR2, DDR_PHY_ACIOCR2_DEFVAL);
set_reset_data( DDR_PHY_ACIOCR3, DDR_PHY_ACIOCR3_DEFVAL);
set_reset_data( DDR_PHY_ACIOCR4, DDR_PHY_ACIOCR4_DEFVAL);
set_reset_data( DDR_PHY_ACIOCR5, DDR_PHY_ACIOCR5_DEFVAL);
set_reset_data( DDR_PHY_IOVCR0, DDR_PHY_IOVCR0_DEFVAL);
set_reset_data( DDR_PHY_IOVCR1, DDR_PHY_IOVCR1_DEFVAL);
set_reset_data( DDR_PHY_VTCR0, DDR_PHY_VTCR0_DEFVAL);
set_reset_data( DDR_PHY_VTCR1, DDR_PHY_VTCR1_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR0, DDR_PHY_ACBDLR0_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR1, DDR_PHY_ACBDLR1_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR2, DDR_PHY_ACBDLR2_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR3, DDR_PHY_ACBDLR3_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR4, DDR_PHY_ACBDLR4_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR5, DDR_PHY_ACBDLR5_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR6, DDR_PHY_ACBDLR6_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR7, DDR_PHY_ACBDLR7_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR8, DDR_PHY_ACBDLR8_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR9, DDR_PHY_ACBDLR9_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR10, DDR_PHY_ACBDLR10_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR11, DDR_PHY_ACBDLR11_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR12, DDR_PHY_ACBDLR12_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR13, DDR_PHY_ACBDLR13_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR14, DDR_PHY_ACBDLR14_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR15, DDR_PHY_ACBDLR15_DEFVAL);
set_reset_data( DDR_PHY_ACBDLR16, DDR_PHY_ACBDLR16_DEFVAL);
set_reset_data( DDR_PHY_ACLCDLR, DDR_PHY_ACLCDLR_DEFVAL);
set_reset_data( DDR_PHY_ACMDLR0, DDR_PHY_ACMDLR0_DEFVAL);
set_reset_data( DDR_PHY_ACMDLR1, DDR_PHY_ACMDLR1_DEFVAL);
set_reset_data( DDR_PHY_ZQCR, DDR_PHY_ZQCR_DEFVAL);
set_reset_data( DDR_PHY_ZQ0PR0, DDR_PHY_ZQ0PR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ0PR1, DDR_PHY_ZQ0PR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ0DR0, DDR_PHY_ZQ0DR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ0DR1, DDR_PHY_ZQ0DR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ0OR0, DDR_PHY_ZQ0OR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ0OR1, DDR_PHY_ZQ0OR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ0SR, DDR_PHY_ZQ0SR_DEFVAL);
set_reset_data( DDR_PHY_ZQ1PR0, DDR_PHY_ZQ1PR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ1PR1, DDR_PHY_ZQ1PR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ1DR0, DDR_PHY_ZQ1DR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ1DR1, DDR_PHY_ZQ1DR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ1OR0, DDR_PHY_ZQ1OR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ1OR1, DDR_PHY_ZQ1OR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ1SR, DDR_PHY_ZQ1SR_DEFVAL);
set_reset_data( DDR_PHY_ZQ2PR0, DDR_PHY_ZQ2PR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ2PR1, DDR_PHY_ZQ2PR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ2DR0, DDR_PHY_ZQ2DR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ2DR1, DDR_PHY_ZQ2DR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ2OR0, DDR_PHY_ZQ2OR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ2OR1, DDR_PHY_ZQ2OR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ2SR, DDR_PHY_ZQ2SR_DEFVAL);
set_reset_data( DDR_PHY_ZQ3PR0, DDR_PHY_ZQ3PR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ3PR1, DDR_PHY_ZQ3PR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ3DR0, DDR_PHY_ZQ3DR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ3DR1, DDR_PHY_ZQ3DR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ3OR0, DDR_PHY_ZQ3OR0_DEFVAL);
set_reset_data( DDR_PHY_ZQ3OR1, DDR_PHY_ZQ3OR1_DEFVAL);
set_reset_data( DDR_PHY_ZQ3SR, DDR_PHY_ZQ3SR_DEFVAL);
set_reset_data( DDR_PHY_DX0GCR0, DDR_PHY_DX0GCR0_DEFVAL);
set_reset_data( DDR_PHY_DX0GCR1, DDR_PHY_DX0GCR1_DEFVAL);
set_reset_data( DDR_PHY_DX0GCR2, DDR_PHY_DX0GCR2_DEFVAL);
set_reset_data( DDR_PHY_DX0GCR3, DDR_PHY_DX0GCR3_DEFVAL);
set_reset_data( DDR_PHY_DX0GCR4, DDR_PHY_DX0GCR4_DEFVAL);
set_reset_data( DDR_PHY_DX0GCR5, DDR_PHY_DX0GCR5_DEFVAL);
set_reset_data( DDR_PHY_DX0GCR6, DDR_PHY_DX0GCR6_DEFVAL);
set_reset_data( DDR_PHY_DX0GCR7, DDR_PHY_DX0GCR7_DEFVAL);
set_reset_data( DDR_PHY_DX0GCR8, DDR_PHY_DX0GCR8_DEFVAL);
set_reset_data( DDR_PHY_DX0GCR9, DDR_PHY_DX0GCR9_DEFVAL);
set_reset_data( DDR_PHY_DX0BDLR0, DDR_PHY_DX0BDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX0BDLR1, DDR_PHY_DX0BDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX0BDLR2, DDR_PHY_DX0BDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX0BDLR3, DDR_PHY_DX0BDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX0BDLR4, DDR_PHY_DX0BDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX0BDLR5, DDR_PHY_DX0BDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX0BDLR6, DDR_PHY_DX0BDLR6_DEFVAL);
set_reset_data( DDR_PHY_DX0BDLR7, DDR_PHY_DX0BDLR7_DEFVAL);
set_reset_data( DDR_PHY_DX0BDLR8, DDR_PHY_DX0BDLR8_DEFVAL);
set_reset_data( DDR_PHY_DX0BDLR9, DDR_PHY_DX0BDLR9_DEFVAL);
set_reset_data( DDR_PHY_DX0LCDLR0, DDR_PHY_DX0LCDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX0LCDLR1, DDR_PHY_DX0LCDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX0LCDLR2, DDR_PHY_DX0LCDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX0LCDLR3, DDR_PHY_DX0LCDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX0LCDLR4, DDR_PHY_DX0LCDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX0LCDLR5, DDR_PHY_DX0LCDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX0MDLR0, DDR_PHY_DX0MDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX0MDLR1, DDR_PHY_DX0MDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX0GTR0, DDR_PHY_DX0GTR0_DEFVAL);
set_reset_data( DDR_PHY_DX0RSR0, DDR_PHY_DX0RSR0_DEFVAL);
set_reset_data( DDR_PHY_DX0RSR1, DDR_PHY_DX0RSR1_DEFVAL);
set_reset_data( DDR_PHY_DX0RSR2, DDR_PHY_DX0RSR2_DEFVAL);
set_reset_data( DDR_PHY_DX0RSR3, DDR_PHY_DX0RSR3_DEFVAL);
set_reset_data( DDR_PHY_DX0GSR0, DDR_PHY_DX0GSR0_DEFVAL);
set_reset_data( DDR_PHY_DX0GSR1, DDR_PHY_DX0GSR1_DEFVAL);
set_reset_data( DDR_PHY_DX0GSR2, DDR_PHY_DX0GSR2_DEFVAL);
set_reset_data( DDR_PHY_DX0GSR3, DDR_PHY_DX0GSR3_DEFVAL);
set_reset_data( DDR_PHY_DX0GSR4, DDR_PHY_DX0GSR4_DEFVAL);
set_reset_data( DDR_PHY_DX0GSR5, DDR_PHY_DX0GSR5_DEFVAL);
set_reset_data( DDR_PHY_DX0GSR6, DDR_PHY_DX0GSR6_DEFVAL);
set_reset_data( DDR_PHY_DX1GCR0, DDR_PHY_DX1GCR0_DEFVAL);
set_reset_data( DDR_PHY_DX1GCR1, DDR_PHY_DX1GCR1_DEFVAL);
set_reset_data( DDR_PHY_DX1GCR2, DDR_PHY_DX1GCR2_DEFVAL);
set_reset_data( DDR_PHY_DX1GCR3, DDR_PHY_DX1GCR3_DEFVAL);
set_reset_data( DDR_PHY_DX1GCR4, DDR_PHY_DX1GCR4_DEFVAL);
set_reset_data( DDR_PHY_DX1GCR5, DDR_PHY_DX1GCR5_DEFVAL);
set_reset_data( DDR_PHY_DX1GCR6, DDR_PHY_DX1GCR6_DEFVAL);
set_reset_data( DDR_PHY_DX1GCR7, DDR_PHY_DX1GCR7_DEFVAL);
set_reset_data( DDR_PHY_DX1GCR8, DDR_PHY_DX1GCR8_DEFVAL);
set_reset_data( DDR_PHY_DX1GCR9, DDR_PHY_DX1GCR9_DEFVAL);
set_reset_data( DDR_PHY_DX1BDLR0, DDR_PHY_DX1BDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX1BDLR1, DDR_PHY_DX1BDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX1BDLR2, DDR_PHY_DX1BDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX1BDLR3, DDR_PHY_DX1BDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX1BDLR4, DDR_PHY_DX1BDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX1BDLR5, DDR_PHY_DX1BDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX1BDLR6, DDR_PHY_DX1BDLR6_DEFVAL);
set_reset_data( DDR_PHY_DX1BDLR7, DDR_PHY_DX1BDLR7_DEFVAL);
set_reset_data( DDR_PHY_DX1BDLR8, DDR_PHY_DX1BDLR8_DEFVAL);
set_reset_data( DDR_PHY_DX1BDLR9, DDR_PHY_DX1BDLR9_DEFVAL);
set_reset_data( DDR_PHY_DX1LCDLR0, DDR_PHY_DX1LCDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX1LCDLR1, DDR_PHY_DX1LCDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX1LCDLR2, DDR_PHY_DX1LCDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX1LCDLR3, DDR_PHY_DX1LCDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX1LCDLR4, DDR_PHY_DX1LCDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX1LCDLR5, DDR_PHY_DX1LCDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX1MDLR0, DDR_PHY_DX1MDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX1MDLR1, DDR_PHY_DX1MDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX1GTR0, DDR_PHY_DX1GTR0_DEFVAL);
set_reset_data( DDR_PHY_DX1RSR0, DDR_PHY_DX1RSR0_DEFVAL);
set_reset_data( DDR_PHY_DX1RSR1, DDR_PHY_DX1RSR1_DEFVAL);
set_reset_data( DDR_PHY_DX1RSR2, DDR_PHY_DX1RSR2_DEFVAL);
set_reset_data( DDR_PHY_DX1RSR3, DDR_PHY_DX1RSR3_DEFVAL);
set_reset_data( DDR_PHY_DX1GSR0, DDR_PHY_DX1GSR0_DEFVAL);
set_reset_data( DDR_PHY_DX1GSR1, DDR_PHY_DX1GSR1_DEFVAL);
set_reset_data( DDR_PHY_DX1GSR2, DDR_PHY_DX1GSR2_DEFVAL);
set_reset_data( DDR_PHY_DX1GSR3, DDR_PHY_DX1GSR3_DEFVAL);
set_reset_data( DDR_PHY_DX1GSR4, DDR_PHY_DX1GSR4_DEFVAL);
set_reset_data( DDR_PHY_DX1GSR5, DDR_PHY_DX1GSR5_DEFVAL);
set_reset_data( DDR_PHY_DX1GSR6, DDR_PHY_DX1GSR6_DEFVAL);
set_reset_data( DDR_PHY_DX2GCR0, DDR_PHY_DX2GCR0_DEFVAL);
set_reset_data( DDR_PHY_DX2GCR1, DDR_PHY_DX2GCR1_DEFVAL);
set_reset_data( DDR_PHY_DX2GCR2, DDR_PHY_DX2GCR2_DEFVAL);
set_reset_data( DDR_PHY_DX2GCR3, DDR_PHY_DX2GCR3_DEFVAL);
set_reset_data( DDR_PHY_DX2GCR4, DDR_PHY_DX2GCR4_DEFVAL);
set_reset_data( DDR_PHY_DX2GCR5, DDR_PHY_DX2GCR5_DEFVAL);
set_reset_data( DDR_PHY_DX2GCR6, DDR_PHY_DX2GCR6_DEFVAL);
set_reset_data( DDR_PHY_DX2GCR7, DDR_PHY_DX2GCR7_DEFVAL);
set_reset_data( DDR_PHY_DX2GCR8, DDR_PHY_DX2GCR8_DEFVAL);
set_reset_data( DDR_PHY_DX2GCR9, DDR_PHY_DX2GCR9_DEFVAL);
set_reset_data( DDR_PHY_DX2BDLR0, DDR_PHY_DX2BDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX2BDLR1, DDR_PHY_DX2BDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX2BDLR2, DDR_PHY_DX2BDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX2BDLR3, DDR_PHY_DX2BDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX2BDLR4, DDR_PHY_DX2BDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX2BDLR5, DDR_PHY_DX2BDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX2BDLR6, DDR_PHY_DX2BDLR6_DEFVAL);
set_reset_data( DDR_PHY_DX2BDLR7, DDR_PHY_DX2BDLR7_DEFVAL);
set_reset_data( DDR_PHY_DX2BDLR8, DDR_PHY_DX2BDLR8_DEFVAL);
set_reset_data( DDR_PHY_DX2BDLR9, DDR_PHY_DX2BDLR9_DEFVAL);
set_reset_data( DDR_PHY_DX2LCDLR0, DDR_PHY_DX2LCDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX2LCDLR1, DDR_PHY_DX2LCDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX2LCDLR2, DDR_PHY_DX2LCDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX2LCDLR3, DDR_PHY_DX2LCDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX2LCDLR4, DDR_PHY_DX2LCDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX2LCDLR5, DDR_PHY_DX2LCDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX2MDLR0, DDR_PHY_DX2MDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX2MDLR1, DDR_PHY_DX2MDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX2GTR0, DDR_PHY_DX2GTR0_DEFVAL);
set_reset_data( DDR_PHY_DX2RSR0, DDR_PHY_DX2RSR0_DEFVAL);
set_reset_data( DDR_PHY_DX2RSR1, DDR_PHY_DX2RSR1_DEFVAL);
set_reset_data( DDR_PHY_DX2RSR2, DDR_PHY_DX2RSR2_DEFVAL);
set_reset_data( DDR_PHY_DX2RSR3, DDR_PHY_DX2RSR3_DEFVAL);
set_reset_data( DDR_PHY_DX2GSR0, DDR_PHY_DX2GSR0_DEFVAL);
set_reset_data( DDR_PHY_DX2GSR1, DDR_PHY_DX2GSR1_DEFVAL);
set_reset_data( DDR_PHY_DX2GSR2, DDR_PHY_DX2GSR2_DEFVAL);
set_reset_data( DDR_PHY_DX2GSR3, DDR_PHY_DX2GSR3_DEFVAL);
set_reset_data( DDR_PHY_DX2GSR4, DDR_PHY_DX2GSR4_DEFVAL);
set_reset_data( DDR_PHY_DX2GSR5, DDR_PHY_DX2GSR5_DEFVAL);
set_reset_data( DDR_PHY_DX2GSR6, DDR_PHY_DX2GSR6_DEFVAL);
set_reset_data( DDR_PHY_DX3GCR0, DDR_PHY_DX3GCR0_DEFVAL);
set_reset_data( DDR_PHY_DX3GCR1, DDR_PHY_DX3GCR1_DEFVAL);
set_reset_data( DDR_PHY_DX3GCR2, DDR_PHY_DX3GCR2_DEFVAL);
set_reset_data( DDR_PHY_DX3GCR3, DDR_PHY_DX3GCR3_DEFVAL);
set_reset_data( DDR_PHY_DX3GCR4, DDR_PHY_DX3GCR4_DEFVAL);
set_reset_data( DDR_PHY_DX3GCR5, DDR_PHY_DX3GCR5_DEFVAL);
set_reset_data( DDR_PHY_DX3GCR6, DDR_PHY_DX3GCR6_DEFVAL);
set_reset_data( DDR_PHY_DX3GCR7, DDR_PHY_DX3GCR7_DEFVAL);
set_reset_data( DDR_PHY_DX3GCR8, DDR_PHY_DX3GCR8_DEFVAL);
set_reset_data( DDR_PHY_DX3GCR9, DDR_PHY_DX3GCR9_DEFVAL);
set_reset_data( DDR_PHY_DX3BDLR0, DDR_PHY_DX3BDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX3BDLR1, DDR_PHY_DX3BDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX3BDLR2, DDR_PHY_DX3BDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX3BDLR3, DDR_PHY_DX3BDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX3BDLR4, DDR_PHY_DX3BDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX3BDLR5, DDR_PHY_DX3BDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX3BDLR6, DDR_PHY_DX3BDLR6_DEFVAL);
set_reset_data( DDR_PHY_DX3BDLR7, DDR_PHY_DX3BDLR7_DEFVAL);
set_reset_data( DDR_PHY_DX3BDLR8, DDR_PHY_DX3BDLR8_DEFVAL);
set_reset_data( DDR_PHY_DX3BDLR9, DDR_PHY_DX3BDLR9_DEFVAL);
set_reset_data( DDR_PHY_DX3LCDLR0, DDR_PHY_DX3LCDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX3LCDLR1, DDR_PHY_DX3LCDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX3LCDLR2, DDR_PHY_DX3LCDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX3LCDLR3, DDR_PHY_DX3LCDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX3LCDLR4, DDR_PHY_DX3LCDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX3LCDLR5, DDR_PHY_DX3LCDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX3MDLR0, DDR_PHY_DX3MDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX3MDLR1, DDR_PHY_DX3MDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX3GTR0, DDR_PHY_DX3GTR0_DEFVAL);
set_reset_data( DDR_PHY_DX3RSR0, DDR_PHY_DX3RSR0_DEFVAL);
set_reset_data( DDR_PHY_DX3RSR1, DDR_PHY_DX3RSR1_DEFVAL);
set_reset_data( DDR_PHY_DX3RSR2, DDR_PHY_DX3RSR2_DEFVAL);
set_reset_data( DDR_PHY_DX3RSR3, DDR_PHY_DX3RSR3_DEFVAL);
set_reset_data( DDR_PHY_DX3GSR0, DDR_PHY_DX3GSR0_DEFVAL);
set_reset_data( DDR_PHY_DX3GSR1, DDR_PHY_DX3GSR1_DEFVAL);
set_reset_data( DDR_PHY_DX3GSR2, DDR_PHY_DX3GSR2_DEFVAL);
set_reset_data( DDR_PHY_DX3GSR3, DDR_PHY_DX3GSR3_DEFVAL);
set_reset_data( DDR_PHY_DX3GSR4, DDR_PHY_DX3GSR4_DEFVAL);
set_reset_data( DDR_PHY_DX3GSR5, DDR_PHY_DX3GSR5_DEFVAL);
set_reset_data( DDR_PHY_DX3GSR6, DDR_PHY_DX3GSR6_DEFVAL);
set_reset_data( DDR_PHY_DX4GCR0, DDR_PHY_DX4GCR0_DEFVAL);
set_reset_data( DDR_PHY_DX4GCR1, DDR_PHY_DX4GCR1_DEFVAL);
set_reset_data( DDR_PHY_DX4GCR2, DDR_PHY_DX4GCR2_DEFVAL);
set_reset_data( DDR_PHY_DX4GCR3, DDR_PHY_DX4GCR3_DEFVAL);
set_reset_data( DDR_PHY_DX4GCR4, DDR_PHY_DX4GCR4_DEFVAL);
set_reset_data( DDR_PHY_DX4GCR5, DDR_PHY_DX4GCR5_DEFVAL);
set_reset_data( DDR_PHY_DX4GCR6, DDR_PHY_DX4GCR6_DEFVAL);
set_reset_data( DDR_PHY_DX4GCR7, DDR_PHY_DX4GCR7_DEFVAL);
set_reset_data( DDR_PHY_DX4GCR8, DDR_PHY_DX4GCR8_DEFVAL);
set_reset_data( DDR_PHY_DX4GCR9, DDR_PHY_DX4GCR9_DEFVAL);
set_reset_data( DDR_PHY_DX4BDLR0, DDR_PHY_DX4BDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX4BDLR1, DDR_PHY_DX4BDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX4BDLR2, DDR_PHY_DX4BDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX4BDLR3, DDR_PHY_DX4BDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX4BDLR4, DDR_PHY_DX4BDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX4BDLR5, DDR_PHY_DX4BDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX4BDLR6, DDR_PHY_DX4BDLR6_DEFVAL);
set_reset_data( DDR_PHY_DX4BDLR7, DDR_PHY_DX4BDLR7_DEFVAL);
set_reset_data( DDR_PHY_DX4BDLR8, DDR_PHY_DX4BDLR8_DEFVAL);
set_reset_data( DDR_PHY_DX4BDLR9, DDR_PHY_DX4BDLR9_DEFVAL);
set_reset_data( DDR_PHY_DX4LCDLR0, DDR_PHY_DX4LCDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX4LCDLR1, DDR_PHY_DX4LCDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX4LCDLR2, DDR_PHY_DX4LCDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX4LCDLR3, DDR_PHY_DX4LCDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX4LCDLR4, DDR_PHY_DX4LCDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX4LCDLR5, DDR_PHY_DX4LCDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX4MDLR0, DDR_PHY_DX4MDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX4MDLR1, DDR_PHY_DX4MDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX4GTR0, DDR_PHY_DX4GTR0_DEFVAL);
set_reset_data( DDR_PHY_DX4RSR0, DDR_PHY_DX4RSR0_DEFVAL);
set_reset_data( DDR_PHY_DX4RSR1, DDR_PHY_DX4RSR1_DEFVAL);
set_reset_data( DDR_PHY_DX4RSR2, DDR_PHY_DX4RSR2_DEFVAL);
set_reset_data( DDR_PHY_DX4RSR3, DDR_PHY_DX4RSR3_DEFVAL);
set_reset_data( DDR_PHY_DX4GSR0, DDR_PHY_DX4GSR0_DEFVAL);
set_reset_data( DDR_PHY_DX4GSR1, DDR_PHY_DX4GSR1_DEFVAL);
set_reset_data( DDR_PHY_DX4GSR2, DDR_PHY_DX4GSR2_DEFVAL);
set_reset_data( DDR_PHY_DX4GSR3, DDR_PHY_DX4GSR3_DEFVAL);
set_reset_data( DDR_PHY_DX4GSR4, DDR_PHY_DX4GSR4_DEFVAL);
set_reset_data( DDR_PHY_DX4GSR5, DDR_PHY_DX4GSR5_DEFVAL);
set_reset_data( DDR_PHY_DX4GSR6, DDR_PHY_DX4GSR6_DEFVAL);
set_reset_data( DDR_PHY_DX5GCR0, DDR_PHY_DX5GCR0_DEFVAL);
set_reset_data( DDR_PHY_DX5GCR1, DDR_PHY_DX5GCR1_DEFVAL);
set_reset_data( DDR_PHY_DX5GCR2, DDR_PHY_DX5GCR2_DEFVAL);
set_reset_data( DDR_PHY_DX5GCR3, DDR_PHY_DX5GCR3_DEFVAL);
set_reset_data( DDR_PHY_DX5GCR4, DDR_PHY_DX5GCR4_DEFVAL);
set_reset_data( DDR_PHY_DX5GCR5, DDR_PHY_DX5GCR5_DEFVAL);
set_reset_data( DDR_PHY_DX5GCR6, DDR_PHY_DX5GCR6_DEFVAL);
set_reset_data( DDR_PHY_DX5GCR7, DDR_PHY_DX5GCR7_DEFVAL);
set_reset_data( DDR_PHY_DX5GCR8, DDR_PHY_DX5GCR8_DEFVAL);
set_reset_data( DDR_PHY_DX5GCR9, DDR_PHY_DX5GCR9_DEFVAL);
set_reset_data( DDR_PHY_DX5BDLR0, DDR_PHY_DX5BDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX5BDLR1, DDR_PHY_DX5BDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX5BDLR2, DDR_PHY_DX5BDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX5BDLR3, DDR_PHY_DX5BDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX5BDLR4, DDR_PHY_DX5BDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX5BDLR5, DDR_PHY_DX5BDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX5BDLR6, DDR_PHY_DX5BDLR6_DEFVAL);
set_reset_data( DDR_PHY_DX5BDLR7, DDR_PHY_DX5BDLR7_DEFVAL);
set_reset_data( DDR_PHY_DX5BDLR8, DDR_PHY_DX5BDLR8_DEFVAL);
set_reset_data( DDR_PHY_DX5BDLR9, DDR_PHY_DX5BDLR9_DEFVAL);
set_reset_data( DDR_PHY_DX5LCDLR0, DDR_PHY_DX5LCDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX5LCDLR1, DDR_PHY_DX5LCDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX5LCDLR2, DDR_PHY_DX5LCDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX5LCDLR3, DDR_PHY_DX5LCDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX5LCDLR4, DDR_PHY_DX5LCDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX5LCDLR5, DDR_PHY_DX5LCDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX5MDLR0, DDR_PHY_DX5MDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX5MDLR1, DDR_PHY_DX5MDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX5GTR0, DDR_PHY_DX5GTR0_DEFVAL);
set_reset_data( DDR_PHY_DX5RSR0, DDR_PHY_DX5RSR0_DEFVAL);
set_reset_data( DDR_PHY_DX5RSR1, DDR_PHY_DX5RSR1_DEFVAL);
set_reset_data( DDR_PHY_DX5RSR2, DDR_PHY_DX5RSR2_DEFVAL);
set_reset_data( DDR_PHY_DX5RSR3, DDR_PHY_DX5RSR3_DEFVAL);
set_reset_data( DDR_PHY_DX5GSR0, DDR_PHY_DX5GSR0_DEFVAL);
set_reset_data( DDR_PHY_DX5GSR1, DDR_PHY_DX5GSR1_DEFVAL);
set_reset_data( DDR_PHY_DX5GSR2, DDR_PHY_DX5GSR2_DEFVAL);
set_reset_data( DDR_PHY_DX5GSR3, DDR_PHY_DX5GSR3_DEFVAL);
set_reset_data( DDR_PHY_DX5GSR4, DDR_PHY_DX5GSR4_DEFVAL);
set_reset_data( DDR_PHY_DX5GSR5, DDR_PHY_DX5GSR5_DEFVAL);
set_reset_data( DDR_PHY_DX5GSR6, DDR_PHY_DX5GSR6_DEFVAL);
set_reset_data( DDR_PHY_DX6GCR0, DDR_PHY_DX6GCR0_DEFVAL);
set_reset_data( DDR_PHY_DX6GCR1, DDR_PHY_DX6GCR1_DEFVAL);
set_reset_data( DDR_PHY_DX6GCR2, DDR_PHY_DX6GCR2_DEFVAL);
set_reset_data( DDR_PHY_DX6GCR3, DDR_PHY_DX6GCR3_DEFVAL);
set_reset_data( DDR_PHY_DX6GCR4, DDR_PHY_DX6GCR4_DEFVAL);
set_reset_data( DDR_PHY_DX6GCR5, DDR_PHY_DX6GCR5_DEFVAL);
set_reset_data( DDR_PHY_DX6GCR6, DDR_PHY_DX6GCR6_DEFVAL);
set_reset_data( DDR_PHY_DX6GCR7, DDR_PHY_DX6GCR7_DEFVAL);
set_reset_data( DDR_PHY_DX6GCR8, DDR_PHY_DX6GCR8_DEFVAL);
set_reset_data( DDR_PHY_DX6GCR9, DDR_PHY_DX6GCR9_DEFVAL);
set_reset_data( DDR_PHY_DX6BDLR0, DDR_PHY_DX6BDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX6BDLR1, DDR_PHY_DX6BDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX6BDLR2, DDR_PHY_DX6BDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX6BDLR3, DDR_PHY_DX6BDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX6BDLR4, DDR_PHY_DX6BDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX6BDLR5, DDR_PHY_DX6BDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX6BDLR6, DDR_PHY_DX6BDLR6_DEFVAL);
set_reset_data( DDR_PHY_DX6BDLR7, DDR_PHY_DX6BDLR7_DEFVAL);
set_reset_data( DDR_PHY_DX6BDLR8, DDR_PHY_DX6BDLR8_DEFVAL);
set_reset_data( DDR_PHY_DX6BDLR9, DDR_PHY_DX6BDLR9_DEFVAL);
set_reset_data( DDR_PHY_DX6LCDLR0, DDR_PHY_DX6LCDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX6LCDLR1, DDR_PHY_DX6LCDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX6LCDLR2, DDR_PHY_DX6LCDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX6LCDLR3, DDR_PHY_DX6LCDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX6LCDLR4, DDR_PHY_DX6LCDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX6LCDLR5, DDR_PHY_DX6LCDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX6MDLR0, DDR_PHY_DX6MDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX6MDLR1, DDR_PHY_DX6MDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX6GTR0, DDR_PHY_DX6GTR0_DEFVAL);
set_reset_data( DDR_PHY_DX6RSR0, DDR_PHY_DX6RSR0_DEFVAL);
set_reset_data( DDR_PHY_DX6RSR1, DDR_PHY_DX6RSR1_DEFVAL);
set_reset_data( DDR_PHY_DX6RSR2, DDR_PHY_DX6RSR2_DEFVAL);
set_reset_data( DDR_PHY_DX6RSR3, DDR_PHY_DX6RSR3_DEFVAL);
set_reset_data( DDR_PHY_DX6GSR0, DDR_PHY_DX6GSR0_DEFVAL);
set_reset_data( DDR_PHY_DX6GSR1, DDR_PHY_DX6GSR1_DEFVAL);
set_reset_data( DDR_PHY_DX6GSR2, DDR_PHY_DX6GSR2_DEFVAL);
set_reset_data( DDR_PHY_DX6GSR3, DDR_PHY_DX6GSR3_DEFVAL);
set_reset_data( DDR_PHY_DX6GSR4, DDR_PHY_DX6GSR4_DEFVAL);
set_reset_data( DDR_PHY_DX6GSR5, DDR_PHY_DX6GSR5_DEFVAL);
set_reset_data( DDR_PHY_DX6GSR6, DDR_PHY_DX6GSR6_DEFVAL);
set_reset_data( DDR_PHY_DX7GCR0, DDR_PHY_DX7GCR0_DEFVAL);
set_reset_data( DDR_PHY_DX7GCR1, DDR_PHY_DX7GCR1_DEFVAL);
set_reset_data( DDR_PHY_DX7GCR2, DDR_PHY_DX7GCR2_DEFVAL);
set_reset_data( DDR_PHY_DX7GCR3, DDR_PHY_DX7GCR3_DEFVAL);
set_reset_data( DDR_PHY_DX7GCR4, DDR_PHY_DX7GCR4_DEFVAL);
set_reset_data( DDR_PHY_DX7GCR5, DDR_PHY_DX7GCR5_DEFVAL);
set_reset_data( DDR_PHY_DX7GCR6, DDR_PHY_DX7GCR6_DEFVAL);
set_reset_data( DDR_PHY_DX7GCR7, DDR_PHY_DX7GCR7_DEFVAL);
set_reset_data( DDR_PHY_DX7GCR8, DDR_PHY_DX7GCR8_DEFVAL);
set_reset_data( DDR_PHY_DX7GCR9, DDR_PHY_DX7GCR9_DEFVAL);
set_reset_data( DDR_PHY_DX7BDLR0, DDR_PHY_DX7BDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX7BDLR1, DDR_PHY_DX7BDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX7BDLR2, DDR_PHY_DX7BDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX7BDLR3, DDR_PHY_DX7BDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX7BDLR4, DDR_PHY_DX7BDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX7BDLR5, DDR_PHY_DX7BDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX7BDLR6, DDR_PHY_DX7BDLR6_DEFVAL);
set_reset_data( DDR_PHY_DX7BDLR7, DDR_PHY_DX7BDLR7_DEFVAL);
set_reset_data( DDR_PHY_DX7BDLR8, DDR_PHY_DX7BDLR8_DEFVAL);
set_reset_data( DDR_PHY_DX7BDLR9, DDR_PHY_DX7BDLR9_DEFVAL);
set_reset_data( DDR_PHY_DX7LCDLR0, DDR_PHY_DX7LCDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX7LCDLR1, DDR_PHY_DX7LCDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX7LCDLR2, DDR_PHY_DX7LCDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX7LCDLR3, DDR_PHY_DX7LCDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX7LCDLR4, DDR_PHY_DX7LCDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX7LCDLR5, DDR_PHY_DX7LCDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX7MDLR0, DDR_PHY_DX7MDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX7MDLR1, DDR_PHY_DX7MDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX7GTR0, DDR_PHY_DX7GTR0_DEFVAL);
set_reset_data( DDR_PHY_DX7RSR0, DDR_PHY_DX7RSR0_DEFVAL);
set_reset_data( DDR_PHY_DX7RSR1, DDR_PHY_DX7RSR1_DEFVAL);
set_reset_data( DDR_PHY_DX7RSR2, DDR_PHY_DX7RSR2_DEFVAL);
set_reset_data( DDR_PHY_DX7RSR3, DDR_PHY_DX7RSR3_DEFVAL);
set_reset_data( DDR_PHY_DX7GSR0, DDR_PHY_DX7GSR0_DEFVAL);
set_reset_data( DDR_PHY_DX7GSR1, DDR_PHY_DX7GSR1_DEFVAL);
set_reset_data( DDR_PHY_DX7GSR2, DDR_PHY_DX7GSR2_DEFVAL);
set_reset_data( DDR_PHY_DX7GSR3, DDR_PHY_DX7GSR3_DEFVAL);
set_reset_data( DDR_PHY_DX7GSR4, DDR_PHY_DX7GSR4_DEFVAL);
set_reset_data( DDR_PHY_DX7GSR5, DDR_PHY_DX7GSR5_DEFVAL);
set_reset_data( DDR_PHY_DX7GSR6, DDR_PHY_DX7GSR6_DEFVAL);
set_reset_data( DDR_PHY_DX8GCR0, DDR_PHY_DX8GCR0_DEFVAL);
set_reset_data( DDR_PHY_DX8GCR1, DDR_PHY_DX8GCR1_DEFVAL);
set_reset_data( DDR_PHY_DX8GCR2, DDR_PHY_DX8GCR2_DEFVAL);
set_reset_data( DDR_PHY_DX8GCR3, DDR_PHY_DX8GCR3_DEFVAL);
set_reset_data( DDR_PHY_DX8GCR4, DDR_PHY_DX8GCR4_DEFVAL);
set_reset_data( DDR_PHY_DX8GCR5, DDR_PHY_DX8GCR5_DEFVAL);
set_reset_data( DDR_PHY_DX8GCR6, DDR_PHY_DX8GCR6_DEFVAL);
set_reset_data( DDR_PHY_DX8GCR7, DDR_PHY_DX8GCR7_DEFVAL);
set_reset_data( DDR_PHY_DX8GCR8, DDR_PHY_DX8GCR8_DEFVAL);
set_reset_data( DDR_PHY_DX8GCR9, DDR_PHY_DX8GCR9_DEFVAL);
set_reset_data( DDR_PHY_DX8BDLR0, DDR_PHY_DX8BDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX8BDLR1, DDR_PHY_DX8BDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX8BDLR2, DDR_PHY_DX8BDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX8BDLR3, DDR_PHY_DX8BDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX8BDLR4, DDR_PHY_DX8BDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX8BDLR5, DDR_PHY_DX8BDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX8BDLR6, DDR_PHY_DX8BDLR6_DEFVAL);
set_reset_data( DDR_PHY_DX8BDLR7, DDR_PHY_DX8BDLR7_DEFVAL);
set_reset_data( DDR_PHY_DX8BDLR8, DDR_PHY_DX8BDLR8_DEFVAL);
set_reset_data( DDR_PHY_DX8BDLR9, DDR_PHY_DX8BDLR9_DEFVAL);
set_reset_data( DDR_PHY_DX8LCDLR0, DDR_PHY_DX8LCDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX8LCDLR1, DDR_PHY_DX8LCDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX8LCDLR2, DDR_PHY_DX8LCDLR2_DEFVAL);
set_reset_data( DDR_PHY_DX8LCDLR3, DDR_PHY_DX8LCDLR3_DEFVAL);
set_reset_data( DDR_PHY_DX8LCDLR4, DDR_PHY_DX8LCDLR4_DEFVAL);
set_reset_data( DDR_PHY_DX8LCDLR5, DDR_PHY_DX8LCDLR5_DEFVAL);
set_reset_data( DDR_PHY_DX8MDLR0, DDR_PHY_DX8MDLR0_DEFVAL);
set_reset_data( DDR_PHY_DX8MDLR1, DDR_PHY_DX8MDLR1_DEFVAL);
set_reset_data( DDR_PHY_DX8GTR0, DDR_PHY_DX8GTR0_DEFVAL);
set_reset_data( DDR_PHY_DX8RSR0, DDR_PHY_DX8RSR0_DEFVAL);
set_reset_data( DDR_PHY_DX8RSR1, DDR_PHY_DX8RSR1_DEFVAL);
set_reset_data( DDR_PHY_DX8RSR2, DDR_PHY_DX8RSR2_DEFVAL);
set_reset_data( DDR_PHY_DX8RSR3, DDR_PHY_DX8RSR3_DEFVAL);
set_reset_data( DDR_PHY_DX8GSR0, DDR_PHY_DX8GSR0_DEFVAL);
set_reset_data( DDR_PHY_DX8GSR1, DDR_PHY_DX8GSR1_DEFVAL);
set_reset_data( DDR_PHY_DX8GSR2, DDR_PHY_DX8GSR2_DEFVAL);
set_reset_data( DDR_PHY_DX8GSR3, DDR_PHY_DX8GSR3_DEFVAL);
set_reset_data( DDR_PHY_DX8GSR4, DDR_PHY_DX8GSR4_DEFVAL);
set_reset_data( DDR_PHY_DX8GSR5, DDR_PHY_DX8GSR5_DEFVAL);
set_reset_data( DDR_PHY_DX8GSR6, DDR_PHY_DX8GSR6_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0OSC, DDR_PHY_DX8SL0OSC_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0PLLCR0, DDR_PHY_DX8SL0PLLCR0_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0PLLCR1, DDR_PHY_DX8SL0PLLCR1_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0PLLCR2, DDR_PHY_DX8SL0PLLCR2_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0PLLCR3, DDR_PHY_DX8SL0PLLCR3_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0PLLCR4, DDR_PHY_DX8SL0PLLCR4_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0PLLCR5, DDR_PHY_DX8SL0PLLCR5_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0DQSCTL, DDR_PHY_DX8SL0DQSCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0TRNCTL, DDR_PHY_DX8SL0TRNCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0DDLCTL, DDR_PHY_DX8SL0DDLCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0DXCTL1, DDR_PHY_DX8SL0DXCTL1_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0DXCTL2, DDR_PHY_DX8SL0DXCTL2_DEFVAL);
set_reset_data( DDR_PHY_DX8SL0IOCR, DDR_PHY_DX8SL0IOCR_DEFVAL);
set_reset_data( DDR_PHY_DX4SL0IOCR, DDR_PHY_DX4SL0IOCR_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1OSC, DDR_PHY_DX8SL1OSC_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1PLLCR0, DDR_PHY_DX8SL1PLLCR0_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1PLLCR1, DDR_PHY_DX8SL1PLLCR1_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1PLLCR2, DDR_PHY_DX8SL1PLLCR2_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1PLLCR3, DDR_PHY_DX8SL1PLLCR3_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1PLLCR4, DDR_PHY_DX8SL1PLLCR4_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1PLLCR5, DDR_PHY_DX8SL1PLLCR5_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1DQSCTL, DDR_PHY_DX8SL1DQSCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1TRNCTL, DDR_PHY_DX8SL1TRNCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1DDLCTL, DDR_PHY_DX8SL1DDLCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1DXCTL1, DDR_PHY_DX8SL1DXCTL1_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1DXCTL2, DDR_PHY_DX8SL1DXCTL2_DEFVAL);
set_reset_data( DDR_PHY_DX8SL1IOCR, DDR_PHY_DX8SL1IOCR_DEFVAL);
set_reset_data( DDR_PHY_DX4SL1IOCR, DDR_PHY_DX4SL1IOCR_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2OSC, DDR_PHY_DX8SL2OSC_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2PLLCR0, DDR_PHY_DX8SL2PLLCR0_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2PLLCR1, DDR_PHY_DX8SL2PLLCR1_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2PLLCR2, DDR_PHY_DX8SL2PLLCR2_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2PLLCR3, DDR_PHY_DX8SL2PLLCR3_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2PLLCR4, DDR_PHY_DX8SL2PLLCR4_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2PLLCR5, DDR_PHY_DX8SL2PLLCR5_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2DQSCTL, DDR_PHY_DX8SL2DQSCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2TRNCTL, DDR_PHY_DX8SL2TRNCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2DDLCTL, DDR_PHY_DX8SL2DDLCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2DXCTL1, DDR_PHY_DX8SL2DXCTL1_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2DXCTL2, DDR_PHY_DX8SL2DXCTL2_DEFVAL);
set_reset_data( DDR_PHY_DX8SL2IOCR, DDR_PHY_DX8SL2IOCR_DEFVAL);
set_reset_data( DDR_PHY_DX4SL2IOCR, DDR_PHY_DX4SL2IOCR_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3OSC, DDR_PHY_DX8SL3OSC_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3PLLCR0, DDR_PHY_DX8SL3PLLCR0_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3PLLCR1, DDR_PHY_DX8SL3PLLCR1_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3PLLCR2, DDR_PHY_DX8SL3PLLCR2_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3PLLCR3, DDR_PHY_DX8SL3PLLCR3_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3PLLCR4, DDR_PHY_DX8SL3PLLCR4_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3PLLCR5, DDR_PHY_DX8SL3PLLCR5_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3DQSCTL, DDR_PHY_DX8SL3DQSCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3TRNCTL, DDR_PHY_DX8SL3TRNCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3DDLCTL, DDR_PHY_DX8SL3DDLCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3DXCTL1, DDR_PHY_DX8SL3DXCTL1_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3DXCTL2, DDR_PHY_DX8SL3DXCTL2_DEFVAL);
set_reset_data( DDR_PHY_DX8SL3IOCR, DDR_PHY_DX8SL3IOCR_DEFVAL);
set_reset_data( DDR_PHY_DX4SL3IOCR, DDR_PHY_DX4SL3IOCR_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4OSC, DDR_PHY_DX8SL4OSC_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4PLLCR0, DDR_PHY_DX8SL4PLLCR0_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4PLLCR1, DDR_PHY_DX8SL4PLLCR1_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4PLLCR2, DDR_PHY_DX8SL4PLLCR2_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4PLLCR3, DDR_PHY_DX8SL4PLLCR3_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4PLLCR4, DDR_PHY_DX8SL4PLLCR4_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4PLLCR5, DDR_PHY_DX8SL4PLLCR5_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4DQSCTL, DDR_PHY_DX8SL4DQSCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4TRNCTL, DDR_PHY_DX8SL4TRNCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4DDLCTL, DDR_PHY_DX8SL4DDLCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4DXCTL1, DDR_PHY_DX8SL4DXCTL1_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4DXCTL2, DDR_PHY_DX8SL4DXCTL2_DEFVAL);
set_reset_data( DDR_PHY_DX8SL4IOCR, DDR_PHY_DX8SL4IOCR_DEFVAL);
set_reset_data( DDR_PHY_DX4SL4IOCR, DDR_PHY_DX4SL4IOCR_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBOSC, DDR_PHY_DX8SLBOSC_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBPLLCR0, DDR_PHY_DX8SLBPLLCR0_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBPLLCR1, DDR_PHY_DX8SLBPLLCR1_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBPLLCR2, DDR_PHY_DX8SLBPLLCR2_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBPLLCR3, DDR_PHY_DX8SLBPLLCR3_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBPLLCR4, DDR_PHY_DX8SLBPLLCR4_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBPLLCR5, DDR_PHY_DX8SLBPLLCR5_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBDQSCTL, DDR_PHY_DX8SLBDQSCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBTRNCTL, DDR_PHY_DX8SLBTRNCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBDDLCTL, DDR_PHY_DX8SLBDDLCTL_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBDXCTL1, DDR_PHY_DX8SLBDXCTL1_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBDXCTL2, DDR_PHY_DX8SLBDXCTL2_DEFVAL);
set_reset_data( DDR_PHY_DX8SLBIOCR, DDR_PHY_DX8SLBIOCR_DEFVAL);
set_reset_data( DDR_PHY_DX4SLBIOCR, DDR_PHY_DX4SLBIOCR_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PORT_TYPE, DDR_QOS_CTRL_PORT_TYPE_DEFVAL);
set_reset_data( DDR_QOS_CTRL_QOS_CTRL, DDR_QOS_CTRL_QOS_CTRL_DEFVAL);
set_reset_data( DDR_QOS_CTRL_RD_HPR_THRSLD, DDR_QOS_CTRL_RD_HPR_THRSLD_DEFVAL);
set_reset_data( DDR_QOS_CTRL_RD_LPR_THRSLD, DDR_QOS_CTRL_RD_LPR_THRSLD_DEFVAL);
set_reset_data( DDR_QOS_CTRL_WR_THRSLD, DDR_QOS_CTRL_WR_THRSLD_DEFVAL);
set_reset_data( DDR_QOS_CTRL_ZQCS_CTRL0, DDR_QOS_CTRL_ZQCS_CTRL0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_ZQCS_CTRL1, DDR_QOS_CTRL_ZQCS_CTRL1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_ZQCS_STATUS, DDR_QOS_CTRL_ZQCS_STATUS_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_EXT_REFRESH, DDR_QOS_CTRL_DDRC_EXT_REFRESH_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRPHY_SMODE, DDR_QOS_CTRL_DDRPHY_SMODE_DEFVAL);
set_reset_data( DDR_QOS_CTRL_QOS_IRQ_STATUS, DDR_QOS_CTRL_QOS_IRQ_STATUS_DEFVAL);
set_reset_data( DDR_QOS_CTRL_QOS_IRQ_ENABLE, DDR_QOS_CTRL_QOS_IRQ_ENABLE_DEFVAL);
set_reset_data( DDR_QOS_CTRL_QOS_IRQ_DISABLE, DDR_QOS_CTRL_QOS_IRQ_DISABLE_DEFVAL);
set_reset_data( DDR_QOS_CTRL_QOS_IRQ_TRIGGER, DDR_QOS_CTRL_QOS_IRQ_TRIGGER_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_CTRL, DDR_QOS_CTRL_PC_CTRL_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_TOTAL_CYL_CNT, DDR_QOS_CTRL_PC_TOTAL_CYL_CNT_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_0, DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_0, DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_0, DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_0, DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_0, DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_0, DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_0, DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_0, DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_1, DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_1, DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_1, DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_1, DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_1, DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_1, DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_1, DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_1, DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_2, DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_2_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_2, DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_2_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_2, DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_2_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_2, DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_2_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_2, DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_2_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_2, DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_2_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_2, DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_2_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_2, DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_2_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_3, DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_3_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_3, DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_3_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_3, DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_3_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_3, DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_3_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_3, DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_3_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_3, DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_3_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_3, DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_3_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_3, DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_3_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_4, DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_4_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_4, DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_4_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_4, DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_4_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_4, DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_4_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_4, DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_4_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_4, DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_4_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_4, DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_4_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_4, DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_4_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_5, DDR_QOS_CTRL_PC_RDCMD_CNT_PORT_5_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_5, DDR_QOS_CTRL_PC_WRCMD_CNT_PORT_5_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_5, DDR_QOS_CTRL_PC_RDCMD_STL_CNT_PORT_5_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_5, DDR_QOS_CTRL_PC_WRCMD_STL_CNT_PORT_5_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_5, DDR_QOS_CTRL_PC_RDDATA_CNT_PORT_5_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_5, DDR_QOS_CTRL_PC_WRDATA_CNT_PORT_5_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_5, DDR_QOS_CTRL_PC_RDDATA_STL_CNT_PORT_5_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_5, DDR_QOS_CTRL_PC_WRDATA_STL_CNT_PORT_5_DEFVAL);
set_reset_data( DDR_QOS_CTRL_PC_COPY_PERIOD, DDR_QOS_CTRL_PC_COPY_PERIOD_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_WR_RAM, DDR_QOS_CTRL_DDRC_WR_RAM_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_RD_RAM, DDR_QOS_CTRL_DDRC_RD_RAM_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_URGENT, DDR_QOS_CTRL_DDRC_URGENT_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_QVN_CTRL, DDR_QOS_CTRL_DDRC_QVN_CTRL_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_STATUS, DDR_QOS_CTRL_DDRC_MRR_STATUS_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA0, DDR_QOS_CTRL_DDRC_MRR_DATA0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA1, DDR_QOS_CTRL_DDRC_MRR_DATA1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA2, DDR_QOS_CTRL_DDRC_MRR_DATA2_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA3, DDR_QOS_CTRL_DDRC_MRR_DATA3_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA4, DDR_QOS_CTRL_DDRC_MRR_DATA4_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA5, DDR_QOS_CTRL_DDRC_MRR_DATA5_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA6, DDR_QOS_CTRL_DDRC_MRR_DATA6_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA7, DDR_QOS_CTRL_DDRC_MRR_DATA7_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA8, DDR_QOS_CTRL_DDRC_MRR_DATA8_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA9, DDR_QOS_CTRL_DDRC_MRR_DATA9_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA10, DDR_QOS_CTRL_DDRC_MRR_DATA10_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_MRR_DATA11, DDR_QOS_CTRL_DDRC_MRR_DATA11_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD0_REG0, DDR_QOS_CTRL_XPD0_REG0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD0_REG1, DDR_QOS_CTRL_XPD0_REG1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD0_CTRL0, DDR_QOS_CTRL_XPD0_CTRL0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD0_CTRL1, DDR_QOS_CTRL_XPD0_CTRL1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD0_CTRL2, DDR_QOS_CTRL_XPD0_CTRL2_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD0_CTRL3, DDR_QOS_CTRL_XPD0_CTRL3_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD0_SOFT_RST, DDR_QOS_CTRL_XPD0_SOFT_RST_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD0_STAT, DDR_QOS_CTRL_XPD0_STAT_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD1_REG0, DDR_QOS_CTRL_XPD1_REG0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD1_REG1, DDR_QOS_CTRL_XPD1_REG1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD1_CTRL0, DDR_QOS_CTRL_XPD1_CTRL0_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD1_CTRL1, DDR_QOS_CTRL_XPD1_CTRL1_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD1_CTRL2, DDR_QOS_CTRL_XPD1_CTRL2_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD1_CTRL3, DDR_QOS_CTRL_XPD1_CTRL3_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD1_SOFT_RST, DDR_QOS_CTRL_XPD1_SOFT_RST_DEFVAL);
set_reset_data( DDR_QOS_CTRL_XPD1_STAT, DDR_QOS_CTRL_XPD1_STAT_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDR_CLK_CTRL, DDR_QOS_CTRL_DDR_CLK_CTRL_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDR_DCD_CTRL, DDR_QOS_CTRL_DDR_DCD_CTRL_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRPHY_CTRL, DDR_QOS_CTRL_DDRPHY_CTRL_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDRC_RETRY_RAM, DDR_QOS_CTRL_DDRC_RETRY_RAM_DEFVAL);
set_reset_data( DDR_QOS_CTRL_DDR_QOS_ECO, DDR_QOS_CTRL_DDR_QOS_ECO_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_CTRL, DDR_XMPU0_CFG_CTRL_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_ERR_STATUS1, DDR_XMPU0_CFG_ERR_STATUS1_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_ERR_STATUS2, DDR_XMPU0_CFG_ERR_STATUS2_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_POISON, DDR_XMPU0_CFG_POISON_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_ISR, DDR_XMPU0_CFG_ISR_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_IMR, DDR_XMPU0_CFG_IMR_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_IEN, DDR_XMPU0_CFG_IEN_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_IDS, DDR_XMPU0_CFG_IDS_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_LOCK, DDR_XMPU0_CFG_LOCK_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_ECO, DDR_XMPU0_CFG_ECO_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R00_START, DDR_XMPU0_CFG_R00_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R00_END, DDR_XMPU0_CFG_R00_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R00_MASTER, DDR_XMPU0_CFG_R00_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R00_CONFIG, DDR_XMPU0_CFG_R00_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R01_START, DDR_XMPU0_CFG_R01_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R01_END, DDR_XMPU0_CFG_R01_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R01_MASTER, DDR_XMPU0_CFG_R01_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R01_CONFIG, DDR_XMPU0_CFG_R01_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R02_START, DDR_XMPU0_CFG_R02_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R02_END, DDR_XMPU0_CFG_R02_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R02_MASTER, DDR_XMPU0_CFG_R02_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R02_CONFIG, DDR_XMPU0_CFG_R02_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R03_START, DDR_XMPU0_CFG_R03_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R03_END, DDR_XMPU0_CFG_R03_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R03_MASTER, DDR_XMPU0_CFG_R03_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R03_CONFIG, DDR_XMPU0_CFG_R03_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R04_START, DDR_XMPU0_CFG_R04_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R04_END, DDR_XMPU0_CFG_R04_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R04_MASTER, DDR_XMPU0_CFG_R04_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R04_CONFIG, DDR_XMPU0_CFG_R04_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R05_START, DDR_XMPU0_CFG_R05_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R05_END, DDR_XMPU0_CFG_R05_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R05_MASTER, DDR_XMPU0_CFG_R05_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R05_CONFIG, DDR_XMPU0_CFG_R05_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R06_START, DDR_XMPU0_CFG_R06_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R06_END, DDR_XMPU0_CFG_R06_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R06_MASTER, DDR_XMPU0_CFG_R06_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R06_CONFIG, DDR_XMPU0_CFG_R06_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R07_START, DDR_XMPU0_CFG_R07_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R07_END, DDR_XMPU0_CFG_R07_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R07_MASTER, DDR_XMPU0_CFG_R07_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R07_CONFIG, DDR_XMPU0_CFG_R07_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R08_START, DDR_XMPU0_CFG_R08_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R08_END, DDR_XMPU0_CFG_R08_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R08_MASTER, DDR_XMPU0_CFG_R08_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R08_CONFIG, DDR_XMPU0_CFG_R08_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R09_START, DDR_XMPU0_CFG_R09_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R09_END, DDR_XMPU0_CFG_R09_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R09_MASTER, DDR_XMPU0_CFG_R09_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R09_CONFIG, DDR_XMPU0_CFG_R09_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R10_START, DDR_XMPU0_CFG_R10_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R10_END, DDR_XMPU0_CFG_R10_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R10_MASTER, DDR_XMPU0_CFG_R10_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R10_CONFIG, DDR_XMPU0_CFG_R10_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R11_START, DDR_XMPU0_CFG_R11_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R11_END, DDR_XMPU0_CFG_R11_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R11_MASTER, DDR_XMPU0_CFG_R11_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R11_CONFIG, DDR_XMPU0_CFG_R11_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R12_START, DDR_XMPU0_CFG_R12_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R12_END, DDR_XMPU0_CFG_R12_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R12_MASTER, DDR_XMPU0_CFG_R12_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R12_CONFIG, DDR_XMPU0_CFG_R12_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R13_START, DDR_XMPU0_CFG_R13_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R13_END, DDR_XMPU0_CFG_R13_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R13_MASTER, DDR_XMPU0_CFG_R13_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R13_CONFIG, DDR_XMPU0_CFG_R13_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R14_START, DDR_XMPU0_CFG_R14_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R14_END, DDR_XMPU0_CFG_R14_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R14_MASTER, DDR_XMPU0_CFG_R14_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R14_CONFIG, DDR_XMPU0_CFG_R14_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R15_START, DDR_XMPU0_CFG_R15_START_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R15_END, DDR_XMPU0_CFG_R15_END_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R15_MASTER, DDR_XMPU0_CFG_R15_MASTER_DEFVAL);
set_reset_data( DDR_XMPU0_CFG_R15_CONFIG, DDR_XMPU0_CFG_R15_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_CTRL, DDR_XMPU1_CFG_CTRL_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_ERR_STATUS1, DDR_XMPU1_CFG_ERR_STATUS1_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_ERR_STATUS2, DDR_XMPU1_CFG_ERR_STATUS2_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_POISON, DDR_XMPU1_CFG_POISON_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_ISR, DDR_XMPU1_CFG_ISR_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_IMR, DDR_XMPU1_CFG_IMR_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_IEN, DDR_XMPU1_CFG_IEN_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_IDS, DDR_XMPU1_CFG_IDS_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_LOCK, DDR_XMPU1_CFG_LOCK_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_ECO, DDR_XMPU1_CFG_ECO_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R00_START, DDR_XMPU1_CFG_R00_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R00_END, DDR_XMPU1_CFG_R00_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R00_MASTER, DDR_XMPU1_CFG_R00_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R00_CONFIG, DDR_XMPU1_CFG_R00_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R01_START, DDR_XMPU1_CFG_R01_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R01_END, DDR_XMPU1_CFG_R01_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R01_MASTER, DDR_XMPU1_CFG_R01_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R01_CONFIG, DDR_XMPU1_CFG_R01_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R02_START, DDR_XMPU1_CFG_R02_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R02_END, DDR_XMPU1_CFG_R02_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R02_MASTER, DDR_XMPU1_CFG_R02_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R02_CONFIG, DDR_XMPU1_CFG_R02_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R03_START, DDR_XMPU1_CFG_R03_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R03_END, DDR_XMPU1_CFG_R03_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R03_MASTER, DDR_XMPU1_CFG_R03_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R03_CONFIG, DDR_XMPU1_CFG_R03_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R04_START, DDR_XMPU1_CFG_R04_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R04_END, DDR_XMPU1_CFG_R04_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R04_MASTER, DDR_XMPU1_CFG_R04_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R04_CONFIG, DDR_XMPU1_CFG_R04_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R05_START, DDR_XMPU1_CFG_R05_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R05_END, DDR_XMPU1_CFG_R05_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R05_MASTER, DDR_XMPU1_CFG_R05_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R05_CONFIG, DDR_XMPU1_CFG_R05_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R06_START, DDR_XMPU1_CFG_R06_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R06_END, DDR_XMPU1_CFG_R06_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R06_MASTER, DDR_XMPU1_CFG_R06_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R06_CONFIG, DDR_XMPU1_CFG_R06_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R07_START, DDR_XMPU1_CFG_R07_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R07_END, DDR_XMPU1_CFG_R07_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R07_MASTER, DDR_XMPU1_CFG_R07_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R07_CONFIG, DDR_XMPU1_CFG_R07_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R08_START, DDR_XMPU1_CFG_R08_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R08_END, DDR_XMPU1_CFG_R08_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R08_MASTER, DDR_XMPU1_CFG_R08_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R08_CONFIG, DDR_XMPU1_CFG_R08_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R09_START, DDR_XMPU1_CFG_R09_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R09_END, DDR_XMPU1_CFG_R09_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R09_MASTER, DDR_XMPU1_CFG_R09_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R09_CONFIG, DDR_XMPU1_CFG_R09_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R10_START, DDR_XMPU1_CFG_R10_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R10_END, DDR_XMPU1_CFG_R10_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R10_MASTER, DDR_XMPU1_CFG_R10_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R10_CONFIG, DDR_XMPU1_CFG_R10_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R11_START, DDR_XMPU1_CFG_R11_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R11_END, DDR_XMPU1_CFG_R11_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R11_MASTER, DDR_XMPU1_CFG_R11_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R11_CONFIG, DDR_XMPU1_CFG_R11_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R12_START, DDR_XMPU1_CFG_R12_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R12_END, DDR_XMPU1_CFG_R12_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R12_MASTER, DDR_XMPU1_CFG_R12_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R12_CONFIG, DDR_XMPU1_CFG_R12_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R13_START, DDR_XMPU1_CFG_R13_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R13_END, DDR_XMPU1_CFG_R13_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R13_MASTER, DDR_XMPU1_CFG_R13_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R13_CONFIG, DDR_XMPU1_CFG_R13_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R14_START, DDR_XMPU1_CFG_R14_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R14_END, DDR_XMPU1_CFG_R14_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R14_MASTER, DDR_XMPU1_CFG_R14_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R14_CONFIG, DDR_XMPU1_CFG_R14_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R15_START, DDR_XMPU1_CFG_R15_START_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R15_END, DDR_XMPU1_CFG_R15_END_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R15_MASTER, DDR_XMPU1_CFG_R15_MASTER_DEFVAL);
set_reset_data( DDR_XMPU1_CFG_R15_CONFIG, DDR_XMPU1_CFG_R15_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_CTRL, DDR_XMPU2_CFG_CTRL_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_ERR_STATUS1, DDR_XMPU2_CFG_ERR_STATUS1_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_ERR_STATUS2, DDR_XMPU2_CFG_ERR_STATUS2_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_POISON, DDR_XMPU2_CFG_POISON_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_ISR, DDR_XMPU2_CFG_ISR_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_IMR, DDR_XMPU2_CFG_IMR_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_IEN, DDR_XMPU2_CFG_IEN_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_IDS, DDR_XMPU2_CFG_IDS_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_LOCK, DDR_XMPU2_CFG_LOCK_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_ECO, DDR_XMPU2_CFG_ECO_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R00_START, DDR_XMPU2_CFG_R00_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R00_END, DDR_XMPU2_CFG_R00_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R00_MASTER, DDR_XMPU2_CFG_R00_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R00_CONFIG, DDR_XMPU2_CFG_R00_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R01_START, DDR_XMPU2_CFG_R01_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R01_END, DDR_XMPU2_CFG_R01_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R01_MASTER, DDR_XMPU2_CFG_R01_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R01_CONFIG, DDR_XMPU2_CFG_R01_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R02_START, DDR_XMPU2_CFG_R02_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R02_END, DDR_XMPU2_CFG_R02_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R02_MASTER, DDR_XMPU2_CFG_R02_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R02_CONFIG, DDR_XMPU2_CFG_R02_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R03_START, DDR_XMPU2_CFG_R03_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R03_END, DDR_XMPU2_CFG_R03_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R03_MASTER, DDR_XMPU2_CFG_R03_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R03_CONFIG, DDR_XMPU2_CFG_R03_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R04_START, DDR_XMPU2_CFG_R04_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R04_END, DDR_XMPU2_CFG_R04_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R04_MASTER, DDR_XMPU2_CFG_R04_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R04_CONFIG, DDR_XMPU2_CFG_R04_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R05_START, DDR_XMPU2_CFG_R05_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R05_END, DDR_XMPU2_CFG_R05_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R05_MASTER, DDR_XMPU2_CFG_R05_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R05_CONFIG, DDR_XMPU2_CFG_R05_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R06_START, DDR_XMPU2_CFG_R06_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R06_END, DDR_XMPU2_CFG_R06_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R06_MASTER, DDR_XMPU2_CFG_R06_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R06_CONFIG, DDR_XMPU2_CFG_R06_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R07_START, DDR_XMPU2_CFG_R07_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R07_END, DDR_XMPU2_CFG_R07_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R07_MASTER, DDR_XMPU2_CFG_R07_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R07_CONFIG, DDR_XMPU2_CFG_R07_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R08_START, DDR_XMPU2_CFG_R08_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R08_END, DDR_XMPU2_CFG_R08_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R08_MASTER, DDR_XMPU2_CFG_R08_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R08_CONFIG, DDR_XMPU2_CFG_R08_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R09_START, DDR_XMPU2_CFG_R09_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R09_END, DDR_XMPU2_CFG_R09_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R09_MASTER, DDR_XMPU2_CFG_R09_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R09_CONFIG, DDR_XMPU2_CFG_R09_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R10_START, DDR_XMPU2_CFG_R10_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R10_END, DDR_XMPU2_CFG_R10_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R10_MASTER, DDR_XMPU2_CFG_R10_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R10_CONFIG, DDR_XMPU2_CFG_R10_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R11_START, DDR_XMPU2_CFG_R11_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R11_END, DDR_XMPU2_CFG_R11_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R11_MASTER, DDR_XMPU2_CFG_R11_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R11_CONFIG, DDR_XMPU2_CFG_R11_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R12_START, DDR_XMPU2_CFG_R12_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R12_END, DDR_XMPU2_CFG_R12_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R12_MASTER, DDR_XMPU2_CFG_R12_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R12_CONFIG, DDR_XMPU2_CFG_R12_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R13_START, DDR_XMPU2_CFG_R13_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R13_END, DDR_XMPU2_CFG_R13_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R13_MASTER, DDR_XMPU2_CFG_R13_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R13_CONFIG, DDR_XMPU2_CFG_R13_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R14_START, DDR_XMPU2_CFG_R14_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R14_END, DDR_XMPU2_CFG_R14_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R14_MASTER, DDR_XMPU2_CFG_R14_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R14_CONFIG, DDR_XMPU2_CFG_R14_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R15_START, DDR_XMPU2_CFG_R15_START_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R15_END, DDR_XMPU2_CFG_R15_END_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R15_MASTER, DDR_XMPU2_CFG_R15_MASTER_DEFVAL);
set_reset_data( DDR_XMPU2_CFG_R15_CONFIG, DDR_XMPU2_CFG_R15_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_CTRL, DDR_XMPU3_CFG_CTRL_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_ERR_STATUS1, DDR_XMPU3_CFG_ERR_STATUS1_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_ERR_STATUS2, DDR_XMPU3_CFG_ERR_STATUS2_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_POISON, DDR_XMPU3_CFG_POISON_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_ISR, DDR_XMPU3_CFG_ISR_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_IMR, DDR_XMPU3_CFG_IMR_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_IEN, DDR_XMPU3_CFG_IEN_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_IDS, DDR_XMPU3_CFG_IDS_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_LOCK, DDR_XMPU3_CFG_LOCK_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_ECO, DDR_XMPU3_CFG_ECO_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R00_START, DDR_XMPU3_CFG_R00_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R00_END, DDR_XMPU3_CFG_R00_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R00_MASTER, DDR_XMPU3_CFG_R00_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R00_CONFIG, DDR_XMPU3_CFG_R00_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R01_START, DDR_XMPU3_CFG_R01_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R01_END, DDR_XMPU3_CFG_R01_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R01_MASTER, DDR_XMPU3_CFG_R01_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R01_CONFIG, DDR_XMPU3_CFG_R01_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R02_START, DDR_XMPU3_CFG_R02_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R02_END, DDR_XMPU3_CFG_R02_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R02_MASTER, DDR_XMPU3_CFG_R02_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R02_CONFIG, DDR_XMPU3_CFG_R02_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R03_START, DDR_XMPU3_CFG_R03_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R03_END, DDR_XMPU3_CFG_R03_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R03_MASTER, DDR_XMPU3_CFG_R03_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R03_CONFIG, DDR_XMPU3_CFG_R03_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R04_START, DDR_XMPU3_CFG_R04_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R04_END, DDR_XMPU3_CFG_R04_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R04_MASTER, DDR_XMPU3_CFG_R04_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R04_CONFIG, DDR_XMPU3_CFG_R04_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R05_START, DDR_XMPU3_CFG_R05_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R05_END, DDR_XMPU3_CFG_R05_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R05_MASTER, DDR_XMPU3_CFG_R05_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R05_CONFIG, DDR_XMPU3_CFG_R05_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R06_START, DDR_XMPU3_CFG_R06_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R06_END, DDR_XMPU3_CFG_R06_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R06_MASTER, DDR_XMPU3_CFG_R06_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R06_CONFIG, DDR_XMPU3_CFG_R06_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R07_START, DDR_XMPU3_CFG_R07_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R07_END, DDR_XMPU3_CFG_R07_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R07_MASTER, DDR_XMPU3_CFG_R07_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R07_CONFIG, DDR_XMPU3_CFG_R07_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R08_START, DDR_XMPU3_CFG_R08_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R08_END, DDR_XMPU3_CFG_R08_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R08_MASTER, DDR_XMPU3_CFG_R08_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R08_CONFIG, DDR_XMPU3_CFG_R08_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R09_START, DDR_XMPU3_CFG_R09_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R09_END, DDR_XMPU3_CFG_R09_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R09_MASTER, DDR_XMPU3_CFG_R09_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R09_CONFIG, DDR_XMPU3_CFG_R09_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R10_START, DDR_XMPU3_CFG_R10_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R10_END, DDR_XMPU3_CFG_R10_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R10_MASTER, DDR_XMPU3_CFG_R10_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R10_CONFIG, DDR_XMPU3_CFG_R10_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R11_START, DDR_XMPU3_CFG_R11_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R11_END, DDR_XMPU3_CFG_R11_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R11_MASTER, DDR_XMPU3_CFG_R11_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R11_CONFIG, DDR_XMPU3_CFG_R11_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R12_START, DDR_XMPU3_CFG_R12_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R12_END, DDR_XMPU3_CFG_R12_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R12_MASTER, DDR_XMPU3_CFG_R12_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R12_CONFIG, DDR_XMPU3_CFG_R12_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R13_START, DDR_XMPU3_CFG_R13_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R13_END, DDR_XMPU3_CFG_R13_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R13_MASTER, DDR_XMPU3_CFG_R13_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R13_CONFIG, DDR_XMPU3_CFG_R13_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R14_START, DDR_XMPU3_CFG_R14_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R14_END, DDR_XMPU3_CFG_R14_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R14_MASTER, DDR_XMPU3_CFG_R14_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R14_CONFIG, DDR_XMPU3_CFG_R14_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R15_START, DDR_XMPU3_CFG_R15_START_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R15_END, DDR_XMPU3_CFG_R15_END_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R15_MASTER, DDR_XMPU3_CFG_R15_MASTER_DEFVAL);
set_reset_data( DDR_XMPU3_CFG_R15_CONFIG, DDR_XMPU3_CFG_R15_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_CTRL, DDR_XMPU4_CFG_CTRL_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_ERR_STATUS1, DDR_XMPU4_CFG_ERR_STATUS1_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_ERR_STATUS2, DDR_XMPU4_CFG_ERR_STATUS2_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_POISON, DDR_XMPU4_CFG_POISON_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_ISR, DDR_XMPU4_CFG_ISR_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_IMR, DDR_XMPU4_CFG_IMR_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_IEN, DDR_XMPU4_CFG_IEN_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_IDS, DDR_XMPU4_CFG_IDS_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_LOCK, DDR_XMPU4_CFG_LOCK_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_ECO, DDR_XMPU4_CFG_ECO_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R00_START, DDR_XMPU4_CFG_R00_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R00_END, DDR_XMPU4_CFG_R00_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R00_MASTER, DDR_XMPU4_CFG_R00_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R00_CONFIG, DDR_XMPU4_CFG_R00_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R01_START, DDR_XMPU4_CFG_R01_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R01_END, DDR_XMPU4_CFG_R01_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R01_MASTER, DDR_XMPU4_CFG_R01_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R01_CONFIG, DDR_XMPU4_CFG_R01_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R02_START, DDR_XMPU4_CFG_R02_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R02_END, DDR_XMPU4_CFG_R02_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R02_MASTER, DDR_XMPU4_CFG_R02_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R02_CONFIG, DDR_XMPU4_CFG_R02_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R03_START, DDR_XMPU4_CFG_R03_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R03_END, DDR_XMPU4_CFG_R03_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R03_MASTER, DDR_XMPU4_CFG_R03_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R03_CONFIG, DDR_XMPU4_CFG_R03_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R04_START, DDR_XMPU4_CFG_R04_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R04_END, DDR_XMPU4_CFG_R04_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R04_MASTER, DDR_XMPU4_CFG_R04_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R04_CONFIG, DDR_XMPU4_CFG_R04_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R05_START, DDR_XMPU4_CFG_R05_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R05_END, DDR_XMPU4_CFG_R05_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R05_MASTER, DDR_XMPU4_CFG_R05_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R05_CONFIG, DDR_XMPU4_CFG_R05_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R06_START, DDR_XMPU4_CFG_R06_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R06_END, DDR_XMPU4_CFG_R06_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R06_MASTER, DDR_XMPU4_CFG_R06_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R06_CONFIG, DDR_XMPU4_CFG_R06_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R07_START, DDR_XMPU4_CFG_R07_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R07_END, DDR_XMPU4_CFG_R07_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R07_MASTER, DDR_XMPU4_CFG_R07_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R07_CONFIG, DDR_XMPU4_CFG_R07_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R08_START, DDR_XMPU4_CFG_R08_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R08_END, DDR_XMPU4_CFG_R08_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R08_MASTER, DDR_XMPU4_CFG_R08_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R08_CONFIG, DDR_XMPU4_CFG_R08_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R09_START, DDR_XMPU4_CFG_R09_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R09_END, DDR_XMPU4_CFG_R09_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R09_MASTER, DDR_XMPU4_CFG_R09_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R09_CONFIG, DDR_XMPU4_CFG_R09_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R10_START, DDR_XMPU4_CFG_R10_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R10_END, DDR_XMPU4_CFG_R10_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R10_MASTER, DDR_XMPU4_CFG_R10_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R10_CONFIG, DDR_XMPU4_CFG_R10_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R11_START, DDR_XMPU4_CFG_R11_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R11_END, DDR_XMPU4_CFG_R11_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R11_MASTER, DDR_XMPU4_CFG_R11_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R11_CONFIG, DDR_XMPU4_CFG_R11_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R12_START, DDR_XMPU4_CFG_R12_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R12_END, DDR_XMPU4_CFG_R12_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R12_MASTER, DDR_XMPU4_CFG_R12_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R12_CONFIG, DDR_XMPU4_CFG_R12_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R13_START, DDR_XMPU4_CFG_R13_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R13_END, DDR_XMPU4_CFG_R13_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R13_MASTER, DDR_XMPU4_CFG_R13_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R13_CONFIG, DDR_XMPU4_CFG_R13_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R14_START, DDR_XMPU4_CFG_R14_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R14_END, DDR_XMPU4_CFG_R14_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R14_MASTER, DDR_XMPU4_CFG_R14_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R14_CONFIG, DDR_XMPU4_CFG_R14_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R15_START, DDR_XMPU4_CFG_R15_START_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R15_END, DDR_XMPU4_CFG_R15_END_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R15_MASTER, DDR_XMPU4_CFG_R15_MASTER_DEFVAL);
set_reset_data( DDR_XMPU4_CFG_R15_CONFIG, DDR_XMPU4_CFG_R15_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_CTRL, DDR_XMPU5_CFG_CTRL_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_ERR_STATUS1, DDR_XMPU5_CFG_ERR_STATUS1_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_ERR_STATUS2, DDR_XMPU5_CFG_ERR_STATUS2_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_POISON, DDR_XMPU5_CFG_POISON_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_ISR, DDR_XMPU5_CFG_ISR_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_IMR, DDR_XMPU5_CFG_IMR_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_IEN, DDR_XMPU5_CFG_IEN_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_IDS, DDR_XMPU5_CFG_IDS_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_LOCK, DDR_XMPU5_CFG_LOCK_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_ECO, DDR_XMPU5_CFG_ECO_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R00_START, DDR_XMPU5_CFG_R00_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R00_END, DDR_XMPU5_CFG_R00_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R00_MASTER, DDR_XMPU5_CFG_R00_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R00_CONFIG, DDR_XMPU5_CFG_R00_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R01_START, DDR_XMPU5_CFG_R01_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R01_END, DDR_XMPU5_CFG_R01_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R01_MASTER, DDR_XMPU5_CFG_R01_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R01_CONFIG, DDR_XMPU5_CFG_R01_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R02_START, DDR_XMPU5_CFG_R02_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R02_END, DDR_XMPU5_CFG_R02_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R02_MASTER, DDR_XMPU5_CFG_R02_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R02_CONFIG, DDR_XMPU5_CFG_R02_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R03_START, DDR_XMPU5_CFG_R03_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R03_END, DDR_XMPU5_CFG_R03_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R03_MASTER, DDR_XMPU5_CFG_R03_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R03_CONFIG, DDR_XMPU5_CFG_R03_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R04_START, DDR_XMPU5_CFG_R04_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R04_END, DDR_XMPU5_CFG_R04_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R04_MASTER, DDR_XMPU5_CFG_R04_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R04_CONFIG, DDR_XMPU5_CFG_R04_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R05_START, DDR_XMPU5_CFG_R05_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R05_END, DDR_XMPU5_CFG_R05_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R05_MASTER, DDR_XMPU5_CFG_R05_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R05_CONFIG, DDR_XMPU5_CFG_R05_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R06_START, DDR_XMPU5_CFG_R06_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R06_END, DDR_XMPU5_CFG_R06_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R06_MASTER, DDR_XMPU5_CFG_R06_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R06_CONFIG, DDR_XMPU5_CFG_R06_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R07_START, DDR_XMPU5_CFG_R07_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R07_END, DDR_XMPU5_CFG_R07_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R07_MASTER, DDR_XMPU5_CFG_R07_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R07_CONFIG, DDR_XMPU5_CFG_R07_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R08_START, DDR_XMPU5_CFG_R08_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R08_END, DDR_XMPU5_CFG_R08_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R08_MASTER, DDR_XMPU5_CFG_R08_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R08_CONFIG, DDR_XMPU5_CFG_R08_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R09_START, DDR_XMPU5_CFG_R09_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R09_END, DDR_XMPU5_CFG_R09_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R09_MASTER, DDR_XMPU5_CFG_R09_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R09_CONFIG, DDR_XMPU5_CFG_R09_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R10_START, DDR_XMPU5_CFG_R10_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R10_END, DDR_XMPU5_CFG_R10_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R10_MASTER, DDR_XMPU5_CFG_R10_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R10_CONFIG, DDR_XMPU5_CFG_R10_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R11_START, DDR_XMPU5_CFG_R11_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R11_END, DDR_XMPU5_CFG_R11_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R11_MASTER, DDR_XMPU5_CFG_R11_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R11_CONFIG, DDR_XMPU5_CFG_R11_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R12_START, DDR_XMPU5_CFG_R12_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R12_END, DDR_XMPU5_CFG_R12_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R12_MASTER, DDR_XMPU5_CFG_R12_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R12_CONFIG, DDR_XMPU5_CFG_R12_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R13_START, DDR_XMPU5_CFG_R13_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R13_END, DDR_XMPU5_CFG_R13_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R13_MASTER, DDR_XMPU5_CFG_R13_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R13_CONFIG, DDR_XMPU5_CFG_R13_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R14_START, DDR_XMPU5_CFG_R14_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R14_END, DDR_XMPU5_CFG_R14_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R14_MASTER, DDR_XMPU5_CFG_R14_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R14_CONFIG, DDR_XMPU5_CFG_R14_CONFIG_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R15_START, DDR_XMPU5_CFG_R15_START_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R15_END, DDR_XMPU5_CFG_R15_END_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R15_MASTER, DDR_XMPU5_CFG_R15_MASTER_DEFVAL);
set_reset_data( DDR_XMPU5_CFG_R15_CONFIG, DDR_XMPU5_CFG_R15_CONFIG_DEFVAL);
set_reset_data( DPDMA_DPDMA_ERR_CTRL, DPDMA_DPDMA_ERR_CTRL_DEFVAL);
set_reset_data( DPDMA_DPDMA_ISR, DPDMA_DPDMA_ISR_DEFVAL);
set_reset_data( DPDMA_DPDMA_IMR, DPDMA_DPDMA_IMR_DEFVAL);
set_reset_data( DPDMA_DPDMA_IEN, DPDMA_DPDMA_IEN_DEFVAL);
set_reset_data( DPDMA_DPDMA_IDS, DPDMA_DPDMA_IDS_DEFVAL);
set_reset_data( DPDMA_DPDMA_EISR, DPDMA_DPDMA_EISR_DEFVAL);
set_reset_data( DPDMA_DPDMA_EIMR, DPDMA_DPDMA_EIMR_DEFVAL);
set_reset_data( DPDMA_DPDMA_EIEN, DPDMA_DPDMA_EIEN_DEFVAL);
set_reset_data( DPDMA_DPDMA_EIDS, DPDMA_DPDMA_EIDS_DEFVAL);
set_reset_data( DPDMA_DPDMA_CNTL, DPDMA_DPDMA_CNTL_DEFVAL);
set_reset_data( DPDMA_DPDMA_GBL, DPDMA_DPDMA_GBL_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC0_CNTL, DPDMA_DPDMA_ALC0_CNTL_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC0_STATUS, DPDMA_DPDMA_ALC0_STATUS_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC0_MAX, DPDMA_DPDMA_ALC0_MAX_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC0_MIN, DPDMA_DPDMA_ALC0_MIN_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC0_ACC, DPDMA_DPDMA_ALC0_ACC_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC0_ACC_TRAN, DPDMA_DPDMA_ALC0_ACC_TRAN_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC1_CNTL, DPDMA_DPDMA_ALC1_CNTL_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC1_STATUS, DPDMA_DPDMA_ALC1_STATUS_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC1_MAX, DPDMA_DPDMA_ALC1_MAX_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC1_MIN, DPDMA_DPDMA_ALC1_MIN_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC1_ACC, DPDMA_DPDMA_ALC1_ACC_DEFVAL);
set_reset_data( DPDMA_DPDMA_ALC1_ACC_TRAN, DPDMA_DPDMA_ALC1_ACC_TRAN_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH0_DSCR_STRT_ADDRE, DPDMA_DPDMA_CH0_DSCR_STRT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH0_DSCR_STRT_ADDR, DPDMA_DPDMA_CH0_DSCR_STRT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH0_DSCR_NEXT_ADDRE, DPDMA_DPDMA_CH0_DSCR_NEXT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH0_DSCR_NEXT_ADDR, DPDMA_DPDMA_CH0_DSCR_NEXT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH0_PYLD_CUR_ADDRE, DPDMA_DPDMA_CH0_PYLD_CUR_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH0_PYLD_CUR_ADDR, DPDMA_DPDMA_CH0_PYLD_CUR_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH0_CNTL, DPDMA_DPDMA_CH0_CNTL_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH0_STATUS, DPDMA_DPDMA_CH0_STATUS_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH0_VDO, DPDMA_DPDMA_CH0_VDO_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH0_PYLD_SZ, DPDMA_DPDMA_CH0_PYLD_SZ_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH0_DSCR_ID, DPDMA_DPDMA_CH0_DSCR_ID_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH1_DSCR_STRT_ADDRE, DPDMA_DPDMA_CH1_DSCR_STRT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH1_DSCR_STRT_ADDR, DPDMA_DPDMA_CH1_DSCR_STRT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH1_DSCR_NEXT_ADDRE, DPDMA_DPDMA_CH1_DSCR_NEXT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH1_DSCR_NEXT_ADDR, DPDMA_DPDMA_CH1_DSCR_NEXT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH1_PYLD_CUR_ADDRE, DPDMA_DPDMA_CH1_PYLD_CUR_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH1_PYLD_CUR_ADDR, DPDMA_DPDMA_CH1_PYLD_CUR_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH1_CNTL, DPDMA_DPDMA_CH1_CNTL_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH1_STATUS, DPDMA_DPDMA_CH1_STATUS_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH1_VDO, DPDMA_DPDMA_CH1_VDO_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH1_PYLD_SZ, DPDMA_DPDMA_CH1_PYLD_SZ_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH1_DSCR_ID, DPDMA_DPDMA_CH1_DSCR_ID_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH2_DSCR_STRT_ADDRE, DPDMA_DPDMA_CH2_DSCR_STRT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH2_DSCR_STRT_ADDR, DPDMA_DPDMA_CH2_DSCR_STRT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH2_DSCR_NEXT_ADDRE, DPDMA_DPDMA_CH2_DSCR_NEXT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH2_DSCR_NEXT_ADDR, DPDMA_DPDMA_CH2_DSCR_NEXT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH2_PYLD_CUR_ADDRE, DPDMA_DPDMA_CH2_PYLD_CUR_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH2_PYLD_CUR_ADDR, DPDMA_DPDMA_CH2_PYLD_CUR_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH2_CNTL, DPDMA_DPDMA_CH2_CNTL_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH2_STATUS, DPDMA_DPDMA_CH2_STATUS_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH2_VDO, DPDMA_DPDMA_CH2_VDO_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH2_PYLD_SZ, DPDMA_DPDMA_CH2_PYLD_SZ_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH2_DSCR_ID, DPDMA_DPDMA_CH2_DSCR_ID_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH3_DSCR_STRT_ADDRE, DPDMA_DPDMA_CH3_DSCR_STRT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH3_DSCR_STRT_ADDR, DPDMA_DPDMA_CH3_DSCR_STRT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH3_DSCR_NEXT_ADDRE, DPDMA_DPDMA_CH3_DSCR_NEXT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH3_DSCR_NEXT_ADDR, DPDMA_DPDMA_CH3_DSCR_NEXT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH3_PYLD_CUR_ADDRE, DPDMA_DPDMA_CH3_PYLD_CUR_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH3_PYLD_CUR_ADDR, DPDMA_DPDMA_CH3_PYLD_CUR_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH3_CNTL, DPDMA_DPDMA_CH3_CNTL_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH3_STATUS, DPDMA_DPDMA_CH3_STATUS_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH3_VDO, DPDMA_DPDMA_CH3_VDO_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH3_PYLD_SZ, DPDMA_DPDMA_CH3_PYLD_SZ_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH3_DSCR_ID, DPDMA_DPDMA_CH3_DSCR_ID_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH4_DSCR_STRT_ADDRE, DPDMA_DPDMA_CH4_DSCR_STRT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH4_DSCR_STRT_ADDR, DPDMA_DPDMA_CH4_DSCR_STRT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH4_DSCR_NEXT_ADDRE, DPDMA_DPDMA_CH4_DSCR_NEXT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH4_DSCR_NEXT_ADDR, DPDMA_DPDMA_CH4_DSCR_NEXT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH4_PYLD_CUR_ADDRE, DPDMA_DPDMA_CH4_PYLD_CUR_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH4_PYLD_CUR_ADDR, DPDMA_DPDMA_CH4_PYLD_CUR_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH4_CNTL, DPDMA_DPDMA_CH4_CNTL_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH4_STATUS, DPDMA_DPDMA_CH4_STATUS_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH4_VDO, DPDMA_DPDMA_CH4_VDO_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH4_PYLD_SZ, DPDMA_DPDMA_CH4_PYLD_SZ_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH4_DSCR_ID, DPDMA_DPDMA_CH4_DSCR_ID_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH5_DSCR_STRT_ADDRE, DPDMA_DPDMA_CH5_DSCR_STRT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH5_DSCR_STRT_ADDR, DPDMA_DPDMA_CH5_DSCR_STRT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH5_DSCR_NEXT_ADDRE, DPDMA_DPDMA_CH5_DSCR_NEXT_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH5_DSCR_NEXT_ADDR, DPDMA_DPDMA_CH5_DSCR_NEXT_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH5_PYLD_CUR_ADDRE, DPDMA_DPDMA_CH5_PYLD_CUR_ADDRE_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH5_PYLD_CUR_ADDR, DPDMA_DPDMA_CH5_PYLD_CUR_ADDR_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH5_CNTL, DPDMA_DPDMA_CH5_CNTL_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH5_STATUS, DPDMA_DPDMA_CH5_STATUS_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH5_VDO, DPDMA_DPDMA_CH5_VDO_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH5_PYLD_SZ, DPDMA_DPDMA_CH5_PYLD_SZ_DEFVAL);
set_reset_data( DPDMA_DPDMA_CH5_DSCR_ID, DPDMA_DPDMA_CH5_DSCR_ID_DEFVAL);
set_reset_data( DPDMA_DPDMA_ECO, DPDMA_DPDMA_ECO_DEFVAL);
set_reset_data( DP_DP_LINK_BW_SET, DP_DP_LINK_BW_SET_DEFVAL);
set_reset_data( DP_DP_LANE_COUNT_SET, DP_DP_LANE_COUNT_SET_DEFVAL);
set_reset_data( DP_DP_ENHANCED_FRAME_EN, DP_DP_ENHANCED_FRAME_EN_DEFVAL);
set_reset_data( DP_DP_TRAINING_PATTERN_SET, DP_DP_TRAINING_PATTERN_SET_DEFVAL);
set_reset_data( DP_DP_LINK_QUAL_PATTERN_SET, DP_DP_LINK_QUAL_PATTERN_SET_DEFVAL);
set_reset_data( DP_DP_SCRAMBLING_DISABLE, DP_DP_SCRAMBLING_DISABLE_DEFVAL);
set_reset_data( DP_DP_DOWNSPREAD_CTRL, DP_DP_DOWNSPREAD_CTRL_DEFVAL);
set_reset_data( DP_DP_SOFTWARE_RESET, DP_DP_SOFTWARE_RESET_DEFVAL);
set_reset_data( DP_DP_COMP_PATTERN_80BIT_1, DP_DP_COMP_PATTERN_80BIT_1_DEFVAL);
set_reset_data( DP_DP_COMP_PATTERN_80BIT_2, DP_DP_COMP_PATTERN_80BIT_2_DEFVAL);
set_reset_data( DP_DP_COMP_PATTERN_80BIT_3, DP_DP_COMP_PATTERN_80BIT_3_DEFVAL);
set_reset_data( DP_DP_TRANSMITTER_ENABLE, DP_DP_TRANSMITTER_ENABLE_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_ENABLE, DP_DP_MAIN_STREAM_ENABLE_DEFVAL);
set_reset_data( DP_DP_FORCE_SCRAMBLER_RESET, DP_DP_FORCE_SCRAMBLER_RESET_DEFVAL);
set_reset_data( DP_DP_VERSION_REGISTER, DP_DP_VERSION_REGISTER_DEFVAL);
set_reset_data( DP_DP_CORE_ID, DP_DP_CORE_ID_DEFVAL);
set_reset_data( DP_DP_AUX_COMMAND_REGISTER, DP_DP_AUX_COMMAND_REGISTER_DEFVAL);
set_reset_data( DP_DP_AUX_WRITE_FIFO, DP_DP_AUX_WRITE_FIFO_DEFVAL);
set_reset_data( DP_DP_AUX_ADDRESS, DP_DP_AUX_ADDRESS_DEFVAL);
set_reset_data( DP_DP_AUX_CLOCK_DIVIDER, DP_DP_AUX_CLOCK_DIVIDER_DEFVAL);
set_reset_data( DP_DP_TX_USER_FIFO_OVERFLOW, DP_DP_TX_USER_FIFO_OVERFLOW_DEFVAL);
set_reset_data( DP_DP_INTERRUPT_SIGNAL_STATE, DP_DP_INTERRUPT_SIGNAL_STATE_DEFVAL);
set_reset_data( DP_DP_AUX_REPLY_DATA, DP_DP_AUX_REPLY_DATA_DEFVAL);
set_reset_data( DP_DP_AUX_REPLY_CODE, DP_DP_AUX_REPLY_CODE_DEFVAL);
set_reset_data( DP_DP_AUX_REPLY_COUNT, DP_DP_AUX_REPLY_COUNT_DEFVAL);
set_reset_data( DP_DP_REPLY_DATA_COUNT, DP_DP_REPLY_DATA_COUNT_DEFVAL);
set_reset_data( DP_DP_REPLY_STATUS, DP_DP_REPLY_STATUS_DEFVAL);
set_reset_data( DP_DP_HPD_DURATION, DP_DP_HPD_DURATION_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_HTOTAL, DP_DP_MAIN_STREAM_HTOTAL_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_VTOTAL, DP_DP_MAIN_STREAM_VTOTAL_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_POLARITY, DP_DP_MAIN_STREAM_POLARITY_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_HSWIDTH, DP_DP_MAIN_STREAM_HSWIDTH_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_VSWIDTH, DP_DP_MAIN_STREAM_VSWIDTH_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_HRES, DP_DP_MAIN_STREAM_HRES_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_VRES, DP_DP_MAIN_STREAM_VRES_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_HSTART, DP_DP_MAIN_STREAM_HSTART_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_VSTART, DP_DP_MAIN_STREAM_VSTART_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_MISC0, DP_DP_MAIN_STREAM_MISC0_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_MISC1, DP_DP_MAIN_STREAM_MISC1_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_M_VID, DP_DP_MAIN_STREAM_M_VID_DEFVAL);
set_reset_data( DP_DP_MSA_TRANSFER_UNIT_SIZE, DP_DP_MSA_TRANSFER_UNIT_SIZE_DEFVAL);
set_reset_data( DP_DP_MAIN_STREAM_N_VID, DP_DP_MAIN_STREAM_N_VID_DEFVAL);
set_reset_data( DP_DP_USER_PIX_WIDTH, DP_DP_USER_PIX_WIDTH_DEFVAL);
set_reset_data( DP_DP_USER_DATA_COUNT_PER_LANE, DP_DP_USER_DATA_COUNT_PER_LANE_DEFVAL);
set_reset_data( DP_DP_MIN_BYTES_PER_TU, DP_DP_MIN_BYTES_PER_TU_DEFVAL);
set_reset_data( DP_DP_FRAC_BYTES_PER_TU, DP_DP_FRAC_BYTES_PER_TU_DEFVAL);
set_reset_data( DP_DP_INIT_WAIT, DP_DP_INIT_WAIT_DEFVAL);
set_reset_data( DP_DP_PHY_RESET, DP_DP_PHY_RESET_DEFVAL);
set_reset_data( DP_DP_PHY_VOLTAGE_DIFF_LANE_0, DP_DP_PHY_VOLTAGE_DIFF_LANE_0_DEFVAL);
set_reset_data( DP_DP_PHY_VOLTAGE_DIFF_LANE_1, DP_DP_PHY_VOLTAGE_DIFF_LANE_1_DEFVAL);
set_reset_data( DP_DP_TRANSMIT_PRBS7, DP_DP_TRANSMIT_PRBS7_DEFVAL);
set_reset_data( DP_DP_PHY_CLOCK_SELECT, DP_DP_PHY_CLOCK_SELECT_DEFVAL);
set_reset_data( DP_DP_TX_PHY_POWER_DOWN, DP_DP_TX_PHY_POWER_DOWN_DEFVAL);
set_reset_data( DP_DP_PHY_POSTCURSOR_LANE_0, DP_DP_PHY_POSTCURSOR_LANE_0_DEFVAL);
set_reset_data( DP_DP_PHY_POSTCURSOR_LANE_1, DP_DP_PHY_POSTCURSOR_LANE_1_DEFVAL);
set_reset_data( DP_DP_PHY_PRECURSOR_LANE_0, DP_DP_PHY_PRECURSOR_LANE_0_DEFVAL);
set_reset_data( DP_DP_PHY_PRECURSOR_LANE_1, DP_DP_PHY_PRECURSOR_LANE_1_DEFVAL);
set_reset_data( DP_DP_PHY_STATUS, DP_DP_PHY_STATUS_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_CONTROL, DP_DP_TX_AUDIO_CONTROL_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_CHANNELS, DP_DP_TX_AUDIO_CHANNELS_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_INFO_DATA0, DP_DP_TX_AUDIO_INFO_DATA0_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_INFO_DATA1, DP_DP_TX_AUDIO_INFO_DATA1_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_INFO_DATA2, DP_DP_TX_AUDIO_INFO_DATA2_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_INFO_DATA3, DP_DP_TX_AUDIO_INFO_DATA3_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_INFO_DATA4, DP_DP_TX_AUDIO_INFO_DATA4_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_INFO_DATA5, DP_DP_TX_AUDIO_INFO_DATA5_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_INFO_DATA6, DP_DP_TX_AUDIO_INFO_DATA6_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_INFO_DATA7, DP_DP_TX_AUDIO_INFO_DATA7_DEFVAL);
set_reset_data( DP_DP_TX_M_AUD, DP_DP_TX_M_AUD_DEFVAL);
set_reset_data( DP_DP_TX_N_AUD, DP_DP_TX_N_AUD_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_EXT_DATA0, DP_DP_TX_AUDIO_EXT_DATA0_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_EXT_DATA1, DP_DP_TX_AUDIO_EXT_DATA1_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_EXT_DATA2, DP_DP_TX_AUDIO_EXT_DATA2_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_EXT_DATA3, DP_DP_TX_AUDIO_EXT_DATA3_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_EXT_DATA4, DP_DP_TX_AUDIO_EXT_DATA4_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_EXT_DATA5, DP_DP_TX_AUDIO_EXT_DATA5_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_EXT_DATA6, DP_DP_TX_AUDIO_EXT_DATA6_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_EXT_DATA7, DP_DP_TX_AUDIO_EXT_DATA7_DEFVAL);
set_reset_data( DP_DP_TX_AUDIO_EXT_DATA8, DP_DP_TX_AUDIO_EXT_DATA8_DEFVAL);
set_reset_data( DP_DP_INT_STATUS, DP_DP_INT_STATUS_DEFVAL);
set_reset_data( DP_DP_INT_EN, DP_DP_INT_EN_DEFVAL);
set_reset_data( DP_DP_INT_DS, DP_DP_INT_DS_DEFVAL);
set_reset_data( DP_V_BLEND_BG_CLR_0, DP_V_BLEND_BG_CLR_0_DEFVAL);
set_reset_data( DP_V_BLEND_BG_CLR_1, DP_V_BLEND_BG_CLR_1_DEFVAL);
set_reset_data( DP_V_BLEND_BG_CLR_2, DP_V_BLEND_BG_CLR_2_DEFVAL);
set_reset_data( DP_V_BLEND_SET_GLOBAL_ALPHA_REG, DP_V_BLEND_SET_GLOBAL_ALPHA_REG_DEFVAL);
set_reset_data( DP_V_BLEND_OUTPUT_VID_FORMAT, DP_V_BLEND_OUTPUT_VID_FORMAT_DEFVAL);
set_reset_data( DP_V_BLEND_LAYER0_CONTROL, DP_V_BLEND_LAYER0_CONTROL_DEFVAL);
set_reset_data( DP_V_BLEND_LAYER1_CONTROL, DP_V_BLEND_LAYER1_CONTROL_DEFVAL);
set_reset_data( DP_V_BLEND_RGB2YCBCR_COEFF0, DP_V_BLEND_RGB2YCBCR_COEFF0_DEFVAL);
set_reset_data( DP_V_BLEND_RGB2YCBCR_COEFF1, DP_V_BLEND_RGB2YCBCR_COEFF1_DEFVAL);
set_reset_data( DP_V_BLEND_RGB2YCBCR_COEFF2, DP_V_BLEND_RGB2YCBCR_COEFF2_DEFVAL);
set_reset_data( DP_V_BLEND_RGB2YCBCR_COEFF3, DP_V_BLEND_RGB2YCBCR_COEFF3_DEFVAL);
set_reset_data( DP_V_BLEND_RGB2YCBCR_COEFF4, DP_V_BLEND_RGB2YCBCR_COEFF4_DEFVAL);
set_reset_data( DP_V_BLEND_RGB2YCBCR_COEFF5, DP_V_BLEND_RGB2YCBCR_COEFF5_DEFVAL);
set_reset_data( DP_V_BLEND_RGB2YCBCR_COEFF6, DP_V_BLEND_RGB2YCBCR_COEFF6_DEFVAL);
set_reset_data( DP_V_BLEND_RGB2YCBCR_COEFF7, DP_V_BLEND_RGB2YCBCR_COEFF7_DEFVAL);
set_reset_data( DP_V_BLEND_RGB2YCBCR_COEFF8, DP_V_BLEND_RGB2YCBCR_COEFF8_DEFVAL);
set_reset_data( DP_V_BLEND_IN1CSC_COEFF0, DP_V_BLEND_IN1CSC_COEFF0_DEFVAL);
set_reset_data( DP_V_BLEND_IN1CSC_COEFF1, DP_V_BLEND_IN1CSC_COEFF1_DEFVAL);
set_reset_data( DP_V_BLEND_IN1CSC_COEFF2, DP_V_BLEND_IN1CSC_COEFF2_DEFVAL);
set_reset_data( DP_V_BLEND_IN1CSC_COEFF3, DP_V_BLEND_IN1CSC_COEFF3_DEFVAL);
set_reset_data( DP_V_BLEND_IN1CSC_COEFF4, DP_V_BLEND_IN1CSC_COEFF4_DEFVAL);
set_reset_data( DP_V_BLEND_IN1CSC_COEFF5, DP_V_BLEND_IN1CSC_COEFF5_DEFVAL);
set_reset_data( DP_V_BLEND_IN1CSC_COEFF6, DP_V_BLEND_IN1CSC_COEFF6_DEFVAL);
set_reset_data( DP_V_BLEND_IN1CSC_COEFF7, DP_V_BLEND_IN1CSC_COEFF7_DEFVAL);
set_reset_data( DP_V_BLEND_IN1CSC_COEFF8, DP_V_BLEND_IN1CSC_COEFF8_DEFVAL);
set_reset_data( DP_V_BLEND_LUMA_IN1CSC_OFFSET, DP_V_BLEND_LUMA_IN1CSC_OFFSET_DEFVAL);
set_reset_data( DP_V_BLEND_CR_IN1CSC_OFFSET, DP_V_BLEND_CR_IN1CSC_OFFSET_DEFVAL);
set_reset_data( DP_V_BLEND_CB_IN1CSC_OFFSET, DP_V_BLEND_CB_IN1CSC_OFFSET_DEFVAL);
set_reset_data( DP_V_BLEND_LUMA_OUTCSC_OFFSET, DP_V_BLEND_LUMA_OUTCSC_OFFSET_DEFVAL);
set_reset_data( DP_V_BLEND_CR_OUTCSC_OFFSET, DP_V_BLEND_CR_OUTCSC_OFFSET_DEFVAL);
set_reset_data( DP_V_BLEND_CB_OUTCSC_OFFSET, DP_V_BLEND_CB_OUTCSC_OFFSET_DEFVAL);
set_reset_data( DP_V_BLEND_IN2CSC_COEFF0, DP_V_BLEND_IN2CSC_COEFF0_DEFVAL);
set_reset_data( DP_V_BLEND_IN2CSC_COEFF1, DP_V_BLEND_IN2CSC_COEFF1_DEFVAL);
set_reset_data( DP_V_BLEND_IN2CSC_COEFF2, DP_V_BLEND_IN2CSC_COEFF2_DEFVAL);
set_reset_data( DP_V_BLEND_IN2CSC_COEFF3, DP_V_BLEND_IN2CSC_COEFF3_DEFVAL);
set_reset_data( DP_V_BLEND_IN2CSC_COEFF4, DP_V_BLEND_IN2CSC_COEFF4_DEFVAL);
set_reset_data( DP_V_BLEND_IN2CSC_COEFF5, DP_V_BLEND_IN2CSC_COEFF5_DEFVAL);
set_reset_data( DP_V_BLEND_IN2CSC_COEFF6, DP_V_BLEND_IN2CSC_COEFF6_DEFVAL);
set_reset_data( DP_V_BLEND_IN2CSC_COEFF7, DP_V_BLEND_IN2CSC_COEFF7_DEFVAL);
set_reset_data( DP_V_BLEND_IN2CSC_COEFF8, DP_V_BLEND_IN2CSC_COEFF8_DEFVAL);
set_reset_data( DP_V_BLEND_LUMA_IN2CSC_OFFSET, DP_V_BLEND_LUMA_IN2CSC_OFFSET_DEFVAL);
set_reset_data( DP_V_BLEND_CR_IN2CSC_OFFSET, DP_V_BLEND_CR_IN2CSC_OFFSET_DEFVAL);
set_reset_data( DP_V_BLEND_CB_IN2CSC_OFFSET, DP_V_BLEND_CB_IN2CSC_OFFSET_DEFVAL);
set_reset_data( DP_V_BLEND_CHROMA_KEY_ENABLE, DP_V_BLEND_CHROMA_KEY_ENABLE_DEFVAL);
set_reset_data( DP_V_BLEND_CHROMA_KEY_COMP1, DP_V_BLEND_CHROMA_KEY_COMP1_DEFVAL);
set_reset_data( DP_V_BLEND_CHROMA_KEY_COMP2, DP_V_BLEND_CHROMA_KEY_COMP2_DEFVAL);
set_reset_data( DP_V_BLEND_CHROMA_KEY_COMP3, DP_V_BLEND_CHROMA_KEY_COMP3_DEFVAL);
set_reset_data( DP_AV_BUF_FORMAT, DP_AV_BUF_FORMAT_DEFVAL);
set_reset_data( DP_AV_BUF_NON_LIVE_LATENCY, DP_AV_BUF_NON_LIVE_LATENCY_DEFVAL);
set_reset_data( DP_AV_CHBUF0, DP_AV_CHBUF0_DEFVAL);
set_reset_data( DP_AV_CHBUF1, DP_AV_CHBUF1_DEFVAL);
set_reset_data( DP_AV_CHBUF2, DP_AV_CHBUF2_DEFVAL);
set_reset_data( DP_AV_CHBUF3, DP_AV_CHBUF3_DEFVAL);
set_reset_data( DP_AV_CHBUF4, DP_AV_CHBUF4_DEFVAL);
set_reset_data( DP_AV_CHBUF5, DP_AV_CHBUF5_DEFVAL);
set_reset_data( DP_AV_BUF_STC_CONTROL, DP_AV_BUF_STC_CONTROL_DEFVAL);
set_reset_data( DP_AV_BUF_STC_INIT_VALUE0, DP_AV_BUF_STC_INIT_VALUE0_DEFVAL);
set_reset_data( DP_AV_BUF_STC_INIT_VALUE1, DP_AV_BUF_STC_INIT_VALUE1_DEFVAL);
set_reset_data( DP_AV_BUF_STC_ADJ, DP_AV_BUF_STC_ADJ_DEFVAL);
set_reset_data( DP_AV_BUF_STC_VIDEO_VSYNC_TS_REG0, DP_AV_BUF_STC_VIDEO_VSYNC_TS_REG0_DEFVAL);
set_reset_data( DP_AV_BUF_STC_VIDEO_VSYNC_TS_REG1, DP_AV_BUF_STC_VIDEO_VSYNC_TS_REG1_DEFVAL);
set_reset_data( DP_AV_BUF_STC_EXT_VSYNC_TS_REG0, DP_AV_BUF_STC_EXT_VSYNC_TS_REG0_DEFVAL);
set_reset_data( DP_AV_BUF_STC_EXT_VSYNC_TS_REG1, DP_AV_BUF_STC_EXT_VSYNC_TS_REG1_DEFVAL);
set_reset_data( DP_AV_BUF_STC_CUSTOM_EVENT_TS_REG0, DP_AV_BUF_STC_CUSTOM_EVENT_TS_REG0_DEFVAL);
set_reset_data( DP_AV_BUF_STC_CUSTOM_EVENT_TS_REG1, DP_AV_BUF_STC_CUSTOM_EVENT_TS_REG1_DEFVAL);
set_reset_data( DP_AV_BUF_STC_CUSTOM_EVENT2_TS_REG0, DP_AV_BUF_STC_CUSTOM_EVENT2_TS_REG0_DEFVAL);
set_reset_data( DP_AV_BUF_STC_CUSTOM_EVENT2_TS_REG1, DP_AV_BUF_STC_CUSTOM_EVENT2_TS_REG1_DEFVAL);
set_reset_data( DP_AV_BUF_STC_SNAPSHOT0, DP_AV_BUF_STC_SNAPSHOT0_DEFVAL);
set_reset_data( DP_AV_BUF_STC_SNAPSHOT1, DP_AV_BUF_STC_SNAPSHOT1_DEFVAL);
set_reset_data( DP_AV_BUF_OUTPUT_AUDIO_VIDEO_SELECT, DP_AV_BUF_OUTPUT_AUDIO_VIDEO_SELECT_DEFVAL);
set_reset_data( DP_AV_BUF_HCOUNT_VCOUNT_INT0, DP_AV_BUF_HCOUNT_VCOUNT_INT0_DEFVAL);
set_reset_data( DP_AV_BUF_HCOUNT_VCOUNT_INT1, DP_AV_BUF_HCOUNT_VCOUNT_INT1_DEFVAL);
set_reset_data( DP_AV_BUF_DITHER_CONFIG, DP_AV_BUF_DITHER_CONFIG_DEFVAL);
set_reset_data( DP_DITHER_CONFIG_SEED0, DP_DITHER_CONFIG_SEED0_DEFVAL);
set_reset_data( DP_DITHER_CONFIG_SEED1, DP_DITHER_CONFIG_SEED1_DEFVAL);
set_reset_data( DP_DITHER_CONFIG_SEED2, DP_DITHER_CONFIG_SEED2_DEFVAL);
set_reset_data( DP_DITHER_CONFIG_MAX, DP_DITHER_CONFIG_MAX_DEFVAL);
set_reset_data( DP_DITHER_CONFIG_MIN, DP_DITHER_CONFIG_MIN_DEFVAL);
set_reset_data( DP_PATTERN_GEN_SELECT, DP_PATTERN_GEN_SELECT_DEFVAL);
set_reset_data( DP_AUD_PATTERN_SELECT1, DP_AUD_PATTERN_SELECT1_DEFVAL);
set_reset_data( DP_AUD_PATTERN_SELECT2, DP_AUD_PATTERN_SELECT2_DEFVAL);
set_reset_data( DP_AV_BUF_AUD_VID_CLK_SOURCE, DP_AV_BUF_AUD_VID_CLK_SOURCE_DEFVAL);
set_reset_data( DP_AV_BUF_SRST_REG, DP_AV_BUF_SRST_REG_DEFVAL);
set_reset_data( DP_AV_BUF_AUDIO_RDY_INTERVAL, DP_AV_BUF_AUDIO_RDY_INTERVAL_DEFVAL);
set_reset_data( DP_AV_BUF_AUDIO_CH_CONFIG, DP_AV_BUF_AUDIO_CH_CONFIG_DEFVAL);
set_reset_data( DP_AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR, DP_AV_BUF_GRAPHICS_COMP0_SCALE_FACTOR_DEFVAL);
set_reset_data( DP_AV_BUF_GRAPHICS_COMP1_SCALE_FACTOR, DP_AV_BUF_GRAPHICS_COMP1_SCALE_FACTOR_DEFVAL);
set_reset_data( DP_AV_BUF_GRAPHICS_COMP2_SCALE_FACTOR, DP_AV_BUF_GRAPHICS_COMP2_SCALE_FACTOR_DEFVAL);
set_reset_data( DP_AV_BUF_VIDEO_COMP0_SCALE_FACTOR, DP_AV_BUF_VIDEO_COMP0_SCALE_FACTOR_DEFVAL);
set_reset_data( DP_AV_BUF_VIDEO_COMP1_SCALE_FACTOR, DP_AV_BUF_VIDEO_COMP1_SCALE_FACTOR_DEFVAL);
set_reset_data( DP_AV_BUF_VIDEO_COMP2_SCALE_FACTOR, DP_AV_BUF_VIDEO_COMP2_SCALE_FACTOR_DEFVAL);
set_reset_data( DP_AV_BUF_LIVE_VIDEO_COMP0_SF, DP_AV_BUF_LIVE_VIDEO_COMP0_SF_DEFVAL);
set_reset_data( DP_AV_BUF_LIVE_VIDEO_COMP1_SF, DP_AV_BUF_LIVE_VIDEO_COMP1_SF_DEFVAL);
set_reset_data( DP_AV_BUF_LIVE_VIDEO_COMP2_SF, DP_AV_BUF_LIVE_VIDEO_COMP2_SF_DEFVAL);
set_reset_data( DP_AV_BUF_LIVE_VID_CONFIG, DP_AV_BUF_LIVE_VID_CONFIG_DEFVAL);
set_reset_data( DP_AV_BUF_LIVE_GFX_COMP0_SF, DP_AV_BUF_LIVE_GFX_COMP0_SF_DEFVAL);
set_reset_data( DP_AV_BUF_LIVE_GFX_COMP1_SF, DP_AV_BUF_LIVE_GFX_COMP1_SF_DEFVAL);
set_reset_data( DP_AV_BUF_LIVE_GFX_COMP2_SF, DP_AV_BUF_LIVE_GFX_COMP2_SF_DEFVAL);
set_reset_data( DP_AV_BUF_LIVE_GFX_CONFIG, DP_AV_BUF_LIVE_GFX_CONFIG_DEFVAL);
set_reset_data( DP_AUDIO_MIXER_VOLUME_CONTROL, DP_AUDIO_MIXER_VOLUME_CONTROL_DEFVAL);
set_reset_data( DP_AUDIO_MIXER_META_DATA, DP_AUDIO_MIXER_META_DATA_DEFVAL);
set_reset_data( DP_AUD_CH_STATUS_REG0, DP_AUD_CH_STATUS_REG0_DEFVAL);
set_reset_data( DP_AUD_CH_STATUS_REG1, DP_AUD_CH_STATUS_REG1_DEFVAL);
set_reset_data( DP_AUD_CH_STATUS_REG2, DP_AUD_CH_STATUS_REG2_DEFVAL);
set_reset_data( DP_AUD_CH_STATUS_REG3, DP_AUD_CH_STATUS_REG3_DEFVAL);
set_reset_data( DP_AUD_CH_STATUS_REG4, DP_AUD_CH_STATUS_REG4_DEFVAL);
set_reset_data( DP_AUD_CH_STATUS_REG5, DP_AUD_CH_STATUS_REG5_DEFVAL);
set_reset_data( DP_AUD_CH_A_DATA_REG0, DP_AUD_CH_A_DATA_REG0_DEFVAL);
set_reset_data( DP_AUD_CH_A_DATA_REG1, DP_AUD_CH_A_DATA_REG1_DEFVAL);
set_reset_data( DP_AUD_CH_A_DATA_REG2, DP_AUD_CH_A_DATA_REG2_DEFVAL);
set_reset_data( DP_AUD_CH_A_DATA_REG3, DP_AUD_CH_A_DATA_REG3_DEFVAL);
set_reset_data( DP_AUD_CH_A_DATA_REG4, DP_AUD_CH_A_DATA_REG4_DEFVAL);
set_reset_data( DP_AUD_CH_A_DATA_REG5, DP_AUD_CH_A_DATA_REG5_DEFVAL);
set_reset_data( DP_AUD_CH_B_DATA_REG0, DP_AUD_CH_B_DATA_REG0_DEFVAL);
set_reset_data( DP_AUD_CH_B_DATA_REG1, DP_AUD_CH_B_DATA_REG1_DEFVAL);
set_reset_data( DP_AUD_CH_B_DATA_REG2, DP_AUD_CH_B_DATA_REG2_DEFVAL);
set_reset_data( DP_AUD_CH_B_DATA_REG3, DP_AUD_CH_B_DATA_REG3_DEFVAL);
set_reset_data( DP_AUD_CH_B_DATA_REG4, DP_AUD_CH_B_DATA_REG4_DEFVAL);
set_reset_data( DP_AUD_CH_B_DATA_REG5, DP_AUD_CH_B_DATA_REG5_DEFVAL);
set_reset_data( DP_PATGEN_CRC_R, DP_PATGEN_CRC_R_DEFVAL);
set_reset_data( DP_PATGEN_CRC_G, DP_PATGEN_CRC_G_DEFVAL);
set_reset_data( DP_PATGEN_CRC_B, DP_PATGEN_CRC_B_DEFVAL);
set_reset_data( EFUSE_WR_LOCK, EFUSE_WR_LOCK_DEFVAL);
set_reset_data( EFUSE_CFG, EFUSE_CFG_DEFVAL);
set_reset_data( EFUSE_STATUS, EFUSE_STATUS_DEFVAL);
set_reset_data( EFUSE_EFUSE_PGM_ADDR, EFUSE_EFUSE_PGM_ADDR_DEFVAL);
set_reset_data( EFUSE_EFUSE_RD_ADDR, EFUSE_EFUSE_RD_ADDR_DEFVAL);
set_reset_data( EFUSE_EFUSE_RD_DATA, EFUSE_EFUSE_RD_DATA_DEFVAL);
set_reset_data( EFUSE_TPGM, EFUSE_TPGM_DEFVAL);
set_reset_data( EFUSE_TRD, EFUSE_TRD_DEFVAL);
set_reset_data( EFUSE_TSU_H_PS, EFUSE_TSU_H_PS_DEFVAL);
set_reset_data( EFUSE_TSU_H_PS_CS, EFUSE_TSU_H_PS_CS_DEFVAL);
set_reset_data( EFUSE_TSU_H_CS, EFUSE_TSU_H_CS_DEFVAL);
set_reset_data( EFUSE_EFUSE_ISR, EFUSE_EFUSE_ISR_DEFVAL);
set_reset_data( EFUSE_EFUSE_IMR, EFUSE_EFUSE_IMR_DEFVAL);
set_reset_data( EFUSE_EFUSE_IER, EFUSE_EFUSE_IER_DEFVAL);
set_reset_data( EFUSE_EFUSE_IDR, EFUSE_EFUSE_IDR_DEFVAL);
set_reset_data( EFUSE_EFUSE_CACHE_LOAD, EFUSE_EFUSE_CACHE_LOAD_DEFVAL);
set_reset_data( EFUSE_EFUSE_PGM_LOCK, EFUSE_EFUSE_PGM_LOCK_DEFVAL);
set_reset_data( EFUSE_EFUSE_AES_CRC, EFUSE_EFUSE_AES_CRC_DEFVAL);
set_reset_data( EFUSE_EFUSE_ECO, EFUSE_EFUSE_ECO_DEFVAL);
set_reset_data( EFUSE_TEST_FUSE_CTRL, EFUSE_TEST_FUSE_CTRL_DEFVAL);
set_reset_data( EFUSE_TEST_PARITY_0A, EFUSE_TEST_PARITY_0A_DEFVAL);
set_reset_data( EFUSE_TEST_PARITY_0B, EFUSE_TEST_PARITY_0B_DEFVAL);
set_reset_data( EFUSE_TEST_PARITY_2A, EFUSE_TEST_PARITY_2A_DEFVAL);
set_reset_data( EFUSE_TEST_PARITY_2B, EFUSE_TEST_PARITY_2B_DEFVAL);
set_reset_data( EFUSE_TEST_PARITY_3A, EFUSE_TEST_PARITY_3A_DEFVAL);
set_reset_data( EFUSE_TEST_PARITY_3B, EFUSE_TEST_PARITY_3B_DEFVAL);
set_reset_data( EFUSE_TEST_XILINX_CTRL, EFUSE_TEST_XILINX_CTRL_DEFVAL);
set_reset_data( EFUSE_TEST_TRIM, EFUSE_TEST_TRIM_DEFVAL);
set_reset_data( EFUSE_TEST_IPDISABLE, EFUSE_TEST_IPDISABLE_DEFVAL);
set_reset_data( EFUSE_TEST_SEC_CTRL, EFUSE_TEST_SEC_CTRL_DEFVAL);
set_reset_data( EFUSE_XILINX_CTRL, EFUSE_XILINX_CTRL_DEFVAL);
set_reset_data( EFUSE_AMS_TRIM, EFUSE_AMS_TRIM_DEFVAL);
set_reset_data( EFUSE_ROM_RSVD, EFUSE_ROM_RSVD_DEFVAL);
set_reset_data( EFUSE_DNA_0, EFUSE_DNA_0_DEFVAL);
set_reset_data( EFUSE_DNA_1, EFUSE_DNA_1_DEFVAL);
set_reset_data( EFUSE_DNA_2, EFUSE_DNA_2_DEFVAL);
set_reset_data( EFUSE_IPDISABLE, EFUSE_IPDISABLE_DEFVAL);
set_reset_data( EFUSE_USRCODE, EFUSE_USRCODE_DEFVAL);
set_reset_data( EFUSE_USER_0, EFUSE_USER_0_DEFVAL);
set_reset_data( EFUSE_USER_1, EFUSE_USER_1_DEFVAL);
set_reset_data( EFUSE_USER_2, EFUSE_USER_2_DEFVAL);
set_reset_data( EFUSE_USER_3, EFUSE_USER_3_DEFVAL);
set_reset_data( EFUSE_USER_4, EFUSE_USER_4_DEFVAL);
set_reset_data( EFUSE_USER_5, EFUSE_USER_5_DEFVAL);
set_reset_data( EFUSE_USER_6, EFUSE_USER_6_DEFVAL);
set_reset_data( EFUSE_USER_7, EFUSE_USER_7_DEFVAL);
set_reset_data( EFUSE_MISC_USER_CTRL, EFUSE_MISC_USER_CTRL_DEFVAL);
set_reset_data( EFUSE_EFUSE_UNUSED17, EFUSE_EFUSE_UNUSED17_DEFVAL);
set_reset_data( EFUSE_EFUSE_UNUSED18, EFUSE_EFUSE_UNUSED18_DEFVAL);
set_reset_data( EFUSE_EFUSE_UNUSED19, EFUSE_EFUSE_UNUSED19_DEFVAL);
set_reset_data( EFUSE_PUF_CHASH, EFUSE_PUF_CHASH_DEFVAL);
set_reset_data( EFUSE_PUF_MISC, EFUSE_PUF_MISC_DEFVAL);
set_reset_data( EFUSE_SEC_CTRL, EFUSE_SEC_CTRL_DEFVAL);
set_reset_data( EFUSE_SPK_ID, EFUSE_SPK_ID_DEFVAL);
set_reset_data( EFUSE_BISR_0, EFUSE_BISR_0_DEFVAL);
set_reset_data( EFUSE_BISR_1, EFUSE_BISR_1_DEFVAL);
set_reset_data( EFUSE_BISR_2, EFUSE_BISR_2_DEFVAL);
set_reset_data( EFUSE_BISR_3, EFUSE_BISR_3_DEFVAL);
set_reset_data( EFUSE_BISR_4, EFUSE_BISR_4_DEFVAL);
set_reset_data( EFUSE_BISR_5, EFUSE_BISR_5_DEFVAL);
set_reset_data( EFUSE_BISR_6, EFUSE_BISR_6_DEFVAL);
set_reset_data( EFUSE_BISR_7, EFUSE_BISR_7_DEFVAL);
set_reset_data( EFUSE_PPK0_0, EFUSE_PPK0_0_DEFVAL);
set_reset_data( EFUSE_PPK0_1, EFUSE_PPK0_1_DEFVAL);
set_reset_data( EFUSE_PPK0_2, EFUSE_PPK0_2_DEFVAL);
set_reset_data( EFUSE_PPK0_3, EFUSE_PPK0_3_DEFVAL);
set_reset_data( EFUSE_PPK0_4, EFUSE_PPK0_4_DEFVAL);
set_reset_data( EFUSE_PPK0_5, EFUSE_PPK0_5_DEFVAL);
set_reset_data( EFUSE_PPK0_6, EFUSE_PPK0_6_DEFVAL);
set_reset_data( EFUSE_PPK0_7, EFUSE_PPK0_7_DEFVAL);
set_reset_data( EFUSE_PPK0_8, EFUSE_PPK0_8_DEFVAL);
set_reset_data( EFUSE_PPK0_9, EFUSE_PPK0_9_DEFVAL);
set_reset_data( EFUSE_PPK0_10, EFUSE_PPK0_10_DEFVAL);
set_reset_data( EFUSE_PPK0_11, EFUSE_PPK0_11_DEFVAL);
set_reset_data( EFUSE_PPK1_0, EFUSE_PPK1_0_DEFVAL);
set_reset_data( EFUSE_PPK1_1, EFUSE_PPK1_1_DEFVAL);
set_reset_data( EFUSE_PPK1_2, EFUSE_PPK1_2_DEFVAL);
set_reset_data( EFUSE_PPK1_3, EFUSE_PPK1_3_DEFVAL);
set_reset_data( EFUSE_PPK1_4, EFUSE_PPK1_4_DEFVAL);
set_reset_data( EFUSE_PPK1_5, EFUSE_PPK1_5_DEFVAL);
set_reset_data( EFUSE_PPK1_6, EFUSE_PPK1_6_DEFVAL);
set_reset_data( EFUSE_PPK1_7, EFUSE_PPK1_7_DEFVAL);
set_reset_data( EFUSE_PPK1_8, EFUSE_PPK1_8_DEFVAL);
set_reset_data( EFUSE_PPK1_9, EFUSE_PPK1_9_DEFVAL);
set_reset_data( EFUSE_PPK1_10, EFUSE_PPK1_10_DEFVAL);
set_reset_data( EFUSE_PPK1_11, EFUSE_PPK1_11_DEFVAL);
set_reset_data( FPD_GPV_PERIPH_ID_4, FPD_GPV_PERIPH_ID_4_DEFVAL);
set_reset_data( FPD_GPV_PERIPH_ID_5, FPD_GPV_PERIPH_ID_5_DEFVAL);
set_reset_data( FPD_GPV_PERIPH_ID_6, FPD_GPV_PERIPH_ID_6_DEFVAL);
set_reset_data( FPD_GPV_PERIPH_ID_7, FPD_GPV_PERIPH_ID_7_DEFVAL);
set_reset_data( FPD_GPV_PERIPH_ID_0, FPD_GPV_PERIPH_ID_0_DEFVAL);
set_reset_data( FPD_GPV_PERIPH_ID_1, FPD_GPV_PERIPH_ID_1_DEFVAL);
set_reset_data( FPD_GPV_PERIPH_ID_2, FPD_GPV_PERIPH_ID_2_DEFVAL);
set_reset_data( FPD_GPV_PERIPH_ID_3, FPD_GPV_PERIPH_ID_3_DEFVAL);
set_reset_data( FPD_GPV_COMP_ID_0, FPD_GPV_COMP_ID_0_DEFVAL);
set_reset_data( FPD_GPV_COMP_ID_1, FPD_GPV_COMP_ID_1_DEFVAL);
set_reset_data( FPD_GPV_COMP_ID_2, FPD_GPV_COMP_ID_2_DEFVAL);
set_reset_data( FPD_GPV_COMP_ID_3, FPD_GPV_COMP_ID_3_DEFVAL);
set_reset_data( FPD_GPV_INTFPD_INTLPD_IB_FN_MOD_ISS_BM, FPD_GPV_INTFPD_INTLPD_IB_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( FPD_GPV_INTFPD_INTLPD_IB_FN_MOD2, FPD_GPV_INTFPD_INTLPD_IB_FN_MOD2_DEFVAL);
set_reset_data( FPD_GPV_INTFPD_INTLPD_IB_FN_MOD, FPD_GPV_INTFPD_INTLPD_IB_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_FN_MOD, FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_QOS_CNTL, FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_MAX_OT, FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_MAX_COMB_OT, FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AW_P, FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AW_P_DEFVAL);
set_reset_data( FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AW_B, FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AW_B_DEFVAL);
set_reset_data( FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AW_R, FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AW_R_DEFVAL);
set_reset_data( FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AR_P, FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AR_P_DEFVAL);
set_reset_data( FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AR_B, FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AR_B_DEFVAL);
set_reset_data( FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AR_R, FPD_GPV_INTFPDCCI_INTFPDMAIN_IB_AR_R_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_FN_MOD, FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_QOS_CNTL, FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_MAX_OT, FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_MAX_COMB_OT, FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AW_P, FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AW_P_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AW_B, FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AW_B_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AW_R, FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AW_R_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AR_P, FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AR_P_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AR_B, FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AR_B_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AR_R, FPD_GPV_INTFPDSMMUTBU3_INTFPDMAIN_AR_R_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_FN_MOD, FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_QOS_CNTL, FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_MAX_OT, FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_MAX_COMB_OT, FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AW_P, FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AW_P_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AW_B, FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AW_B_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AW_R, FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AW_R_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AR_P, FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AR_P_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AR_B, FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AR_B_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AR_R, FPD_GPV_INTFPDSMMUTBU4_INTFPDMAIN_AR_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM0M_INTFPD_FN_MOD, FPD_GPV_AFIFM0M_INTFPD_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_AFIFM0M_INTFPD_QOS_CNTL, FPD_GPV_AFIFM0M_INTFPD_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_AFIFM0M_INTFPD_MAX_OT, FPD_GPV_AFIFM0M_INTFPD_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM0M_INTFPD_MAX_COMB_OT, FPD_GPV_AFIFM0M_INTFPD_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM0M_INTFPD_AW_P, FPD_GPV_AFIFM0M_INTFPD_AW_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM0M_INTFPD_AW_B, FPD_GPV_AFIFM0M_INTFPD_AW_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM0M_INTFPD_AW_R, FPD_GPV_AFIFM0M_INTFPD_AW_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM0M_INTFPD_AR_P, FPD_GPV_AFIFM0M_INTFPD_AR_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM0M_INTFPD_AR_B, FPD_GPV_AFIFM0M_INTFPD_AR_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM0M_INTFPD_AR_R, FPD_GPV_AFIFM0M_INTFPD_AR_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM1M_INTFPD_FN_MOD, FPD_GPV_AFIFM1M_INTFPD_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_AFIFM1M_INTFPD_QOS_CNTL, FPD_GPV_AFIFM1M_INTFPD_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_AFIFM1M_INTFPD_MAX_OT, FPD_GPV_AFIFM1M_INTFPD_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM1M_INTFPD_MAX_COMB_OT, FPD_GPV_AFIFM1M_INTFPD_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM1M_INTFPD_AW_P, FPD_GPV_AFIFM1M_INTFPD_AW_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM1M_INTFPD_AW_B, FPD_GPV_AFIFM1M_INTFPD_AW_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM1M_INTFPD_AW_R, FPD_GPV_AFIFM1M_INTFPD_AW_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM1M_INTFPD_AR_P, FPD_GPV_AFIFM1M_INTFPD_AR_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM1M_INTFPD_AR_B, FPD_GPV_AFIFM1M_INTFPD_AR_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM1M_INTFPD_AR_R, FPD_GPV_AFIFM1M_INTFPD_AR_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM2M_INTFPD_FN_MOD, FPD_GPV_AFIFM2M_INTFPD_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_AFIFM2M_INTFPD_QOS_CNTL, FPD_GPV_AFIFM2M_INTFPD_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_AFIFM2M_INTFPD_MAX_OT, FPD_GPV_AFIFM2M_INTFPD_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM2M_INTFPD_MAX_COMB_OT, FPD_GPV_AFIFM2M_INTFPD_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM2M_INTFPD_AW_P, FPD_GPV_AFIFM2M_INTFPD_AW_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM2M_INTFPD_AW_B, FPD_GPV_AFIFM2M_INTFPD_AW_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM2M_INTFPD_AW_R, FPD_GPV_AFIFM2M_INTFPD_AW_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM2M_INTFPD_AR_P, FPD_GPV_AFIFM2M_INTFPD_AR_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM2M_INTFPD_AR_B, FPD_GPV_AFIFM2M_INTFPD_AR_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM2M_INTFPD_AR_R, FPD_GPV_AFIFM2M_INTFPD_AR_R_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_FN_MOD, FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_QOS_CNTL, FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_MAX_OT, FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_MAX_COMB_OT, FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AW_P, FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AW_P_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AW_B, FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AW_B_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AW_R, FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AW_R_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AR_P, FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AR_P_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AR_B, FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AR_B_DEFVAL);
set_reset_data( FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AR_R, FPD_GPV_INTFPDSMMUTBU5_INTFPDMAIN_AR_R_DEFVAL);
set_reset_data( FPD_GPV_DP_INTFPD_IB_FN_MOD, FPD_GPV_DP_INTFPD_IB_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_DP_INTFPD_IB_QOS_CNTL, FPD_GPV_DP_INTFPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_DP_INTFPD_IB_MAX_OT, FPD_GPV_DP_INTFPD_IB_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_DP_INTFPD_IB_MAX_COMB_OT, FPD_GPV_DP_INTFPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_DP_INTFPD_IB_AW_P, FPD_GPV_DP_INTFPD_IB_AW_P_DEFVAL);
set_reset_data( FPD_GPV_DP_INTFPD_IB_AW_B, FPD_GPV_DP_INTFPD_IB_AW_B_DEFVAL);
set_reset_data( FPD_GPV_DP_INTFPD_IB_AW_R, FPD_GPV_DP_INTFPD_IB_AW_R_DEFVAL);
set_reset_data( FPD_GPV_DP_INTFPD_IB_AR_P, FPD_GPV_DP_INTFPD_IB_AR_P_DEFVAL);
set_reset_data( FPD_GPV_DP_INTFPD_IB_AR_B, FPD_GPV_DP_INTFPD_IB_AR_B_DEFVAL);
set_reset_data( FPD_GPV_DP_INTFPD_IB_AR_R, FPD_GPV_DP_INTFPD_IB_AR_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM3M_INTFPD_FN_MOD, FPD_GPV_AFIFM3M_INTFPD_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_AFIFM3M_INTFPD_QOS_CNTL, FPD_GPV_AFIFM3M_INTFPD_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_AFIFM3M_INTFPD_MAX_OT, FPD_GPV_AFIFM3M_INTFPD_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM3M_INTFPD_MAX_COMB_OT, FPD_GPV_AFIFM3M_INTFPD_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM3M_INTFPD_AW_P, FPD_GPV_AFIFM3M_INTFPD_AW_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM3M_INTFPD_AW_B, FPD_GPV_AFIFM3M_INTFPD_AW_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM3M_INTFPD_AW_R, FPD_GPV_AFIFM3M_INTFPD_AW_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM3M_INTFPD_AR_P, FPD_GPV_AFIFM3M_INTFPD_AR_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM3M_INTFPD_AR_B, FPD_GPV_AFIFM3M_INTFPD_AR_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM3M_INTFPD_AR_R, FPD_GPV_AFIFM3M_INTFPD_AR_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM4M_INTFPD_FN_MOD, FPD_GPV_AFIFM4M_INTFPD_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_AFIFM4M_INTFPD_QOS_CNTL, FPD_GPV_AFIFM4M_INTFPD_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_AFIFM4M_INTFPD_MAX_OT, FPD_GPV_AFIFM4M_INTFPD_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM4M_INTFPD_MAX_COMB_OT, FPD_GPV_AFIFM4M_INTFPD_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM4M_INTFPD_AW_P, FPD_GPV_AFIFM4M_INTFPD_AW_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM4M_INTFPD_AW_B, FPD_GPV_AFIFM4M_INTFPD_AW_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM4M_INTFPD_AW_R, FPD_GPV_AFIFM4M_INTFPD_AW_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM4M_INTFPD_AR_P, FPD_GPV_AFIFM4M_INTFPD_AR_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM4M_INTFPD_AR_B, FPD_GPV_AFIFM4M_INTFPD_AR_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM4M_INTFPD_AR_R, FPD_GPV_AFIFM4M_INTFPD_AR_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM5M_INTFPD_FN_MOD, FPD_GPV_AFIFM5M_INTFPD_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_AFIFM5M_INTFPD_QOS_CNTL, FPD_GPV_AFIFM5M_INTFPD_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_AFIFM5M_INTFPD_MAX_OT, FPD_GPV_AFIFM5M_INTFPD_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM5M_INTFPD_MAX_COMB_OT, FPD_GPV_AFIFM5M_INTFPD_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_AFIFM5M_INTFPD_AW_P, FPD_GPV_AFIFM5M_INTFPD_AW_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM5M_INTFPD_AW_B, FPD_GPV_AFIFM5M_INTFPD_AW_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM5M_INTFPD_AW_R, FPD_GPV_AFIFM5M_INTFPD_AW_R_DEFVAL);
set_reset_data( FPD_GPV_AFIFM5M_INTFPD_AR_P, FPD_GPV_AFIFM5M_INTFPD_AR_P_DEFVAL);
set_reset_data( FPD_GPV_AFIFM5M_INTFPD_AR_B, FPD_GPV_AFIFM5M_INTFPD_AR_B_DEFVAL);
set_reset_data( FPD_GPV_AFIFM5M_INTFPD_AR_R, FPD_GPV_AFIFM5M_INTFPD_AR_R_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_READ_QOS, FPD_GPV_GPU_INTFPD_IB_READ_QOS_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_WRITE_QOS, FPD_GPV_GPU_INTFPD_IB_WRITE_QOS_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_FN_MOD, FPD_GPV_GPU_INTFPD_IB_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_QOS_CNTL, FPD_GPV_GPU_INTFPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_MAX_OT, FPD_GPV_GPU_INTFPD_IB_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_MAX_COMB_OT, FPD_GPV_GPU_INTFPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_AW_P, FPD_GPV_GPU_INTFPD_IB_AW_P_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_AW_B, FPD_GPV_GPU_INTFPD_IB_AW_B_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_AW_R, FPD_GPV_GPU_INTFPD_IB_AW_R_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_AR_P, FPD_GPV_GPU_INTFPD_IB_AR_P_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_AR_B, FPD_GPV_GPU_INTFPD_IB_AR_B_DEFVAL);
set_reset_data( FPD_GPV_GPU_INTFPD_IB_AR_R, FPD_GPV_GPU_INTFPD_IB_AR_R_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_FN_MOD2, FPD_GPV_PCIEM_INTFPD_IB_FN_MOD2_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_READ_QOS, FPD_GPV_PCIEM_INTFPD_IB_READ_QOS_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_WRITE_QOS, FPD_GPV_PCIEM_INTFPD_IB_WRITE_QOS_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_FN_MOD, FPD_GPV_PCIEM_INTFPD_IB_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_QOS_CNTL, FPD_GPV_PCIEM_INTFPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_MAX_OT, FPD_GPV_PCIEM_INTFPD_IB_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_MAX_COMB_OT, FPD_GPV_PCIEM_INTFPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_AW_P, FPD_GPV_PCIEM_INTFPD_IB_AW_P_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_AW_B, FPD_GPV_PCIEM_INTFPD_IB_AW_B_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_AW_R, FPD_GPV_PCIEM_INTFPD_IB_AW_R_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_AR_P, FPD_GPV_PCIEM_INTFPD_IB_AR_P_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_AR_B, FPD_GPV_PCIEM_INTFPD_IB_AR_B_DEFVAL);
set_reset_data( FPD_GPV_PCIEM_INTFPD_IB_AR_R, FPD_GPV_PCIEM_INTFPD_IB_AR_R_DEFVAL);
set_reset_data( FPD_GPV_GDMA_INTFPD_IB_FN_MOD2, FPD_GPV_GDMA_INTFPD_IB_FN_MOD2_DEFVAL);
set_reset_data( FPD_GPV_GDMA_INTFPD_IB_FN_MOD, FPD_GPV_GDMA_INTFPD_IB_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_GDMA_INTFPD_IB_QOS_CNTL, FPD_GPV_GDMA_INTFPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_GDMA_INTFPD_IB_MAX_OT, FPD_GPV_GDMA_INTFPD_IB_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_GDMA_INTFPD_IB_MAX_COMB_OT, FPD_GPV_GDMA_INTFPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_GDMA_INTFPD_IB_AW_P, FPD_GPV_GDMA_INTFPD_IB_AW_P_DEFVAL);
set_reset_data( FPD_GPV_GDMA_INTFPD_IB_AW_B, FPD_GPV_GDMA_INTFPD_IB_AW_B_DEFVAL);
set_reset_data( FPD_GPV_GDMA_INTFPD_IB_AW_R, FPD_GPV_GDMA_INTFPD_IB_AW_R_DEFVAL);
set_reset_data( FPD_GPV_GDMA_INTFPD_IB_AR_P, FPD_GPV_GDMA_INTFPD_IB_AR_P_DEFVAL);
set_reset_data( FPD_GPV_GDMA_INTFPD_IB_AR_B, FPD_GPV_GDMA_INTFPD_IB_AR_B_DEFVAL);
set_reset_data( FPD_GPV_GDMA_INTFPD_IB_AR_R, FPD_GPV_GDMA_INTFPD_IB_AR_R_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_FN_MOD2, FPD_GPV_SATAM_INTFPD_IB_FN_MOD2_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_READ_QOS, FPD_GPV_SATAM_INTFPD_IB_READ_QOS_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_WRITE_QOS, FPD_GPV_SATAM_INTFPD_IB_WRITE_QOS_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_FN_MOD, FPD_GPV_SATAM_INTFPD_IB_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_QOS_CNTL, FPD_GPV_SATAM_INTFPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_MAX_OT, FPD_GPV_SATAM_INTFPD_IB_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_MAX_COMB_OT, FPD_GPV_SATAM_INTFPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_AW_P, FPD_GPV_SATAM_INTFPD_IB_AW_P_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_AW_B, FPD_GPV_SATAM_INTFPD_IB_AW_B_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_AW_R, FPD_GPV_SATAM_INTFPD_IB_AW_R_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_AR_P, FPD_GPV_SATAM_INTFPD_IB_AR_P_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_AR_B, FPD_GPV_SATAM_INTFPD_IB_AR_B_DEFVAL);
set_reset_data( FPD_GPV_SATAM_INTFPD_IB_AR_R, FPD_GPV_SATAM_INTFPD_IB_AR_R_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_FN_MOD2, FPD_GPV_CORESIGHTM_INTFPD_IB_FN_MOD2_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_READ_QOS, FPD_GPV_CORESIGHTM_INTFPD_IB_READ_QOS_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_WRITE_QOS, FPD_GPV_CORESIGHTM_INTFPD_IB_WRITE_QOS_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_FN_MOD, FPD_GPV_CORESIGHTM_INTFPD_IB_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_QOS_CNTL, FPD_GPV_CORESIGHTM_INTFPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_MAX_OT, FPD_GPV_CORESIGHTM_INTFPD_IB_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_MAX_COMB_OT, FPD_GPV_CORESIGHTM_INTFPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_AW_P, FPD_GPV_CORESIGHTM_INTFPD_IB_AW_P_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_AW_B, FPD_GPV_CORESIGHTM_INTFPD_IB_AW_B_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_AW_R, FPD_GPV_CORESIGHTM_INTFPD_IB_AW_R_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_AR_P, FPD_GPV_CORESIGHTM_INTFPD_IB_AR_P_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_AR_B, FPD_GPV_CORESIGHTM_INTFPD_IB_AR_B_DEFVAL);
set_reset_data( FPD_GPV_CORESIGHTM_INTFPD_IB_AR_R, FPD_GPV_CORESIGHTM_INTFPD_IB_AR_R_DEFVAL);
set_reset_data( FPD_GPV_IB2_FN_MOD_ISS_BM, FPD_GPV_IB2_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( FPD_GPV_IB2_FN_MOD, FPD_GPV_IB2_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_IB2_QOS_CNTL, FPD_GPV_IB2_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_IB2_MAX_OT, FPD_GPV_IB2_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_IB2_MAX_COMB_OT, FPD_GPV_IB2_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_IB2_AW_P, FPD_GPV_IB2_AW_P_DEFVAL);
set_reset_data( FPD_GPV_IB2_AW_B, FPD_GPV_IB2_AW_B_DEFVAL);
set_reset_data( FPD_GPV_IB2_AW_R, FPD_GPV_IB2_AW_R_DEFVAL);
set_reset_data( FPD_GPV_IB2_AR_P, FPD_GPV_IB2_AR_P_DEFVAL);
set_reset_data( FPD_GPV_IB2_AR_B, FPD_GPV_IB2_AR_B_DEFVAL);
set_reset_data( FPD_GPV_IB2_AR_R, FPD_GPV_IB2_AR_R_DEFVAL);
set_reset_data( FPD_GPV_IB6_FN_MOD_ISS_BM, FPD_GPV_IB6_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( FPD_GPV_IB6_FN_MOD2, FPD_GPV_IB6_FN_MOD2_DEFVAL);
set_reset_data( FPD_GPV_IB6_FN_MOD, FPD_GPV_IB6_FN_MOD_DEFVAL);
set_reset_data( FPD_GPV_IB6_QOS_CNTL, FPD_GPV_IB6_QOS_CNTL_DEFVAL);
set_reset_data( FPD_GPV_IB6_MAX_OT, FPD_GPV_IB6_MAX_OT_DEFVAL);
set_reset_data( FPD_GPV_IB6_MAX_COMB_OT, FPD_GPV_IB6_MAX_COMB_OT_DEFVAL);
set_reset_data( FPD_GPV_IB6_AW_P, FPD_GPV_IB6_AW_P_DEFVAL);
set_reset_data( FPD_GPV_IB6_AW_B, FPD_GPV_IB6_AW_B_DEFVAL);
set_reset_data( FPD_GPV_IB6_AW_R, FPD_GPV_IB6_AW_R_DEFVAL);
set_reset_data( FPD_GPV_IB6_AR_P, FPD_GPV_IB6_AR_P_DEFVAL);
set_reset_data( FPD_GPV_IB6_AR_B, FPD_GPV_IB6_AR_B_DEFVAL);
set_reset_data( FPD_GPV_IB6_AR_R, FPD_GPV_IB6_AR_R_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_WPROT0, FPD_SLCR_SECURE_WPROT0_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_CTRL, FPD_SLCR_SECURE_CTRL_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_ISR, FPD_SLCR_SECURE_ISR_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_IMR, FPD_SLCR_SECURE_IMR_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_IER, FPD_SLCR_SECURE_IER_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_IDR, FPD_SLCR_SECURE_IDR_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_ITR, FPD_SLCR_SECURE_ITR_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_ECO, FPD_SLCR_SECURE_ECO_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_SLCR_SATA, FPD_SLCR_SECURE_SLCR_SATA_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_SLCR_PCIE, FPD_SLCR_SECURE_SLCR_PCIE_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_SLCR_DPDMA, FPD_SLCR_SECURE_SLCR_DPDMA_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_SLCR_GDMA, FPD_SLCR_SECURE_SLCR_GDMA_DEFVAL);
set_reset_data( FPD_SLCR_SECURE_SLCR_GIC, FPD_SLCR_SECURE_SLCR_GIC_DEFVAL);
set_reset_data( FPD_SLCR_WPROT0, FPD_SLCR_WPROT0_DEFVAL);
set_reset_data( FPD_SLCR_CTRL, FPD_SLCR_CTRL_DEFVAL);
set_reset_data( FPD_SLCR_ISR, FPD_SLCR_ISR_DEFVAL);
set_reset_data( FPD_SLCR_IMR, FPD_SLCR_IMR_DEFVAL);
set_reset_data( FPD_SLCR_IER, FPD_SLCR_IER_DEFVAL);
set_reset_data( FPD_SLCR_IDR, FPD_SLCR_IDR_DEFVAL);
set_reset_data( FPD_SLCR_ITR, FPD_SLCR_ITR_DEFVAL);
set_reset_data( FPD_SLCR_WDT_CLK_SEL, FPD_SLCR_WDT_CLK_SEL_DEFVAL);
set_reset_data( FPD_SLCR_INT_FPD, FPD_SLCR_INT_FPD_DEFVAL);
set_reset_data( FPD_SLCR_XPD_REG0, FPD_SLCR_XPD_REG0_DEFVAL);
set_reset_data( FPD_SLCR_XPD_REG1, FPD_SLCR_XPD_REG1_DEFVAL);
set_reset_data( FPD_SLCR_XPD_CTRL0, FPD_SLCR_XPD_CTRL0_DEFVAL);
set_reset_data( FPD_SLCR_XPD_CTRL1, FPD_SLCR_XPD_CTRL1_DEFVAL);
set_reset_data( FPD_SLCR_XPD_CTRL2, FPD_SLCR_XPD_CTRL2_DEFVAL);
set_reset_data( FPD_SLCR_XPD_CTRL3, FPD_SLCR_XPD_CTRL3_DEFVAL);
set_reset_data( FPD_SLCR_XPD_SOFT_RST, FPD_SLCR_XPD_SOFT_RST_DEFVAL);
set_reset_data( FPD_SLCR_XPD_STAT, FPD_SLCR_XPD_STAT_DEFVAL);
set_reset_data( FPD_SLCR_ECO, FPD_SLCR_ECO_DEFVAL);
set_reset_data( FPD_SLCR_GPU_REG0, FPD_SLCR_GPU_REG0_DEFVAL);
set_reset_data( FPD_SLCR_GPU_REG1, FPD_SLCR_GPU_REG1_DEFVAL);
set_reset_data( FPD_SLCR_GPU_REG2, FPD_SLCR_GPU_REG2_DEFVAL);
set_reset_data( FPD_SLCR_GPU, FPD_SLCR_GPU_DEFVAL);
set_reset_data( FPD_SLCR_GPU_REG3, FPD_SLCR_GPU_REG3_DEFVAL);
set_reset_data( FPD_SLCR_GDMA_CFG, FPD_SLCR_GDMA_CFG_DEFVAL);
set_reset_data( FPD_SLCR_GDMA_RAM, FPD_SLCR_GDMA_RAM_DEFVAL);
set_reset_data( FPD_SLCR_AFI_FS, FPD_SLCR_AFI_FS_DEFVAL);
set_reset_data( FPD_SLCR_ERR_ATB_ISR, FPD_SLCR_ERR_ATB_ISR_DEFVAL);
set_reset_data( FPD_SLCR_ERR_ATB_IMR, FPD_SLCR_ERR_ATB_IMR_DEFVAL);
set_reset_data( FPD_SLCR_ERR_ATB_IER, FPD_SLCR_ERR_ATB_IER_DEFVAL);
set_reset_data( FPD_SLCR_ERR_ATB_IDR, FPD_SLCR_ERR_ATB_IDR_DEFVAL);
set_reset_data( FPD_SLCR_ATB_CMD_STORE_EN, FPD_SLCR_ATB_CMD_STORE_EN_DEFVAL);
set_reset_data( FPD_SLCR_ATB_RESP_EN, FPD_SLCR_ATB_RESP_EN_DEFVAL);
set_reset_data( FPD_SLCR_ATB_RESP_TYPE, FPD_SLCR_ATB_RESP_TYPE_DEFVAL);
set_reset_data( FPD_SLCR_ATB_PRESCALE, FPD_SLCR_ATB_PRESCALE_DEFVAL);
set_reset_data( FPD_XMPU_CFG_CTRL, FPD_XMPU_CFG_CTRL_DEFVAL);
set_reset_data( FPD_XMPU_CFG_ERR_STATUS1, FPD_XMPU_CFG_ERR_STATUS1_DEFVAL);
set_reset_data( FPD_XMPU_CFG_ERR_STATUS2, FPD_XMPU_CFG_ERR_STATUS2_DEFVAL);
set_reset_data( FPD_XMPU_CFG_POISON, FPD_XMPU_CFG_POISON_DEFVAL);
set_reset_data( FPD_XMPU_CFG_ISR, FPD_XMPU_CFG_ISR_DEFVAL);
set_reset_data( FPD_XMPU_CFG_IMR, FPD_XMPU_CFG_IMR_DEFVAL);
set_reset_data( FPD_XMPU_CFG_IEN, FPD_XMPU_CFG_IEN_DEFVAL);
set_reset_data( FPD_XMPU_CFG_IDS, FPD_XMPU_CFG_IDS_DEFVAL);
set_reset_data( FPD_XMPU_CFG_LOCK, FPD_XMPU_CFG_LOCK_DEFVAL);
set_reset_data( FPD_XMPU_CFG_ECO, FPD_XMPU_CFG_ECO_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R00_START, FPD_XMPU_CFG_R00_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R00_END, FPD_XMPU_CFG_R00_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R00_MASTER, FPD_XMPU_CFG_R00_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R00_CONFIG, FPD_XMPU_CFG_R00_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R01_START, FPD_XMPU_CFG_R01_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R01_END, FPD_XMPU_CFG_R01_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R01_MASTER, FPD_XMPU_CFG_R01_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R01_CONFIG, FPD_XMPU_CFG_R01_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R02_START, FPD_XMPU_CFG_R02_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R02_END, FPD_XMPU_CFG_R02_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R02_MASTER, FPD_XMPU_CFG_R02_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R02_CONFIG, FPD_XMPU_CFG_R02_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R03_START, FPD_XMPU_CFG_R03_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R03_END, FPD_XMPU_CFG_R03_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R03_MASTER, FPD_XMPU_CFG_R03_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R03_CONFIG, FPD_XMPU_CFG_R03_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R04_START, FPD_XMPU_CFG_R04_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R04_END, FPD_XMPU_CFG_R04_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R04_MASTER, FPD_XMPU_CFG_R04_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R04_CONFIG, FPD_XMPU_CFG_R04_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R05_START, FPD_XMPU_CFG_R05_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R05_END, FPD_XMPU_CFG_R05_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R05_MASTER, FPD_XMPU_CFG_R05_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R05_CONFIG, FPD_XMPU_CFG_R05_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R06_START, FPD_XMPU_CFG_R06_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R06_END, FPD_XMPU_CFG_R06_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R06_MASTER, FPD_XMPU_CFG_R06_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R06_CONFIG, FPD_XMPU_CFG_R06_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R07_START, FPD_XMPU_CFG_R07_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R07_END, FPD_XMPU_CFG_R07_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R07_MASTER, FPD_XMPU_CFG_R07_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R07_CONFIG, FPD_XMPU_CFG_R07_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R08_START, FPD_XMPU_CFG_R08_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R08_END, FPD_XMPU_CFG_R08_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R08_MASTER, FPD_XMPU_CFG_R08_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R08_CONFIG, FPD_XMPU_CFG_R08_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R09_START, FPD_XMPU_CFG_R09_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R09_END, FPD_XMPU_CFG_R09_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R09_MASTER, FPD_XMPU_CFG_R09_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R09_CONFIG, FPD_XMPU_CFG_R09_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R10_START, FPD_XMPU_CFG_R10_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R10_END, FPD_XMPU_CFG_R10_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R10_MASTER, FPD_XMPU_CFG_R10_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R10_CONFIG, FPD_XMPU_CFG_R10_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R11_START, FPD_XMPU_CFG_R11_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R11_END, FPD_XMPU_CFG_R11_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R11_MASTER, FPD_XMPU_CFG_R11_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R11_CONFIG, FPD_XMPU_CFG_R11_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R12_START, FPD_XMPU_CFG_R12_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R12_END, FPD_XMPU_CFG_R12_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R12_MASTER, FPD_XMPU_CFG_R12_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R12_CONFIG, FPD_XMPU_CFG_R12_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R13_START, FPD_XMPU_CFG_R13_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R13_END, FPD_XMPU_CFG_R13_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R13_MASTER, FPD_XMPU_CFG_R13_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R13_CONFIG, FPD_XMPU_CFG_R13_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R14_START, FPD_XMPU_CFG_R14_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R14_END, FPD_XMPU_CFG_R14_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R14_MASTER, FPD_XMPU_CFG_R14_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R14_CONFIG, FPD_XMPU_CFG_R14_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R15_START, FPD_XMPU_CFG_R15_START_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R15_END, FPD_XMPU_CFG_R15_END_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R15_MASTER, FPD_XMPU_CFG_R15_MASTER_DEFVAL);
set_reset_data( FPD_XMPU_CFG_R15_CONFIG, FPD_XMPU_CFG_R15_CONFIG_DEFVAL);
set_reset_data( FPD_XMPU_SINK_ERR_STATUS, FPD_XMPU_SINK_ERR_STATUS_DEFVAL);
set_reset_data( FPD_XMPU_SINK_ISR, FPD_XMPU_SINK_ISR_DEFVAL);
set_reset_data( FPD_XMPU_SINK_IMR, FPD_XMPU_SINK_IMR_DEFVAL);
set_reset_data( FPD_XMPU_SINK_IER, FPD_XMPU_SINK_IER_DEFVAL);
set_reset_data( FPD_XMPU_SINK_IDR, FPD_XMPU_SINK_IDR_DEFVAL);
set_reset_data( FPD_XMPU_SINK_ECO, FPD_XMPU_SINK_ECO_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_ERR_CTRL, GDMA_CH0_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_ECO, GDMA_CH0_ZDMA_CH_ECO_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_ISR, GDMA_CH0_ZDMA_CH_ISR_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_IMR, GDMA_CH0_ZDMA_CH_IMR_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_IEN, GDMA_CH0_ZDMA_CH_IEN_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_IDS, GDMA_CH0_ZDMA_CH_IDS_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_CTRL0, GDMA_CH0_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_CTRL1, GDMA_CH0_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_FCI, GDMA_CH0_ZDMA_CH_FCI_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_STATUS, GDMA_CH0_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DATA_ATTR, GDMA_CH0_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DSCR_ATTR, GDMA_CH0_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_SRC_DSCR_WORD0, GDMA_CH0_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_SRC_DSCR_WORD1, GDMA_CH0_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_SRC_DSCR_WORD2, GDMA_CH0_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_SRC_DSCR_WORD3, GDMA_CH0_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DST_DSCR_WORD0, GDMA_CH0_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DST_DSCR_WORD1, GDMA_CH0_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DST_DSCR_WORD2, GDMA_CH0_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DST_DSCR_WORD3, GDMA_CH0_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_WR_ONLY_WORD0, GDMA_CH0_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_WR_ONLY_WORD1, GDMA_CH0_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_WR_ONLY_WORD2, GDMA_CH0_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_WR_ONLY_WORD3, GDMA_CH0_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_SRC_START_LSB, GDMA_CH0_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_SRC_START_MSB, GDMA_CH0_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DST_START_LSB, GDMA_CH0_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DST_START_MSB, GDMA_CH0_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_SRC_CUR_PYLD_LSB, GDMA_CH0_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_SRC_CUR_PYLD_MSB, GDMA_CH0_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DST_CUR_PYLD_LSB, GDMA_CH0_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DST_CUR_PYLD_MSB, GDMA_CH0_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_SRC_CUR_DSCR_LSB, GDMA_CH0_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_SRC_CUR_DSCR_MSB, GDMA_CH0_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DST_CUR_DSCR_LSB, GDMA_CH0_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DST_CUR_DSCR_MSB, GDMA_CH0_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_TOTAL_BYTE, GDMA_CH0_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_RATE_CTRL, GDMA_CH0_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_IRQ_SRC_ACCT, GDMA_CH0_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_IRQ_DST_ACCT, GDMA_CH0_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DBG0, GDMA_CH0_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_DBG1, GDMA_CH0_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( GDMA_CH0_ZDMA_CH_CTRL2, GDMA_CH0_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_ERR_CTRL, GDMA_CH1_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_ECO, GDMA_CH1_ZDMA_CH_ECO_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_ISR, GDMA_CH1_ZDMA_CH_ISR_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_IMR, GDMA_CH1_ZDMA_CH_IMR_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_IEN, GDMA_CH1_ZDMA_CH_IEN_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_IDS, GDMA_CH1_ZDMA_CH_IDS_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_CTRL0, GDMA_CH1_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_CTRL1, GDMA_CH1_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_FCI, GDMA_CH1_ZDMA_CH_FCI_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_STATUS, GDMA_CH1_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DATA_ATTR, GDMA_CH1_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DSCR_ATTR, GDMA_CH1_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_SRC_DSCR_WORD0, GDMA_CH1_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_SRC_DSCR_WORD1, GDMA_CH1_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_SRC_DSCR_WORD2, GDMA_CH1_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_SRC_DSCR_WORD3, GDMA_CH1_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DST_DSCR_WORD0, GDMA_CH1_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DST_DSCR_WORD1, GDMA_CH1_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DST_DSCR_WORD2, GDMA_CH1_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DST_DSCR_WORD3, GDMA_CH1_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_WR_ONLY_WORD0, GDMA_CH1_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_WR_ONLY_WORD1, GDMA_CH1_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_WR_ONLY_WORD2, GDMA_CH1_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_WR_ONLY_WORD3, GDMA_CH1_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_SRC_START_LSB, GDMA_CH1_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_SRC_START_MSB, GDMA_CH1_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DST_START_LSB, GDMA_CH1_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DST_START_MSB, GDMA_CH1_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_SRC_CUR_PYLD_LSB, GDMA_CH1_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_SRC_CUR_PYLD_MSB, GDMA_CH1_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DST_CUR_PYLD_LSB, GDMA_CH1_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DST_CUR_PYLD_MSB, GDMA_CH1_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_SRC_CUR_DSCR_LSB, GDMA_CH1_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_SRC_CUR_DSCR_MSB, GDMA_CH1_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DST_CUR_DSCR_LSB, GDMA_CH1_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DST_CUR_DSCR_MSB, GDMA_CH1_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_TOTAL_BYTE, GDMA_CH1_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_RATE_CTRL, GDMA_CH1_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_IRQ_SRC_ACCT, GDMA_CH1_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_IRQ_DST_ACCT, GDMA_CH1_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DBG0, GDMA_CH1_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_DBG1, GDMA_CH1_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( GDMA_CH1_ZDMA_CH_CTRL2, GDMA_CH1_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_ERR_CTRL, GDMA_CH2_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_ECO, GDMA_CH2_ZDMA_CH_ECO_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_ISR, GDMA_CH2_ZDMA_CH_ISR_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_IMR, GDMA_CH2_ZDMA_CH_IMR_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_IEN, GDMA_CH2_ZDMA_CH_IEN_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_IDS, GDMA_CH2_ZDMA_CH_IDS_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_CTRL0, GDMA_CH2_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_CTRL1, GDMA_CH2_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_FCI, GDMA_CH2_ZDMA_CH_FCI_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_STATUS, GDMA_CH2_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DATA_ATTR, GDMA_CH2_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DSCR_ATTR, GDMA_CH2_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_SRC_DSCR_WORD0, GDMA_CH2_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_SRC_DSCR_WORD1, GDMA_CH2_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_SRC_DSCR_WORD2, GDMA_CH2_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_SRC_DSCR_WORD3, GDMA_CH2_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DST_DSCR_WORD0, GDMA_CH2_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DST_DSCR_WORD1, GDMA_CH2_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DST_DSCR_WORD2, GDMA_CH2_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DST_DSCR_WORD3, GDMA_CH2_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_WR_ONLY_WORD0, GDMA_CH2_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_WR_ONLY_WORD1, GDMA_CH2_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_WR_ONLY_WORD2, GDMA_CH2_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_WR_ONLY_WORD3, GDMA_CH2_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_SRC_START_LSB, GDMA_CH2_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_SRC_START_MSB, GDMA_CH2_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DST_START_LSB, GDMA_CH2_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DST_START_MSB, GDMA_CH2_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_SRC_CUR_PYLD_LSB, GDMA_CH2_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_SRC_CUR_PYLD_MSB, GDMA_CH2_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DST_CUR_PYLD_LSB, GDMA_CH2_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DST_CUR_PYLD_MSB, GDMA_CH2_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_SRC_CUR_DSCR_LSB, GDMA_CH2_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_SRC_CUR_DSCR_MSB, GDMA_CH2_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DST_CUR_DSCR_LSB, GDMA_CH2_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DST_CUR_DSCR_MSB, GDMA_CH2_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_TOTAL_BYTE, GDMA_CH2_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_RATE_CTRL, GDMA_CH2_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_IRQ_SRC_ACCT, GDMA_CH2_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_IRQ_DST_ACCT, GDMA_CH2_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DBG0, GDMA_CH2_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_DBG1, GDMA_CH2_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( GDMA_CH2_ZDMA_CH_CTRL2, GDMA_CH2_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_ERR_CTRL, GDMA_CH3_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_ECO, GDMA_CH3_ZDMA_CH_ECO_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_ISR, GDMA_CH3_ZDMA_CH_ISR_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_IMR, GDMA_CH3_ZDMA_CH_IMR_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_IEN, GDMA_CH3_ZDMA_CH_IEN_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_IDS, GDMA_CH3_ZDMA_CH_IDS_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_CTRL0, GDMA_CH3_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_CTRL1, GDMA_CH3_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_FCI, GDMA_CH3_ZDMA_CH_FCI_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_STATUS, GDMA_CH3_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DATA_ATTR, GDMA_CH3_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DSCR_ATTR, GDMA_CH3_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_SRC_DSCR_WORD0, GDMA_CH3_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_SRC_DSCR_WORD1, GDMA_CH3_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_SRC_DSCR_WORD2, GDMA_CH3_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_SRC_DSCR_WORD3, GDMA_CH3_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DST_DSCR_WORD0, GDMA_CH3_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DST_DSCR_WORD1, GDMA_CH3_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DST_DSCR_WORD2, GDMA_CH3_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DST_DSCR_WORD3, GDMA_CH3_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_WR_ONLY_WORD0, GDMA_CH3_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_WR_ONLY_WORD1, GDMA_CH3_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_WR_ONLY_WORD2, GDMA_CH3_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_WR_ONLY_WORD3, GDMA_CH3_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_SRC_START_LSB, GDMA_CH3_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_SRC_START_MSB, GDMA_CH3_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DST_START_LSB, GDMA_CH3_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DST_START_MSB, GDMA_CH3_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_SRC_CUR_PYLD_LSB, GDMA_CH3_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_SRC_CUR_PYLD_MSB, GDMA_CH3_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DST_CUR_PYLD_LSB, GDMA_CH3_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DST_CUR_PYLD_MSB, GDMA_CH3_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_SRC_CUR_DSCR_LSB, GDMA_CH3_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_SRC_CUR_DSCR_MSB, GDMA_CH3_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DST_CUR_DSCR_LSB, GDMA_CH3_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DST_CUR_DSCR_MSB, GDMA_CH3_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_TOTAL_BYTE, GDMA_CH3_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_RATE_CTRL, GDMA_CH3_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_IRQ_SRC_ACCT, GDMA_CH3_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_IRQ_DST_ACCT, GDMA_CH3_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DBG0, GDMA_CH3_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_DBG1, GDMA_CH3_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( GDMA_CH3_ZDMA_CH_CTRL2, GDMA_CH3_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_ERR_CTRL, GDMA_CH4_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_ECO, GDMA_CH4_ZDMA_CH_ECO_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_ISR, GDMA_CH4_ZDMA_CH_ISR_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_IMR, GDMA_CH4_ZDMA_CH_IMR_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_IEN, GDMA_CH4_ZDMA_CH_IEN_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_IDS, GDMA_CH4_ZDMA_CH_IDS_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_CTRL0, GDMA_CH4_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_CTRL1, GDMA_CH4_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_FCI, GDMA_CH4_ZDMA_CH_FCI_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_STATUS, GDMA_CH4_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DATA_ATTR, GDMA_CH4_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DSCR_ATTR, GDMA_CH4_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_SRC_DSCR_WORD0, GDMA_CH4_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_SRC_DSCR_WORD1, GDMA_CH4_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_SRC_DSCR_WORD2, GDMA_CH4_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_SRC_DSCR_WORD3, GDMA_CH4_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DST_DSCR_WORD0, GDMA_CH4_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DST_DSCR_WORD1, GDMA_CH4_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DST_DSCR_WORD2, GDMA_CH4_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DST_DSCR_WORD3, GDMA_CH4_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_WR_ONLY_WORD0, GDMA_CH4_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_WR_ONLY_WORD1, GDMA_CH4_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_WR_ONLY_WORD2, GDMA_CH4_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_WR_ONLY_WORD3, GDMA_CH4_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_SRC_START_LSB, GDMA_CH4_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_SRC_START_MSB, GDMA_CH4_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DST_START_LSB, GDMA_CH4_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DST_START_MSB, GDMA_CH4_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_SRC_CUR_PYLD_LSB, GDMA_CH4_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_SRC_CUR_PYLD_MSB, GDMA_CH4_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DST_CUR_PYLD_LSB, GDMA_CH4_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DST_CUR_PYLD_MSB, GDMA_CH4_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_SRC_CUR_DSCR_LSB, GDMA_CH4_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_SRC_CUR_DSCR_MSB, GDMA_CH4_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DST_CUR_DSCR_LSB, GDMA_CH4_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DST_CUR_DSCR_MSB, GDMA_CH4_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_TOTAL_BYTE, GDMA_CH4_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_RATE_CTRL, GDMA_CH4_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_IRQ_SRC_ACCT, GDMA_CH4_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_IRQ_DST_ACCT, GDMA_CH4_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DBG0, GDMA_CH4_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_DBG1, GDMA_CH4_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( GDMA_CH4_ZDMA_CH_CTRL2, GDMA_CH4_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_ERR_CTRL, GDMA_CH5_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_ECO, GDMA_CH5_ZDMA_CH_ECO_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_ISR, GDMA_CH5_ZDMA_CH_ISR_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_IMR, GDMA_CH5_ZDMA_CH_IMR_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_IEN, GDMA_CH5_ZDMA_CH_IEN_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_IDS, GDMA_CH5_ZDMA_CH_IDS_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_CTRL0, GDMA_CH5_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_CTRL1, GDMA_CH5_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_FCI, GDMA_CH5_ZDMA_CH_FCI_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_STATUS, GDMA_CH5_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DATA_ATTR, GDMA_CH5_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DSCR_ATTR, GDMA_CH5_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_SRC_DSCR_WORD0, GDMA_CH5_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_SRC_DSCR_WORD1, GDMA_CH5_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_SRC_DSCR_WORD2, GDMA_CH5_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_SRC_DSCR_WORD3, GDMA_CH5_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DST_DSCR_WORD0, GDMA_CH5_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DST_DSCR_WORD1, GDMA_CH5_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DST_DSCR_WORD2, GDMA_CH5_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DST_DSCR_WORD3, GDMA_CH5_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_WR_ONLY_WORD0, GDMA_CH5_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_WR_ONLY_WORD1, GDMA_CH5_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_WR_ONLY_WORD2, GDMA_CH5_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_WR_ONLY_WORD3, GDMA_CH5_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_SRC_START_LSB, GDMA_CH5_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_SRC_START_MSB, GDMA_CH5_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DST_START_LSB, GDMA_CH5_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DST_START_MSB, GDMA_CH5_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_SRC_CUR_PYLD_LSB, GDMA_CH5_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_SRC_CUR_PYLD_MSB, GDMA_CH5_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DST_CUR_PYLD_LSB, GDMA_CH5_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DST_CUR_PYLD_MSB, GDMA_CH5_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_SRC_CUR_DSCR_LSB, GDMA_CH5_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_SRC_CUR_DSCR_MSB, GDMA_CH5_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DST_CUR_DSCR_LSB, GDMA_CH5_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DST_CUR_DSCR_MSB, GDMA_CH5_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_TOTAL_BYTE, GDMA_CH5_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_RATE_CTRL, GDMA_CH5_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_IRQ_SRC_ACCT, GDMA_CH5_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_IRQ_DST_ACCT, GDMA_CH5_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DBG0, GDMA_CH5_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_DBG1, GDMA_CH5_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( GDMA_CH5_ZDMA_CH_CTRL2, GDMA_CH5_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_ERR_CTRL, GDMA_CH6_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_ECO, GDMA_CH6_ZDMA_CH_ECO_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_ISR, GDMA_CH6_ZDMA_CH_ISR_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_IMR, GDMA_CH6_ZDMA_CH_IMR_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_IEN, GDMA_CH6_ZDMA_CH_IEN_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_IDS, GDMA_CH6_ZDMA_CH_IDS_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_CTRL0, GDMA_CH6_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_CTRL1, GDMA_CH6_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_FCI, GDMA_CH6_ZDMA_CH_FCI_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_STATUS, GDMA_CH6_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DATA_ATTR, GDMA_CH6_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DSCR_ATTR, GDMA_CH6_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_SRC_DSCR_WORD0, GDMA_CH6_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_SRC_DSCR_WORD1, GDMA_CH6_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_SRC_DSCR_WORD2, GDMA_CH6_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_SRC_DSCR_WORD3, GDMA_CH6_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DST_DSCR_WORD0, GDMA_CH6_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DST_DSCR_WORD1, GDMA_CH6_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DST_DSCR_WORD2, GDMA_CH6_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DST_DSCR_WORD3, GDMA_CH6_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_WR_ONLY_WORD0, GDMA_CH6_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_WR_ONLY_WORD1, GDMA_CH6_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_WR_ONLY_WORD2, GDMA_CH6_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_WR_ONLY_WORD3, GDMA_CH6_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_SRC_START_LSB, GDMA_CH6_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_SRC_START_MSB, GDMA_CH6_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DST_START_LSB, GDMA_CH6_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DST_START_MSB, GDMA_CH6_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_SRC_CUR_PYLD_LSB, GDMA_CH6_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_SRC_CUR_PYLD_MSB, GDMA_CH6_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DST_CUR_PYLD_LSB, GDMA_CH6_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DST_CUR_PYLD_MSB, GDMA_CH6_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_SRC_CUR_DSCR_LSB, GDMA_CH6_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_SRC_CUR_DSCR_MSB, GDMA_CH6_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DST_CUR_DSCR_LSB, GDMA_CH6_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DST_CUR_DSCR_MSB, GDMA_CH6_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_TOTAL_BYTE, GDMA_CH6_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_RATE_CTRL, GDMA_CH6_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_IRQ_SRC_ACCT, GDMA_CH6_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_IRQ_DST_ACCT, GDMA_CH6_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DBG0, GDMA_CH6_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_DBG1, GDMA_CH6_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( GDMA_CH6_ZDMA_CH_CTRL2, GDMA_CH6_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_ERR_CTRL, GDMA_CH7_ZDMA_ERR_CTRL_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_ECO, GDMA_CH7_ZDMA_CH_ECO_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_ISR, GDMA_CH7_ZDMA_CH_ISR_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_IMR, GDMA_CH7_ZDMA_CH_IMR_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_IEN, GDMA_CH7_ZDMA_CH_IEN_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_IDS, GDMA_CH7_ZDMA_CH_IDS_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_CTRL0, GDMA_CH7_ZDMA_CH_CTRL0_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_CTRL1, GDMA_CH7_ZDMA_CH_CTRL1_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_FCI, GDMA_CH7_ZDMA_CH_FCI_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_STATUS, GDMA_CH7_ZDMA_CH_STATUS_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DATA_ATTR, GDMA_CH7_ZDMA_CH_DATA_ATTR_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DSCR_ATTR, GDMA_CH7_ZDMA_CH_DSCR_ATTR_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_SRC_DSCR_WORD0, GDMA_CH7_ZDMA_CH_SRC_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_SRC_DSCR_WORD1, GDMA_CH7_ZDMA_CH_SRC_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_SRC_DSCR_WORD2, GDMA_CH7_ZDMA_CH_SRC_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_SRC_DSCR_WORD3, GDMA_CH7_ZDMA_CH_SRC_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DST_DSCR_WORD0, GDMA_CH7_ZDMA_CH_DST_DSCR_WORD0_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DST_DSCR_WORD1, GDMA_CH7_ZDMA_CH_DST_DSCR_WORD1_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DST_DSCR_WORD2, GDMA_CH7_ZDMA_CH_DST_DSCR_WORD2_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DST_DSCR_WORD3, GDMA_CH7_ZDMA_CH_DST_DSCR_WORD3_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_WR_ONLY_WORD0, GDMA_CH7_ZDMA_CH_WR_ONLY_WORD0_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_WR_ONLY_WORD1, GDMA_CH7_ZDMA_CH_WR_ONLY_WORD1_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_WR_ONLY_WORD2, GDMA_CH7_ZDMA_CH_WR_ONLY_WORD2_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_WR_ONLY_WORD3, GDMA_CH7_ZDMA_CH_WR_ONLY_WORD3_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_SRC_START_LSB, GDMA_CH7_ZDMA_CH_SRC_START_LSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_SRC_START_MSB, GDMA_CH7_ZDMA_CH_SRC_START_MSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DST_START_LSB, GDMA_CH7_ZDMA_CH_DST_START_LSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DST_START_MSB, GDMA_CH7_ZDMA_CH_DST_START_MSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_SRC_CUR_PYLD_LSB, GDMA_CH7_ZDMA_CH_SRC_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_SRC_CUR_PYLD_MSB, GDMA_CH7_ZDMA_CH_SRC_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DST_CUR_PYLD_LSB, GDMA_CH7_ZDMA_CH_DST_CUR_PYLD_LSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DST_CUR_PYLD_MSB, GDMA_CH7_ZDMA_CH_DST_CUR_PYLD_MSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_SRC_CUR_DSCR_LSB, GDMA_CH7_ZDMA_CH_SRC_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_SRC_CUR_DSCR_MSB, GDMA_CH7_ZDMA_CH_SRC_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DST_CUR_DSCR_LSB, GDMA_CH7_ZDMA_CH_DST_CUR_DSCR_LSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DST_CUR_DSCR_MSB, GDMA_CH7_ZDMA_CH_DST_CUR_DSCR_MSB_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_TOTAL_BYTE, GDMA_CH7_ZDMA_CH_TOTAL_BYTE_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_RATE_CTRL, GDMA_CH7_ZDMA_CH_RATE_CTRL_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_IRQ_SRC_ACCT, GDMA_CH7_ZDMA_CH_IRQ_SRC_ACCT_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_IRQ_DST_ACCT, GDMA_CH7_ZDMA_CH_IRQ_DST_ACCT_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DBG0, GDMA_CH7_ZDMA_CH_DBG0_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_DBG1, GDMA_CH7_ZDMA_CH_DBG1_DEFVAL);
set_reset_data( GDMA_CH7_ZDMA_CH_CTRL2, GDMA_CH7_ZDMA_CH_CTRL2_DEFVAL);
set_reset_data( GEM0_NETWORK_CONTROL, GEM0_NETWORK_CONTROL_DEFVAL);
set_reset_data( GEM0_NETWORK_CONFIG, GEM0_NETWORK_CONFIG_DEFVAL);
set_reset_data( GEM0_NETWORK_STATUS, GEM0_NETWORK_STATUS_DEFVAL);
set_reset_data( GEM0_DMA_CONFIG, GEM0_DMA_CONFIG_DEFVAL);
set_reset_data( GEM0_TRANSMIT_STATUS, GEM0_TRANSMIT_STATUS_DEFVAL);
set_reset_data( GEM0_RECEIVE_Q_PTR, GEM0_RECEIVE_Q_PTR_DEFVAL);
set_reset_data( GEM0_TRANSMIT_Q_PTR, GEM0_TRANSMIT_Q_PTR_DEFVAL);
set_reset_data( GEM0_RECEIVE_STATUS, GEM0_RECEIVE_STATUS_DEFVAL);
set_reset_data( GEM0_INT_STATUS, GEM0_INT_STATUS_DEFVAL);
set_reset_data( GEM0_INT_ENABLE, GEM0_INT_ENABLE_DEFVAL);
set_reset_data( GEM0_INT_DISABLE, GEM0_INT_DISABLE_DEFVAL);
set_reset_data( GEM0_PHY_MANAGEMENT, GEM0_PHY_MANAGEMENT_DEFVAL);
set_reset_data( GEM0_PAUSE_TIME, GEM0_PAUSE_TIME_DEFVAL);
set_reset_data( GEM0_TX_PAUSE_QUANTUM, GEM0_TX_PAUSE_QUANTUM_DEFVAL);
set_reset_data( GEM0_PBUF_TXCUTTHRU, GEM0_PBUF_TXCUTTHRU_DEFVAL);
set_reset_data( GEM0_PBUF_RXCUTTHRU, GEM0_PBUF_RXCUTTHRU_DEFVAL);
set_reset_data( GEM0_JUMBO_MAX_LENGTH, GEM0_JUMBO_MAX_LENGTH_DEFVAL);
set_reset_data( GEM0_EXTERNAL_FIFO_INTERFACE, GEM0_EXTERNAL_FIFO_INTERFACE_DEFVAL);
set_reset_data( GEM0_AXI_MAX_PIPELINE, GEM0_AXI_MAX_PIPELINE_DEFVAL);
set_reset_data( GEM0_HASH_BOTTOM, GEM0_HASH_BOTTOM_DEFVAL);
set_reset_data( GEM0_HASH_TOP, GEM0_HASH_TOP_DEFVAL);
set_reset_data( GEM0_SPEC_ADD1_BOTTOM, GEM0_SPEC_ADD1_BOTTOM_DEFVAL);
set_reset_data( GEM0_SPEC_ADD1_TOP, GEM0_SPEC_ADD1_TOP_DEFVAL);
set_reset_data( GEM0_SPEC_ADD2_BOTTOM, GEM0_SPEC_ADD2_BOTTOM_DEFVAL);
set_reset_data( GEM0_SPEC_ADD2_TOP, GEM0_SPEC_ADD2_TOP_DEFVAL);
set_reset_data( GEM0_SPEC_ADD3_BOTTOM, GEM0_SPEC_ADD3_BOTTOM_DEFVAL);
set_reset_data( GEM0_SPEC_ADD3_TOP, GEM0_SPEC_ADD3_TOP_DEFVAL);
set_reset_data( GEM0_SPEC_ADD4_BOTTOM, GEM0_SPEC_ADD4_BOTTOM_DEFVAL);
set_reset_data( GEM0_SPEC_ADD4_TOP, GEM0_SPEC_ADD4_TOP_DEFVAL);
set_reset_data( GEM0_SPEC_TYPE1, GEM0_SPEC_TYPE1_DEFVAL);
set_reset_data( GEM0_SPEC_TYPE2, GEM0_SPEC_TYPE2_DEFVAL);
set_reset_data( GEM0_SPEC_TYPE3, GEM0_SPEC_TYPE3_DEFVAL);
set_reset_data( GEM0_SPEC_TYPE4, GEM0_SPEC_TYPE4_DEFVAL);
set_reset_data( GEM0_WOL_REGISTER, GEM0_WOL_REGISTER_DEFVAL);
set_reset_data( GEM0_STRETCH_RATIO, GEM0_STRETCH_RATIO_DEFVAL);
set_reset_data( GEM0_STACKED_VLAN, GEM0_STACKED_VLAN_DEFVAL);
set_reset_data( GEM0_TX_PFC_PAUSE, GEM0_TX_PFC_PAUSE_DEFVAL);
set_reset_data( GEM0_MASK_ADD1_BOTTOM, GEM0_MASK_ADD1_BOTTOM_DEFVAL);
set_reset_data( GEM0_MASK_ADD1_TOP, GEM0_MASK_ADD1_TOP_DEFVAL);
set_reset_data( GEM0_RX_PTP_UNICAST, GEM0_RX_PTP_UNICAST_DEFVAL);
set_reset_data( GEM0_TX_PTP_UNICAST, GEM0_TX_PTP_UNICAST_DEFVAL);
set_reset_data( GEM0_TSU_NSEC_CMP, GEM0_TSU_NSEC_CMP_DEFVAL);
set_reset_data( GEM0_TSU_SEC_CMP, GEM0_TSU_SEC_CMP_DEFVAL);
set_reset_data( GEM0_TSU_MSB_SEC_CMP, GEM0_TSU_MSB_SEC_CMP_DEFVAL);
set_reset_data( GEM0_TSU_PTP_TX_MSB_SEC, GEM0_TSU_PTP_TX_MSB_SEC_DEFVAL);
set_reset_data( GEM0_TSU_PTP_RX_MSB_SEC, GEM0_TSU_PTP_RX_MSB_SEC_DEFVAL);
set_reset_data( GEM0_TSU_PEER_TX_MSB_SEC, GEM0_TSU_PEER_TX_MSB_SEC_DEFVAL);
set_reset_data( GEM0_TSU_PEER_RX_MSB_SEC, GEM0_TSU_PEER_RX_MSB_SEC_DEFVAL);
set_reset_data( GEM0_DPRAM_FILL_DBG, GEM0_DPRAM_FILL_DBG_DEFVAL);
set_reset_data( GEM0_REVISION_REG, GEM0_REVISION_REG_DEFVAL);
set_reset_data( GEM0_OCTETS_TXED_BOTTOM, GEM0_OCTETS_TXED_BOTTOM_DEFVAL);
set_reset_data( GEM0_OCTETS_TXED_TOP, GEM0_OCTETS_TXED_TOP_DEFVAL);
set_reset_data( GEM0_FRAMES_TXED_OK, GEM0_FRAMES_TXED_OK_DEFVAL);
set_reset_data( GEM0_BROADCAST_TXED, GEM0_BROADCAST_TXED_DEFVAL);
set_reset_data( GEM0_MULTICAST_TXED, GEM0_MULTICAST_TXED_DEFVAL);
set_reset_data( GEM0_PAUSE_FRAMES_TXED, GEM0_PAUSE_FRAMES_TXED_DEFVAL);
set_reset_data( GEM0_FRAMES_TXED_64, GEM0_FRAMES_TXED_64_DEFVAL);
set_reset_data( GEM0_FRAMES_TXED_65, GEM0_FRAMES_TXED_65_DEFVAL);
set_reset_data( GEM0_FRAMES_TXED_128, GEM0_FRAMES_TXED_128_DEFVAL);
set_reset_data( GEM0_FRAMES_TXED_256, GEM0_FRAMES_TXED_256_DEFVAL);
set_reset_data( GEM0_FRAMES_TXED_512, GEM0_FRAMES_TXED_512_DEFVAL);
set_reset_data( GEM0_FRAMES_TXED_1024, GEM0_FRAMES_TXED_1024_DEFVAL);
set_reset_data( GEM0_FRAMES_TXED_1519, GEM0_FRAMES_TXED_1519_DEFVAL);
set_reset_data( GEM0_TX_UNDERRUNS, GEM0_TX_UNDERRUNS_DEFVAL);
set_reset_data( GEM0_SINGLE_COLLISIONS, GEM0_SINGLE_COLLISIONS_DEFVAL);
set_reset_data( GEM0_MULTIPLE_COLLISIONS, GEM0_MULTIPLE_COLLISIONS_DEFVAL);
set_reset_data( GEM0_EXCESSIVE_COLLISIONS, GEM0_EXCESSIVE_COLLISIONS_DEFVAL);
set_reset_data( GEM0_LATE_COLLISIONS, GEM0_LATE_COLLISIONS_DEFVAL);
set_reset_data( GEM0_DEFERRED_FRAMES, GEM0_DEFERRED_FRAMES_DEFVAL);
set_reset_data( GEM0_CRS_ERRORS, GEM0_CRS_ERRORS_DEFVAL);
set_reset_data( GEM0_OCTETS_RXED_BOTTOM, GEM0_OCTETS_RXED_BOTTOM_DEFVAL);
set_reset_data( GEM0_OCTETS_RXED_TOP, GEM0_OCTETS_RXED_TOP_DEFVAL);
set_reset_data( GEM0_FRAMES_RXED_OK, GEM0_FRAMES_RXED_OK_DEFVAL);
set_reset_data( GEM0_BROADCAST_RXED, GEM0_BROADCAST_RXED_DEFVAL);
set_reset_data( GEM0_MULTICAST_RXED, GEM0_MULTICAST_RXED_DEFVAL);
set_reset_data( GEM0_PAUSE_FRAMES_RXED, GEM0_PAUSE_FRAMES_RXED_DEFVAL);
set_reset_data( GEM0_FRAMES_RXED_64, GEM0_FRAMES_RXED_64_DEFVAL);
set_reset_data( GEM0_FRAMES_RXED_65, GEM0_FRAMES_RXED_65_DEFVAL);
set_reset_data( GEM0_FRAMES_RXED_128, GEM0_FRAMES_RXED_128_DEFVAL);
set_reset_data( GEM0_FRAMES_RXED_256, GEM0_FRAMES_RXED_256_DEFVAL);
set_reset_data( GEM0_FRAMES_RXED_512, GEM0_FRAMES_RXED_512_DEFVAL);
set_reset_data( GEM0_FRAMES_RXED_1024, GEM0_FRAMES_RXED_1024_DEFVAL);
set_reset_data( GEM0_FRAMES_RXED_1519, GEM0_FRAMES_RXED_1519_DEFVAL);
set_reset_data( GEM0_UNDERSIZE_FRAMES, GEM0_UNDERSIZE_FRAMES_DEFVAL);
set_reset_data( GEM0_EXCESSIVE_RX_LENGTH, GEM0_EXCESSIVE_RX_LENGTH_DEFVAL);
set_reset_data( GEM0_RX_JABBERS, GEM0_RX_JABBERS_DEFVAL);
set_reset_data( GEM0_FCS_ERRORS, GEM0_FCS_ERRORS_DEFVAL);
set_reset_data( GEM0_RX_LENGTH_ERRORS, GEM0_RX_LENGTH_ERRORS_DEFVAL);
set_reset_data( GEM0_RX_SYMBOL_ERRORS, GEM0_RX_SYMBOL_ERRORS_DEFVAL);
set_reset_data( GEM0_ALIGNMENT_ERRORS, GEM0_ALIGNMENT_ERRORS_DEFVAL);
set_reset_data( GEM0_RX_RESOURCE_ERRORS, GEM0_RX_RESOURCE_ERRORS_DEFVAL);
set_reset_data( GEM0_RX_OVERRUNS, GEM0_RX_OVERRUNS_DEFVAL);
set_reset_data( GEM0_RX_IP_CK_ERRORS, GEM0_RX_IP_CK_ERRORS_DEFVAL);
set_reset_data( GEM0_RX_TCP_CK_ERRORS, GEM0_RX_TCP_CK_ERRORS_DEFVAL);
set_reset_data( GEM0_RX_UDP_CK_ERRORS, GEM0_RX_UDP_CK_ERRORS_DEFVAL);
set_reset_data( GEM0_AUTO_FLUSHED_PKTS, GEM0_AUTO_FLUSHED_PKTS_DEFVAL);
set_reset_data( GEM0_TSU_TIMER_INCR_SUB_NSEC, GEM0_TSU_TIMER_INCR_SUB_NSEC_DEFVAL);
set_reset_data( GEM0_TSU_TIMER_MSB_SEC, GEM0_TSU_TIMER_MSB_SEC_DEFVAL);
set_reset_data( GEM0_TSU_STROBE_MSB_SEC, GEM0_TSU_STROBE_MSB_SEC_DEFVAL);
set_reset_data( GEM0_TSU_STROBE_SEC, GEM0_TSU_STROBE_SEC_DEFVAL);
set_reset_data( GEM0_TSU_STROBE_NSEC, GEM0_TSU_STROBE_NSEC_DEFVAL);
set_reset_data( GEM0_TSU_TIMER_SEC, GEM0_TSU_TIMER_SEC_DEFVAL);
set_reset_data( GEM0_TSU_TIMER_NSEC, GEM0_TSU_TIMER_NSEC_DEFVAL);
set_reset_data( GEM0_TSU_TIMER_ADJUST, GEM0_TSU_TIMER_ADJUST_DEFVAL);
set_reset_data( GEM0_TSU_TIMER_INCR, GEM0_TSU_TIMER_INCR_DEFVAL);
set_reset_data( GEM0_TSU_PTP_TX_SEC, GEM0_TSU_PTP_TX_SEC_DEFVAL);
set_reset_data( GEM0_TSU_PTP_TX_NSEC, GEM0_TSU_PTP_TX_NSEC_DEFVAL);
set_reset_data( GEM0_TSU_PTP_RX_SEC, GEM0_TSU_PTP_RX_SEC_DEFVAL);
set_reset_data( GEM0_TSU_PTP_RX_NSEC, GEM0_TSU_PTP_RX_NSEC_DEFVAL);
set_reset_data( GEM0_TSU_PEER_TX_SEC, GEM0_TSU_PEER_TX_SEC_DEFVAL);
set_reset_data( GEM0_TSU_PEER_TX_NSEC, GEM0_TSU_PEER_TX_NSEC_DEFVAL);
set_reset_data( GEM0_TSU_PEER_RX_SEC, GEM0_TSU_PEER_RX_SEC_DEFVAL);
set_reset_data( GEM0_TSU_PEER_RX_NSEC, GEM0_TSU_PEER_RX_NSEC_DEFVAL);
set_reset_data( GEM0_PCS_CONTROL, GEM0_PCS_CONTROL_DEFVAL);
set_reset_data( GEM0_PCS_STATUS, GEM0_PCS_STATUS_DEFVAL);
set_reset_data( GEM0_PCS_PHY_TOP_ID, GEM0_PCS_PHY_TOP_ID_DEFVAL);
set_reset_data( GEM0_PCS_PHY_BOT_ID, GEM0_PCS_PHY_BOT_ID_DEFVAL);
set_reset_data( GEM0_PCS_AN_ADV, GEM0_PCS_AN_ADV_DEFVAL);
set_reset_data( GEM0_PCS_AN_LP_BASE, GEM0_PCS_AN_LP_BASE_DEFVAL);
set_reset_data( GEM0_PCS_AN_EXP, GEM0_PCS_AN_EXP_DEFVAL);
set_reset_data( GEM0_PCS_AN_NP_TX, GEM0_PCS_AN_NP_TX_DEFVAL);
set_reset_data( GEM0_PCS_AN_LP_NP, GEM0_PCS_AN_LP_NP_DEFVAL);
set_reset_data( GEM0_PCS_AN_EXT_STATUS, GEM0_PCS_AN_EXT_STATUS_DEFVAL);
set_reset_data( GEM0_RX_LPI, GEM0_RX_LPI_DEFVAL);
set_reset_data( GEM0_RX_LPI_TIME, GEM0_RX_LPI_TIME_DEFVAL);
set_reset_data( GEM0_TX_LPI, GEM0_TX_LPI_DEFVAL);
set_reset_data( GEM0_TX_LPI_TIME, GEM0_TX_LPI_TIME_DEFVAL);
set_reset_data( GEM0_DESIGNCFG_DEBUG1, GEM0_DESIGNCFG_DEBUG1_DEFVAL);
set_reset_data( GEM0_DESIGNCFG_DEBUG2, GEM0_DESIGNCFG_DEBUG2_DEFVAL);
set_reset_data( GEM0_DESIGNCFG_DEBUG3, GEM0_DESIGNCFG_DEBUG3_DEFVAL);
set_reset_data( GEM0_DESIGNCFG_DEBUG4, GEM0_DESIGNCFG_DEBUG4_DEFVAL);
set_reset_data( GEM0_DESIGNCFG_DEBUG5, GEM0_DESIGNCFG_DEBUG5_DEFVAL);
set_reset_data( GEM0_DESIGNCFG_DEBUG6, GEM0_DESIGNCFG_DEBUG6_DEFVAL);
set_reset_data( GEM0_DESIGNCFG_DEBUG7, GEM0_DESIGNCFG_DEBUG7_DEFVAL);
set_reset_data( GEM0_DESIGNCFG_DEBUG8, GEM0_DESIGNCFG_DEBUG8_DEFVAL);
set_reset_data( GEM0_DESIGNCFG_DEBUG9, GEM0_DESIGNCFG_DEBUG9_DEFVAL);
set_reset_data( GEM0_DESIGNCFG_DEBUG10, GEM0_DESIGNCFG_DEBUG10_DEFVAL);
set_reset_data( GEM0_INT_Q1_STATUS, GEM0_INT_Q1_STATUS_DEFVAL);
set_reset_data( GEM0_TRANSMIT_Q1_PTR, GEM0_TRANSMIT_Q1_PTR_DEFVAL);
set_reset_data( GEM0_RECEIVE_Q1_PTR, GEM0_RECEIVE_Q1_PTR_DEFVAL);
set_reset_data( GEM0_DMA_RXBUF_SIZE_Q1, GEM0_DMA_RXBUF_SIZE_Q1_DEFVAL);
set_reset_data( GEM0_CBS_CONTROL, GEM0_CBS_CONTROL_DEFVAL);
set_reset_data( GEM0_CBS_IDLESLOPE_Q_A, GEM0_CBS_IDLESLOPE_Q_A_DEFVAL);
set_reset_data( GEM0_CBS_IDLESLOPE_Q_B, GEM0_CBS_IDLESLOPE_Q_B_DEFVAL);
set_reset_data( GEM0_UPPER_TX_Q_BASE_ADDR, GEM0_UPPER_TX_Q_BASE_ADDR_DEFVAL);
set_reset_data( GEM0_TX_BD_CONTROL, GEM0_TX_BD_CONTROL_DEFVAL);
set_reset_data( GEM0_RX_BD_CONTROL, GEM0_RX_BD_CONTROL_DEFVAL);
set_reset_data( GEM0_UPPER_RX_Q_BASE_ADDR, GEM0_UPPER_RX_Q_BASE_ADDR_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_1_REGISTER_0, GEM0_SCREENING_TYPE_1_REGISTER_0_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_1_REGISTER_1, GEM0_SCREENING_TYPE_1_REGISTER_1_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_1_REGISTER_2, GEM0_SCREENING_TYPE_1_REGISTER_2_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_1_REGISTER_3, GEM0_SCREENING_TYPE_1_REGISTER_3_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_2_REGISTER_0, GEM0_SCREENING_TYPE_2_REGISTER_0_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_2_REGISTER_1, GEM0_SCREENING_TYPE_2_REGISTER_1_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_2_REGISTER_2, GEM0_SCREENING_TYPE_2_REGISTER_2_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_2_REGISTER_3, GEM0_SCREENING_TYPE_2_REGISTER_3_DEFVAL);
set_reset_data( GEM0_INT_Q1_ENABLE, GEM0_INT_Q1_ENABLE_DEFVAL);
set_reset_data( GEM0_INT_Q1_DISABLE, GEM0_INT_Q1_DISABLE_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_2_ETHERTYPE_REG_0, GEM0_SCREENING_TYPE_2_ETHERTYPE_REG_0_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_2_ETHERTYPE_REG_1, GEM0_SCREENING_TYPE_2_ETHERTYPE_REG_1_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_2_ETHERTYPE_REG_2, GEM0_SCREENING_TYPE_2_ETHERTYPE_REG_2_DEFVAL);
set_reset_data( GEM0_SCREENING_TYPE_2_ETHERTYPE_REG_3, GEM0_SCREENING_TYPE_2_ETHERTYPE_REG_3_DEFVAL);
set_reset_data( GEM0_TYPE2_COMPARE_0_WORD_0, GEM0_TYPE2_COMPARE_0_WORD_0_DEFVAL);
set_reset_data( GEM0_TYPE2_COMPARE_0_WORD_1, GEM0_TYPE2_COMPARE_0_WORD_1_DEFVAL);
set_reset_data( GEM0_TYPE2_COMPARE_1_WORD_0, GEM0_TYPE2_COMPARE_1_WORD_0_DEFVAL);
set_reset_data( GEM0_TYPE2_COMPARE_1_WORD_1, GEM0_TYPE2_COMPARE_1_WORD_1_DEFVAL);
set_reset_data( GEM0_TYPE2_COMPARE_2_WORD_0, GEM0_TYPE2_COMPARE_2_WORD_0_DEFVAL);
set_reset_data( GEM0_TYPE2_COMPARE_2_WORD_1, GEM0_TYPE2_COMPARE_2_WORD_1_DEFVAL);
set_reset_data( GEM0_TYPE2_COMPARE_3_WORD_0, GEM0_TYPE2_COMPARE_3_WORD_0_DEFVAL);
set_reset_data( GEM0_TYPE2_COMPARE_3_WORD_1, GEM0_TYPE2_COMPARE_3_WORD_1_DEFVAL);
set_reset_data( GEM1_NETWORK_CONTROL, GEM1_NETWORK_CONTROL_DEFVAL);
set_reset_data( GEM1_NETWORK_CONFIG, GEM1_NETWORK_CONFIG_DEFVAL);
set_reset_data( GEM1_NETWORK_STATUS, GEM1_NETWORK_STATUS_DEFVAL);
set_reset_data( GEM1_DMA_CONFIG, GEM1_DMA_CONFIG_DEFVAL);
set_reset_data( GEM1_TRANSMIT_STATUS, GEM1_TRANSMIT_STATUS_DEFVAL);
set_reset_data( GEM1_RECEIVE_Q_PTR, GEM1_RECEIVE_Q_PTR_DEFVAL);
set_reset_data( GEM1_TRANSMIT_Q_PTR, GEM1_TRANSMIT_Q_PTR_DEFVAL);
set_reset_data( GEM1_RECEIVE_STATUS, GEM1_RECEIVE_STATUS_DEFVAL);
set_reset_data( GEM1_INT_STATUS, GEM1_INT_STATUS_DEFVAL);
set_reset_data( GEM1_INT_ENABLE, GEM1_INT_ENABLE_DEFVAL);
set_reset_data( GEM1_INT_DISABLE, GEM1_INT_DISABLE_DEFVAL);
set_reset_data( GEM1_PHY_MANAGEMENT, GEM1_PHY_MANAGEMENT_DEFVAL);
set_reset_data( GEM1_PAUSE_TIME, GEM1_PAUSE_TIME_DEFVAL);
set_reset_data( GEM1_TX_PAUSE_QUANTUM, GEM1_TX_PAUSE_QUANTUM_DEFVAL);
set_reset_data( GEM1_PBUF_TXCUTTHRU, GEM1_PBUF_TXCUTTHRU_DEFVAL);
set_reset_data( GEM1_PBUF_RXCUTTHRU, GEM1_PBUF_RXCUTTHRU_DEFVAL);
set_reset_data( GEM1_JUMBO_MAX_LENGTH, GEM1_JUMBO_MAX_LENGTH_DEFVAL);
set_reset_data( GEM1_EXTERNAL_FIFO_INTERFACE, GEM1_EXTERNAL_FIFO_INTERFACE_DEFVAL);
set_reset_data( GEM1_AXI_MAX_PIPELINE, GEM1_AXI_MAX_PIPELINE_DEFVAL);
set_reset_data( GEM1_HASH_BOTTOM, GEM1_HASH_BOTTOM_DEFVAL);
set_reset_data( GEM1_HASH_TOP, GEM1_HASH_TOP_DEFVAL);
set_reset_data( GEM1_SPEC_ADD1_BOTTOM, GEM1_SPEC_ADD1_BOTTOM_DEFVAL);
set_reset_data( GEM1_SPEC_ADD1_TOP, GEM1_SPEC_ADD1_TOP_DEFVAL);
set_reset_data( GEM1_SPEC_ADD2_BOTTOM, GEM1_SPEC_ADD2_BOTTOM_DEFVAL);
set_reset_data( GEM1_SPEC_ADD2_TOP, GEM1_SPEC_ADD2_TOP_DEFVAL);
set_reset_data( GEM1_SPEC_ADD3_BOTTOM, GEM1_SPEC_ADD3_BOTTOM_DEFVAL);
set_reset_data( GEM1_SPEC_ADD3_TOP, GEM1_SPEC_ADD3_TOP_DEFVAL);
set_reset_data( GEM1_SPEC_ADD4_BOTTOM, GEM1_SPEC_ADD4_BOTTOM_DEFVAL);
set_reset_data( GEM1_SPEC_ADD4_TOP, GEM1_SPEC_ADD4_TOP_DEFVAL);
set_reset_data( GEM1_SPEC_TYPE1, GEM1_SPEC_TYPE1_DEFVAL);
set_reset_data( GEM1_SPEC_TYPE2, GEM1_SPEC_TYPE2_DEFVAL);
set_reset_data( GEM1_SPEC_TYPE3, GEM1_SPEC_TYPE3_DEFVAL);
set_reset_data( GEM1_SPEC_TYPE4, GEM1_SPEC_TYPE4_DEFVAL);
set_reset_data( GEM1_WOL_REGISTER, GEM1_WOL_REGISTER_DEFVAL);
set_reset_data( GEM1_STRETCH_RATIO, GEM1_STRETCH_RATIO_DEFVAL);
set_reset_data( GEM1_STACKED_VLAN, GEM1_STACKED_VLAN_DEFVAL);
set_reset_data( GEM1_TX_PFC_PAUSE, GEM1_TX_PFC_PAUSE_DEFVAL);
set_reset_data( GEM1_MASK_ADD1_BOTTOM, GEM1_MASK_ADD1_BOTTOM_DEFVAL);
set_reset_data( GEM1_MASK_ADD1_TOP, GEM1_MASK_ADD1_TOP_DEFVAL);
set_reset_data( GEM1_RX_PTP_UNICAST, GEM1_RX_PTP_UNICAST_DEFVAL);
set_reset_data( GEM1_TX_PTP_UNICAST, GEM1_TX_PTP_UNICAST_DEFVAL);
set_reset_data( GEM1_TSU_NSEC_CMP, GEM1_TSU_NSEC_CMP_DEFVAL);
set_reset_data( GEM1_TSU_SEC_CMP, GEM1_TSU_SEC_CMP_DEFVAL);
set_reset_data( GEM1_TSU_MSB_SEC_CMP, GEM1_TSU_MSB_SEC_CMP_DEFVAL);
set_reset_data( GEM1_TSU_PTP_TX_MSB_SEC, GEM1_TSU_PTP_TX_MSB_SEC_DEFVAL);
set_reset_data( GEM1_TSU_PTP_RX_MSB_SEC, GEM1_TSU_PTP_RX_MSB_SEC_DEFVAL);
set_reset_data( GEM1_TSU_PEER_TX_MSB_SEC, GEM1_TSU_PEER_TX_MSB_SEC_DEFVAL);
set_reset_data( GEM1_TSU_PEER_RX_MSB_SEC, GEM1_TSU_PEER_RX_MSB_SEC_DEFVAL);
set_reset_data( GEM1_DPRAM_FILL_DBG, GEM1_DPRAM_FILL_DBG_DEFVAL);
set_reset_data( GEM1_REVISION_REG, GEM1_REVISION_REG_DEFVAL);
set_reset_data( GEM1_OCTETS_TXED_BOTTOM, GEM1_OCTETS_TXED_BOTTOM_DEFVAL);
set_reset_data( GEM1_OCTETS_TXED_TOP, GEM1_OCTETS_TXED_TOP_DEFVAL);
set_reset_data( GEM1_FRAMES_TXED_OK, GEM1_FRAMES_TXED_OK_DEFVAL);
set_reset_data( GEM1_BROADCAST_TXED, GEM1_BROADCAST_TXED_DEFVAL);
set_reset_data( GEM1_MULTICAST_TXED, GEM1_MULTICAST_TXED_DEFVAL);
set_reset_data( GEM1_PAUSE_FRAMES_TXED, GEM1_PAUSE_FRAMES_TXED_DEFVAL);
set_reset_data( GEM1_FRAMES_TXED_64, GEM1_FRAMES_TXED_64_DEFVAL);
set_reset_data( GEM1_FRAMES_TXED_65, GEM1_FRAMES_TXED_65_DEFVAL);
set_reset_data( GEM1_FRAMES_TXED_128, GEM1_FRAMES_TXED_128_DEFVAL);
set_reset_data( GEM1_FRAMES_TXED_256, GEM1_FRAMES_TXED_256_DEFVAL);
set_reset_data( GEM1_FRAMES_TXED_512, GEM1_FRAMES_TXED_512_DEFVAL);
set_reset_data( GEM1_FRAMES_TXED_1024, GEM1_FRAMES_TXED_1024_DEFVAL);
set_reset_data( GEM1_FRAMES_TXED_1519, GEM1_FRAMES_TXED_1519_DEFVAL);
set_reset_data( GEM1_TX_UNDERRUNS, GEM1_TX_UNDERRUNS_DEFVAL);
set_reset_data( GEM1_SINGLE_COLLISIONS, GEM1_SINGLE_COLLISIONS_DEFVAL);
set_reset_data( GEM1_MULTIPLE_COLLISIONS, GEM1_MULTIPLE_COLLISIONS_DEFVAL);
set_reset_data( GEM1_EXCESSIVE_COLLISIONS, GEM1_EXCESSIVE_COLLISIONS_DEFVAL);
set_reset_data( GEM1_LATE_COLLISIONS, GEM1_LATE_COLLISIONS_DEFVAL);
set_reset_data( GEM1_DEFERRED_FRAMES, GEM1_DEFERRED_FRAMES_DEFVAL);
set_reset_data( GEM1_CRS_ERRORS, GEM1_CRS_ERRORS_DEFVAL);
set_reset_data( GEM1_OCTETS_RXED_BOTTOM, GEM1_OCTETS_RXED_BOTTOM_DEFVAL);
set_reset_data( GEM1_OCTETS_RXED_TOP, GEM1_OCTETS_RXED_TOP_DEFVAL);
set_reset_data( GEM1_FRAMES_RXED_OK, GEM1_FRAMES_RXED_OK_DEFVAL);
set_reset_data( GEM1_BROADCAST_RXED, GEM1_BROADCAST_RXED_DEFVAL);
set_reset_data( GEM1_MULTICAST_RXED, GEM1_MULTICAST_RXED_DEFVAL);
set_reset_data( GEM1_PAUSE_FRAMES_RXED, GEM1_PAUSE_FRAMES_RXED_DEFVAL);
set_reset_data( GEM1_FRAMES_RXED_64, GEM1_FRAMES_RXED_64_DEFVAL);
set_reset_data( GEM1_FRAMES_RXED_65, GEM1_FRAMES_RXED_65_DEFVAL);
set_reset_data( GEM1_FRAMES_RXED_128, GEM1_FRAMES_RXED_128_DEFVAL);
set_reset_data( GEM1_FRAMES_RXED_256, GEM1_FRAMES_RXED_256_DEFVAL);
set_reset_data( GEM1_FRAMES_RXED_512, GEM1_FRAMES_RXED_512_DEFVAL);
set_reset_data( GEM1_FRAMES_RXED_1024, GEM1_FRAMES_RXED_1024_DEFVAL);
set_reset_data( GEM1_FRAMES_RXED_1519, GEM1_FRAMES_RXED_1519_DEFVAL);
set_reset_data( GEM1_UNDERSIZE_FRAMES, GEM1_UNDERSIZE_FRAMES_DEFVAL);
set_reset_data( GEM1_EXCESSIVE_RX_LENGTH, GEM1_EXCESSIVE_RX_LENGTH_DEFVAL);
set_reset_data( GEM1_RX_JABBERS, GEM1_RX_JABBERS_DEFVAL);
set_reset_data( GEM1_FCS_ERRORS, GEM1_FCS_ERRORS_DEFVAL);
set_reset_data( GEM1_RX_LENGTH_ERRORS, GEM1_RX_LENGTH_ERRORS_DEFVAL);
set_reset_data( GEM1_RX_SYMBOL_ERRORS, GEM1_RX_SYMBOL_ERRORS_DEFVAL);
set_reset_data( GEM1_ALIGNMENT_ERRORS, GEM1_ALIGNMENT_ERRORS_DEFVAL);
set_reset_data( GEM1_RX_RESOURCE_ERRORS, GEM1_RX_RESOURCE_ERRORS_DEFVAL);
set_reset_data( GEM1_RX_OVERRUNS, GEM1_RX_OVERRUNS_DEFVAL);
set_reset_data( GEM1_RX_IP_CK_ERRORS, GEM1_RX_IP_CK_ERRORS_DEFVAL);
set_reset_data( GEM1_RX_TCP_CK_ERRORS, GEM1_RX_TCP_CK_ERRORS_DEFVAL);
set_reset_data( GEM1_RX_UDP_CK_ERRORS, GEM1_RX_UDP_CK_ERRORS_DEFVAL);
set_reset_data( GEM1_AUTO_FLUSHED_PKTS, GEM1_AUTO_FLUSHED_PKTS_DEFVAL);
set_reset_data( GEM1_TSU_TIMER_INCR_SUB_NSEC, GEM1_TSU_TIMER_INCR_SUB_NSEC_DEFVAL);
set_reset_data( GEM1_TSU_TIMER_MSB_SEC, GEM1_TSU_TIMER_MSB_SEC_DEFVAL);
set_reset_data( GEM1_TSU_STROBE_MSB_SEC, GEM1_TSU_STROBE_MSB_SEC_DEFVAL);
set_reset_data( GEM1_TSU_STROBE_SEC, GEM1_TSU_STROBE_SEC_DEFVAL);
set_reset_data( GEM1_TSU_STROBE_NSEC, GEM1_TSU_STROBE_NSEC_DEFVAL);
set_reset_data( GEM1_TSU_TIMER_SEC, GEM1_TSU_TIMER_SEC_DEFVAL);
set_reset_data( GEM1_TSU_TIMER_NSEC, GEM1_TSU_TIMER_NSEC_DEFVAL);
set_reset_data( GEM1_TSU_TIMER_ADJUST, GEM1_TSU_TIMER_ADJUST_DEFVAL);
set_reset_data( GEM1_TSU_TIMER_INCR, GEM1_TSU_TIMER_INCR_DEFVAL);
set_reset_data( GEM1_TSU_PTP_TX_SEC, GEM1_TSU_PTP_TX_SEC_DEFVAL);
set_reset_data( GEM1_TSU_PTP_TX_NSEC, GEM1_TSU_PTP_TX_NSEC_DEFVAL);
set_reset_data( GEM1_TSU_PTP_RX_SEC, GEM1_TSU_PTP_RX_SEC_DEFVAL);
set_reset_data( GEM1_TSU_PTP_RX_NSEC, GEM1_TSU_PTP_RX_NSEC_DEFVAL);
set_reset_data( GEM1_TSU_PEER_TX_SEC, GEM1_TSU_PEER_TX_SEC_DEFVAL);
set_reset_data( GEM1_TSU_PEER_TX_NSEC, GEM1_TSU_PEER_TX_NSEC_DEFVAL);
set_reset_data( GEM1_TSU_PEER_RX_SEC, GEM1_TSU_PEER_RX_SEC_DEFVAL);
set_reset_data( GEM1_TSU_PEER_RX_NSEC, GEM1_TSU_PEER_RX_NSEC_DEFVAL);
set_reset_data( GEM1_PCS_CONTROL, GEM1_PCS_CONTROL_DEFVAL);
set_reset_data( GEM1_PCS_STATUS, GEM1_PCS_STATUS_DEFVAL);
set_reset_data( GEM1_PCS_PHY_TOP_ID, GEM1_PCS_PHY_TOP_ID_DEFVAL);
set_reset_data( GEM1_PCS_PHY_BOT_ID, GEM1_PCS_PHY_BOT_ID_DEFVAL);
set_reset_data( GEM1_PCS_AN_ADV, GEM1_PCS_AN_ADV_DEFVAL);
set_reset_data( GEM1_PCS_AN_LP_BASE, GEM1_PCS_AN_LP_BASE_DEFVAL);
set_reset_data( GEM1_PCS_AN_EXP, GEM1_PCS_AN_EXP_DEFVAL);
set_reset_data( GEM1_PCS_AN_NP_TX, GEM1_PCS_AN_NP_TX_DEFVAL);
set_reset_data( GEM1_PCS_AN_LP_NP, GEM1_PCS_AN_LP_NP_DEFVAL);
set_reset_data( GEM1_PCS_AN_EXT_STATUS, GEM1_PCS_AN_EXT_STATUS_DEFVAL);
set_reset_data( GEM1_RX_LPI, GEM1_RX_LPI_DEFVAL);
set_reset_data( GEM1_RX_LPI_TIME, GEM1_RX_LPI_TIME_DEFVAL);
set_reset_data( GEM1_TX_LPI, GEM1_TX_LPI_DEFVAL);
set_reset_data( GEM1_TX_LPI_TIME, GEM1_TX_LPI_TIME_DEFVAL);
set_reset_data( GEM1_DESIGNCFG_DEBUG1, GEM1_DESIGNCFG_DEBUG1_DEFVAL);
set_reset_data( GEM1_DESIGNCFG_DEBUG2, GEM1_DESIGNCFG_DEBUG2_DEFVAL);
set_reset_data( GEM1_DESIGNCFG_DEBUG3, GEM1_DESIGNCFG_DEBUG3_DEFVAL);
set_reset_data( GEM1_DESIGNCFG_DEBUG4, GEM1_DESIGNCFG_DEBUG4_DEFVAL);
set_reset_data( GEM1_DESIGNCFG_DEBUG5, GEM1_DESIGNCFG_DEBUG5_DEFVAL);
set_reset_data( GEM1_DESIGNCFG_DEBUG6, GEM1_DESIGNCFG_DEBUG6_DEFVAL);
set_reset_data( GEM1_DESIGNCFG_DEBUG7, GEM1_DESIGNCFG_DEBUG7_DEFVAL);
set_reset_data( GEM1_DESIGNCFG_DEBUG8, GEM1_DESIGNCFG_DEBUG8_DEFVAL);
set_reset_data( GEM1_DESIGNCFG_DEBUG9, GEM1_DESIGNCFG_DEBUG9_DEFVAL);
set_reset_data( GEM1_DESIGNCFG_DEBUG10, GEM1_DESIGNCFG_DEBUG10_DEFVAL);
set_reset_data( GEM1_INT_Q1_STATUS, GEM1_INT_Q1_STATUS_DEFVAL);
set_reset_data( GEM1_TRANSMIT_Q1_PTR, GEM1_TRANSMIT_Q1_PTR_DEFVAL);
set_reset_data( GEM1_RECEIVE_Q1_PTR, GEM1_RECEIVE_Q1_PTR_DEFVAL);
set_reset_data( GEM1_DMA_RXBUF_SIZE_Q1, GEM1_DMA_RXBUF_SIZE_Q1_DEFVAL);
set_reset_data( GEM1_CBS_CONTROL, GEM1_CBS_CONTROL_DEFVAL);
set_reset_data( GEM1_CBS_IDLESLOPE_Q_A, GEM1_CBS_IDLESLOPE_Q_A_DEFVAL);
set_reset_data( GEM1_CBS_IDLESLOPE_Q_B, GEM1_CBS_IDLESLOPE_Q_B_DEFVAL);
set_reset_data( GEM1_UPPER_TX_Q_BASE_ADDR, GEM1_UPPER_TX_Q_BASE_ADDR_DEFVAL);
set_reset_data( GEM1_TX_BD_CONTROL, GEM1_TX_BD_CONTROL_DEFVAL);
set_reset_data( GEM1_RX_BD_CONTROL, GEM1_RX_BD_CONTROL_DEFVAL);
set_reset_data( GEM1_UPPER_RX_Q_BASE_ADDR, GEM1_UPPER_RX_Q_BASE_ADDR_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_1_REGISTER_0, GEM1_SCREENING_TYPE_1_REGISTER_0_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_1_REGISTER_1, GEM1_SCREENING_TYPE_1_REGISTER_1_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_1_REGISTER_2, GEM1_SCREENING_TYPE_1_REGISTER_2_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_1_REGISTER_3, GEM1_SCREENING_TYPE_1_REGISTER_3_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_2_REGISTER_0, GEM1_SCREENING_TYPE_2_REGISTER_0_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_2_REGISTER_1, GEM1_SCREENING_TYPE_2_REGISTER_1_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_2_REGISTER_2, GEM1_SCREENING_TYPE_2_REGISTER_2_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_2_REGISTER_3, GEM1_SCREENING_TYPE_2_REGISTER_3_DEFVAL);
set_reset_data( GEM1_INT_Q1_ENABLE, GEM1_INT_Q1_ENABLE_DEFVAL);
set_reset_data( GEM1_INT_Q1_DISABLE, GEM1_INT_Q1_DISABLE_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_2_ETHERTYPE_REG_0, GEM1_SCREENING_TYPE_2_ETHERTYPE_REG_0_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_2_ETHERTYPE_REG_1, GEM1_SCREENING_TYPE_2_ETHERTYPE_REG_1_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_2_ETHERTYPE_REG_2, GEM1_SCREENING_TYPE_2_ETHERTYPE_REG_2_DEFVAL);
set_reset_data( GEM1_SCREENING_TYPE_2_ETHERTYPE_REG_3, GEM1_SCREENING_TYPE_2_ETHERTYPE_REG_3_DEFVAL);
set_reset_data( GEM1_TYPE2_COMPARE_0_WORD_0, GEM1_TYPE2_COMPARE_0_WORD_0_DEFVAL);
set_reset_data( GEM1_TYPE2_COMPARE_0_WORD_1, GEM1_TYPE2_COMPARE_0_WORD_1_DEFVAL);
set_reset_data( GEM1_TYPE2_COMPARE_1_WORD_0, GEM1_TYPE2_COMPARE_1_WORD_0_DEFVAL);
set_reset_data( GEM1_TYPE2_COMPARE_1_WORD_1, GEM1_TYPE2_COMPARE_1_WORD_1_DEFVAL);
set_reset_data( GEM1_TYPE2_COMPARE_2_WORD_0, GEM1_TYPE2_COMPARE_2_WORD_0_DEFVAL);
set_reset_data( GEM1_TYPE2_COMPARE_2_WORD_1, GEM1_TYPE2_COMPARE_2_WORD_1_DEFVAL);
set_reset_data( GEM1_TYPE2_COMPARE_3_WORD_0, GEM1_TYPE2_COMPARE_3_WORD_0_DEFVAL);
set_reset_data( GEM1_TYPE2_COMPARE_3_WORD_1, GEM1_TYPE2_COMPARE_3_WORD_1_DEFVAL);
set_reset_data( GEM2_NETWORK_CONTROL, GEM2_NETWORK_CONTROL_DEFVAL);
set_reset_data( GEM2_NETWORK_CONFIG, GEM2_NETWORK_CONFIG_DEFVAL);
set_reset_data( GEM2_NETWORK_STATUS, GEM2_NETWORK_STATUS_DEFVAL);
set_reset_data( GEM2_DMA_CONFIG, GEM2_DMA_CONFIG_DEFVAL);
set_reset_data( GEM2_TRANSMIT_STATUS, GEM2_TRANSMIT_STATUS_DEFVAL);
set_reset_data( GEM2_RECEIVE_Q_PTR, GEM2_RECEIVE_Q_PTR_DEFVAL);
set_reset_data( GEM2_TRANSMIT_Q_PTR, GEM2_TRANSMIT_Q_PTR_DEFVAL);
set_reset_data( GEM2_RECEIVE_STATUS, GEM2_RECEIVE_STATUS_DEFVAL);
set_reset_data( GEM2_INT_STATUS, GEM2_INT_STATUS_DEFVAL);
set_reset_data( GEM2_INT_ENABLE, GEM2_INT_ENABLE_DEFVAL);
set_reset_data( GEM2_INT_DISABLE, GEM2_INT_DISABLE_DEFVAL);
set_reset_data( GEM2_PHY_MANAGEMENT, GEM2_PHY_MANAGEMENT_DEFVAL);
set_reset_data( GEM2_PAUSE_TIME, GEM2_PAUSE_TIME_DEFVAL);
set_reset_data( GEM2_TX_PAUSE_QUANTUM, GEM2_TX_PAUSE_QUANTUM_DEFVAL);
set_reset_data( GEM2_PBUF_TXCUTTHRU, GEM2_PBUF_TXCUTTHRU_DEFVAL);
set_reset_data( GEM2_PBUF_RXCUTTHRU, GEM2_PBUF_RXCUTTHRU_DEFVAL);
set_reset_data( GEM2_JUMBO_MAX_LENGTH, GEM2_JUMBO_MAX_LENGTH_DEFVAL);
set_reset_data( GEM2_EXTERNAL_FIFO_INTERFACE, GEM2_EXTERNAL_FIFO_INTERFACE_DEFVAL);
set_reset_data( GEM2_AXI_MAX_PIPELINE, GEM2_AXI_MAX_PIPELINE_DEFVAL);
set_reset_data( GEM2_HASH_BOTTOM, GEM2_HASH_BOTTOM_DEFVAL);
set_reset_data( GEM2_HASH_TOP, GEM2_HASH_TOP_DEFVAL);
set_reset_data( GEM2_SPEC_ADD1_BOTTOM, GEM2_SPEC_ADD1_BOTTOM_DEFVAL);
set_reset_data( GEM2_SPEC_ADD1_TOP, GEM2_SPEC_ADD1_TOP_DEFVAL);
set_reset_data( GEM2_SPEC_ADD2_BOTTOM, GEM2_SPEC_ADD2_BOTTOM_DEFVAL);
set_reset_data( GEM2_SPEC_ADD2_TOP, GEM2_SPEC_ADD2_TOP_DEFVAL);
set_reset_data( GEM2_SPEC_ADD3_BOTTOM, GEM2_SPEC_ADD3_BOTTOM_DEFVAL);
set_reset_data( GEM2_SPEC_ADD3_TOP, GEM2_SPEC_ADD3_TOP_DEFVAL);
set_reset_data( GEM2_SPEC_ADD4_BOTTOM, GEM2_SPEC_ADD4_BOTTOM_DEFVAL);
set_reset_data( GEM2_SPEC_ADD4_TOP, GEM2_SPEC_ADD4_TOP_DEFVAL);
set_reset_data( GEM2_SPEC_TYPE1, GEM2_SPEC_TYPE1_DEFVAL);
set_reset_data( GEM2_SPEC_TYPE2, GEM2_SPEC_TYPE2_DEFVAL);
set_reset_data( GEM2_SPEC_TYPE3, GEM2_SPEC_TYPE3_DEFVAL);
set_reset_data( GEM2_SPEC_TYPE4, GEM2_SPEC_TYPE4_DEFVAL);
set_reset_data( GEM2_WOL_REGISTER, GEM2_WOL_REGISTER_DEFVAL);
set_reset_data( GEM2_STRETCH_RATIO, GEM2_STRETCH_RATIO_DEFVAL);
set_reset_data( GEM2_STACKED_VLAN, GEM2_STACKED_VLAN_DEFVAL);
set_reset_data( GEM2_TX_PFC_PAUSE, GEM2_TX_PFC_PAUSE_DEFVAL);
set_reset_data( GEM2_MASK_ADD1_BOTTOM, GEM2_MASK_ADD1_BOTTOM_DEFVAL);
set_reset_data( GEM2_MASK_ADD1_TOP, GEM2_MASK_ADD1_TOP_DEFVAL);
set_reset_data( GEM2_RX_PTP_UNICAST, GEM2_RX_PTP_UNICAST_DEFVAL);
set_reset_data( GEM2_TX_PTP_UNICAST, GEM2_TX_PTP_UNICAST_DEFVAL);
set_reset_data( GEM2_TSU_NSEC_CMP, GEM2_TSU_NSEC_CMP_DEFVAL);
set_reset_data( GEM2_TSU_SEC_CMP, GEM2_TSU_SEC_CMP_DEFVAL);
set_reset_data( GEM2_TSU_MSB_SEC_CMP, GEM2_TSU_MSB_SEC_CMP_DEFVAL);
set_reset_data( GEM2_TSU_PTP_TX_MSB_SEC, GEM2_TSU_PTP_TX_MSB_SEC_DEFVAL);
set_reset_data( GEM2_TSU_PTP_RX_MSB_SEC, GEM2_TSU_PTP_RX_MSB_SEC_DEFVAL);
set_reset_data( GEM2_TSU_PEER_TX_MSB_SEC, GEM2_TSU_PEER_TX_MSB_SEC_DEFVAL);
set_reset_data( GEM2_TSU_PEER_RX_MSB_SEC, GEM2_TSU_PEER_RX_MSB_SEC_DEFVAL);
set_reset_data( GEM2_DPRAM_FILL_DBG, GEM2_DPRAM_FILL_DBG_DEFVAL);
set_reset_data( GEM2_REVISION_REG, GEM2_REVISION_REG_DEFVAL);
set_reset_data( GEM2_OCTETS_TXED_BOTTOM, GEM2_OCTETS_TXED_BOTTOM_DEFVAL);
set_reset_data( GEM2_OCTETS_TXED_TOP, GEM2_OCTETS_TXED_TOP_DEFVAL);
set_reset_data( GEM2_FRAMES_TXED_OK, GEM2_FRAMES_TXED_OK_DEFVAL);
set_reset_data( GEM2_BROADCAST_TXED, GEM2_BROADCAST_TXED_DEFVAL);
set_reset_data( GEM2_MULTICAST_TXED, GEM2_MULTICAST_TXED_DEFVAL);
set_reset_data( GEM2_PAUSE_FRAMES_TXED, GEM2_PAUSE_FRAMES_TXED_DEFVAL);
set_reset_data( GEM2_FRAMES_TXED_64, GEM2_FRAMES_TXED_64_DEFVAL);
set_reset_data( GEM2_FRAMES_TXED_65, GEM2_FRAMES_TXED_65_DEFVAL);
set_reset_data( GEM2_FRAMES_TXED_128, GEM2_FRAMES_TXED_128_DEFVAL);
set_reset_data( GEM2_FRAMES_TXED_256, GEM2_FRAMES_TXED_256_DEFVAL);
set_reset_data( GEM2_FRAMES_TXED_512, GEM2_FRAMES_TXED_512_DEFVAL);
set_reset_data( GEM2_FRAMES_TXED_1024, GEM2_FRAMES_TXED_1024_DEFVAL);
set_reset_data( GEM2_FRAMES_TXED_1519, GEM2_FRAMES_TXED_1519_DEFVAL);
set_reset_data( GEM2_TX_UNDERRUNS, GEM2_TX_UNDERRUNS_DEFVAL);
set_reset_data( GEM2_SINGLE_COLLISIONS, GEM2_SINGLE_COLLISIONS_DEFVAL);
set_reset_data( GEM2_MULTIPLE_COLLISIONS, GEM2_MULTIPLE_COLLISIONS_DEFVAL);
set_reset_data( GEM2_EXCESSIVE_COLLISIONS, GEM2_EXCESSIVE_COLLISIONS_DEFVAL);
set_reset_data( GEM2_LATE_COLLISIONS, GEM2_LATE_COLLISIONS_DEFVAL);
set_reset_data( GEM2_DEFERRED_FRAMES, GEM2_DEFERRED_FRAMES_DEFVAL);
set_reset_data( GEM2_CRS_ERRORS, GEM2_CRS_ERRORS_DEFVAL);
set_reset_data( GEM2_OCTETS_RXED_BOTTOM, GEM2_OCTETS_RXED_BOTTOM_DEFVAL);
set_reset_data( GEM2_OCTETS_RXED_TOP, GEM2_OCTETS_RXED_TOP_DEFVAL);
set_reset_data( GEM2_FRAMES_RXED_OK, GEM2_FRAMES_RXED_OK_DEFVAL);
set_reset_data( GEM2_BROADCAST_RXED, GEM2_BROADCAST_RXED_DEFVAL);
set_reset_data( GEM2_MULTICAST_RXED, GEM2_MULTICAST_RXED_DEFVAL);
set_reset_data( GEM2_PAUSE_FRAMES_RXED, GEM2_PAUSE_FRAMES_RXED_DEFVAL);
set_reset_data( GEM2_FRAMES_RXED_64, GEM2_FRAMES_RXED_64_DEFVAL);
set_reset_data( GEM2_FRAMES_RXED_65, GEM2_FRAMES_RXED_65_DEFVAL);
set_reset_data( GEM2_FRAMES_RXED_128, GEM2_FRAMES_RXED_128_DEFVAL);
set_reset_data( GEM2_FRAMES_RXED_256, GEM2_FRAMES_RXED_256_DEFVAL);
set_reset_data( GEM2_FRAMES_RXED_512, GEM2_FRAMES_RXED_512_DEFVAL);
set_reset_data( GEM2_FRAMES_RXED_1024, GEM2_FRAMES_RXED_1024_DEFVAL);
set_reset_data( GEM2_FRAMES_RXED_1519, GEM2_FRAMES_RXED_1519_DEFVAL);
set_reset_data( GEM2_UNDERSIZE_FRAMES, GEM2_UNDERSIZE_FRAMES_DEFVAL);
set_reset_data( GEM2_EXCESSIVE_RX_LENGTH, GEM2_EXCESSIVE_RX_LENGTH_DEFVAL);
set_reset_data( GEM2_RX_JABBERS, GEM2_RX_JABBERS_DEFVAL);
set_reset_data( GEM2_FCS_ERRORS, GEM2_FCS_ERRORS_DEFVAL);
set_reset_data( GEM2_RX_LENGTH_ERRORS, GEM2_RX_LENGTH_ERRORS_DEFVAL);
set_reset_data( GEM2_RX_SYMBOL_ERRORS, GEM2_RX_SYMBOL_ERRORS_DEFVAL);
set_reset_data( GEM2_ALIGNMENT_ERRORS, GEM2_ALIGNMENT_ERRORS_DEFVAL);
set_reset_data( GEM2_RX_RESOURCE_ERRORS, GEM2_RX_RESOURCE_ERRORS_DEFVAL);
set_reset_data( GEM2_RX_OVERRUNS, GEM2_RX_OVERRUNS_DEFVAL);
set_reset_data( GEM2_RX_IP_CK_ERRORS, GEM2_RX_IP_CK_ERRORS_DEFVAL);
set_reset_data( GEM2_RX_TCP_CK_ERRORS, GEM2_RX_TCP_CK_ERRORS_DEFVAL);
set_reset_data( GEM2_RX_UDP_CK_ERRORS, GEM2_RX_UDP_CK_ERRORS_DEFVAL);
set_reset_data( GEM2_AUTO_FLUSHED_PKTS, GEM2_AUTO_FLUSHED_PKTS_DEFVAL);
set_reset_data( GEM2_TSU_TIMER_INCR_SUB_NSEC, GEM2_TSU_TIMER_INCR_SUB_NSEC_DEFVAL);
set_reset_data( GEM2_TSU_TIMER_MSB_SEC, GEM2_TSU_TIMER_MSB_SEC_DEFVAL);
set_reset_data( GEM2_TSU_STROBE_MSB_SEC, GEM2_TSU_STROBE_MSB_SEC_DEFVAL);
set_reset_data( GEM2_TSU_STROBE_SEC, GEM2_TSU_STROBE_SEC_DEFVAL);
set_reset_data( GEM2_TSU_STROBE_NSEC, GEM2_TSU_STROBE_NSEC_DEFVAL);
set_reset_data( GEM2_TSU_TIMER_SEC, GEM2_TSU_TIMER_SEC_DEFVAL);
set_reset_data( GEM2_TSU_TIMER_NSEC, GEM2_TSU_TIMER_NSEC_DEFVAL);
set_reset_data( GEM2_TSU_TIMER_ADJUST, GEM2_TSU_TIMER_ADJUST_DEFVAL);
set_reset_data( GEM2_TSU_TIMER_INCR, GEM2_TSU_TIMER_INCR_DEFVAL);
set_reset_data( GEM2_TSU_PTP_TX_SEC, GEM2_TSU_PTP_TX_SEC_DEFVAL);
set_reset_data( GEM2_TSU_PTP_TX_NSEC, GEM2_TSU_PTP_TX_NSEC_DEFVAL);
set_reset_data( GEM2_TSU_PTP_RX_SEC, GEM2_TSU_PTP_RX_SEC_DEFVAL);
set_reset_data( GEM2_TSU_PTP_RX_NSEC, GEM2_TSU_PTP_RX_NSEC_DEFVAL);
set_reset_data( GEM2_TSU_PEER_TX_SEC, GEM2_TSU_PEER_TX_SEC_DEFVAL);
set_reset_data( GEM2_TSU_PEER_TX_NSEC, GEM2_TSU_PEER_TX_NSEC_DEFVAL);
set_reset_data( GEM2_TSU_PEER_RX_SEC, GEM2_TSU_PEER_RX_SEC_DEFVAL);
set_reset_data( GEM2_TSU_PEER_RX_NSEC, GEM2_TSU_PEER_RX_NSEC_DEFVAL);
set_reset_data( GEM2_PCS_CONTROL, GEM2_PCS_CONTROL_DEFVAL);
set_reset_data( GEM2_PCS_STATUS, GEM2_PCS_STATUS_DEFVAL);
set_reset_data( GEM2_PCS_PHY_TOP_ID, GEM2_PCS_PHY_TOP_ID_DEFVAL);
set_reset_data( GEM2_PCS_PHY_BOT_ID, GEM2_PCS_PHY_BOT_ID_DEFVAL);
set_reset_data( GEM2_PCS_AN_ADV, GEM2_PCS_AN_ADV_DEFVAL);
set_reset_data( GEM2_PCS_AN_LP_BASE, GEM2_PCS_AN_LP_BASE_DEFVAL);
set_reset_data( GEM2_PCS_AN_EXP, GEM2_PCS_AN_EXP_DEFVAL);
set_reset_data( GEM2_PCS_AN_NP_TX, GEM2_PCS_AN_NP_TX_DEFVAL);
set_reset_data( GEM2_PCS_AN_LP_NP, GEM2_PCS_AN_LP_NP_DEFVAL);
set_reset_data( GEM2_PCS_AN_EXT_STATUS, GEM2_PCS_AN_EXT_STATUS_DEFVAL);
set_reset_data( GEM2_RX_LPI, GEM2_RX_LPI_DEFVAL);
set_reset_data( GEM2_RX_LPI_TIME, GEM2_RX_LPI_TIME_DEFVAL);
set_reset_data( GEM2_TX_LPI, GEM2_TX_LPI_DEFVAL);
set_reset_data( GEM2_TX_LPI_TIME, GEM2_TX_LPI_TIME_DEFVAL);
set_reset_data( GEM2_DESIGNCFG_DEBUG1, GEM2_DESIGNCFG_DEBUG1_DEFVAL);
set_reset_data( GEM2_DESIGNCFG_DEBUG2, GEM2_DESIGNCFG_DEBUG2_DEFVAL);
set_reset_data( GEM2_DESIGNCFG_DEBUG3, GEM2_DESIGNCFG_DEBUG3_DEFVAL);
set_reset_data( GEM2_DESIGNCFG_DEBUG4, GEM2_DESIGNCFG_DEBUG4_DEFVAL);
set_reset_data( GEM2_DESIGNCFG_DEBUG5, GEM2_DESIGNCFG_DEBUG5_DEFVAL);
set_reset_data( GEM2_DESIGNCFG_DEBUG6, GEM2_DESIGNCFG_DEBUG6_DEFVAL);
set_reset_data( GEM2_DESIGNCFG_DEBUG7, GEM2_DESIGNCFG_DEBUG7_DEFVAL);
set_reset_data( GEM2_DESIGNCFG_DEBUG8, GEM2_DESIGNCFG_DEBUG8_DEFVAL);
set_reset_data( GEM2_DESIGNCFG_DEBUG9, GEM2_DESIGNCFG_DEBUG9_DEFVAL);
set_reset_data( GEM2_DESIGNCFG_DEBUG10, GEM2_DESIGNCFG_DEBUG10_DEFVAL);
set_reset_data( GEM2_INT_Q1_STATUS, GEM2_INT_Q1_STATUS_DEFVAL);
set_reset_data( GEM2_TRANSMIT_Q1_PTR, GEM2_TRANSMIT_Q1_PTR_DEFVAL);
set_reset_data( GEM2_RECEIVE_Q1_PTR, GEM2_RECEIVE_Q1_PTR_DEFVAL);
set_reset_data( GEM2_DMA_RXBUF_SIZE_Q1, GEM2_DMA_RXBUF_SIZE_Q1_DEFVAL);
set_reset_data( GEM2_CBS_CONTROL, GEM2_CBS_CONTROL_DEFVAL);
set_reset_data( GEM2_CBS_IDLESLOPE_Q_A, GEM2_CBS_IDLESLOPE_Q_A_DEFVAL);
set_reset_data( GEM2_CBS_IDLESLOPE_Q_B, GEM2_CBS_IDLESLOPE_Q_B_DEFVAL);
set_reset_data( GEM2_UPPER_TX_Q_BASE_ADDR, GEM2_UPPER_TX_Q_BASE_ADDR_DEFVAL);
set_reset_data( GEM2_TX_BD_CONTROL, GEM2_TX_BD_CONTROL_DEFVAL);
set_reset_data( GEM2_RX_BD_CONTROL, GEM2_RX_BD_CONTROL_DEFVAL);
set_reset_data( GEM2_UPPER_RX_Q_BASE_ADDR, GEM2_UPPER_RX_Q_BASE_ADDR_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_1_REGISTER_0, GEM2_SCREENING_TYPE_1_REGISTER_0_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_1_REGISTER_1, GEM2_SCREENING_TYPE_1_REGISTER_1_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_1_REGISTER_2, GEM2_SCREENING_TYPE_1_REGISTER_2_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_1_REGISTER_3, GEM2_SCREENING_TYPE_1_REGISTER_3_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_2_REGISTER_0, GEM2_SCREENING_TYPE_2_REGISTER_0_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_2_REGISTER_1, GEM2_SCREENING_TYPE_2_REGISTER_1_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_2_REGISTER_2, GEM2_SCREENING_TYPE_2_REGISTER_2_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_2_REGISTER_3, GEM2_SCREENING_TYPE_2_REGISTER_3_DEFVAL);
set_reset_data( GEM2_INT_Q1_ENABLE, GEM2_INT_Q1_ENABLE_DEFVAL);
set_reset_data( GEM2_INT_Q1_DISABLE, GEM2_INT_Q1_DISABLE_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_2_ETHERTYPE_REG_0, GEM2_SCREENING_TYPE_2_ETHERTYPE_REG_0_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_2_ETHERTYPE_REG_1, GEM2_SCREENING_TYPE_2_ETHERTYPE_REG_1_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_2_ETHERTYPE_REG_2, GEM2_SCREENING_TYPE_2_ETHERTYPE_REG_2_DEFVAL);
set_reset_data( GEM2_SCREENING_TYPE_2_ETHERTYPE_REG_3, GEM2_SCREENING_TYPE_2_ETHERTYPE_REG_3_DEFVAL);
set_reset_data( GEM2_TYPE2_COMPARE_0_WORD_0, GEM2_TYPE2_COMPARE_0_WORD_0_DEFVAL);
set_reset_data( GEM2_TYPE2_COMPARE_0_WORD_1, GEM2_TYPE2_COMPARE_0_WORD_1_DEFVAL);
set_reset_data( GEM2_TYPE2_COMPARE_1_WORD_0, GEM2_TYPE2_COMPARE_1_WORD_0_DEFVAL);
set_reset_data( GEM2_TYPE2_COMPARE_1_WORD_1, GEM2_TYPE2_COMPARE_1_WORD_1_DEFVAL);
set_reset_data( GEM2_TYPE2_COMPARE_2_WORD_0, GEM2_TYPE2_COMPARE_2_WORD_0_DEFVAL);
set_reset_data( GEM2_TYPE2_COMPARE_2_WORD_1, GEM2_TYPE2_COMPARE_2_WORD_1_DEFVAL);
set_reset_data( GEM2_TYPE2_COMPARE_3_WORD_0, GEM2_TYPE2_COMPARE_3_WORD_0_DEFVAL);
set_reset_data( GEM2_TYPE2_COMPARE_3_WORD_1, GEM2_TYPE2_COMPARE_3_WORD_1_DEFVAL);
set_reset_data( GEM3_NETWORK_CONTROL, GEM3_NETWORK_CONTROL_DEFVAL);
set_reset_data( GEM3_NETWORK_CONFIG, GEM3_NETWORK_CONFIG_DEFVAL);
set_reset_data( GEM3_NETWORK_STATUS, GEM3_NETWORK_STATUS_DEFVAL);
set_reset_data( GEM3_DMA_CONFIG, GEM3_DMA_CONFIG_DEFVAL);
set_reset_data( GEM3_TRANSMIT_STATUS, GEM3_TRANSMIT_STATUS_DEFVAL);
set_reset_data( GEM3_RECEIVE_Q_PTR, GEM3_RECEIVE_Q_PTR_DEFVAL);
set_reset_data( GEM3_TRANSMIT_Q_PTR, GEM3_TRANSMIT_Q_PTR_DEFVAL);
set_reset_data( GEM3_RECEIVE_STATUS, GEM3_RECEIVE_STATUS_DEFVAL);
set_reset_data( GEM3_INT_STATUS, GEM3_INT_STATUS_DEFVAL);
set_reset_data( GEM3_INT_ENABLE, GEM3_INT_ENABLE_DEFVAL);
set_reset_data( GEM3_INT_DISABLE, GEM3_INT_DISABLE_DEFVAL);
set_reset_data( GEM3_PHY_MANAGEMENT, GEM3_PHY_MANAGEMENT_DEFVAL);
set_reset_data( GEM3_PAUSE_TIME, GEM3_PAUSE_TIME_DEFVAL);
set_reset_data( GEM3_TX_PAUSE_QUANTUM, GEM3_TX_PAUSE_QUANTUM_DEFVAL);
set_reset_data( GEM3_PBUF_TXCUTTHRU, GEM3_PBUF_TXCUTTHRU_DEFVAL);
set_reset_data( GEM3_PBUF_RXCUTTHRU, GEM3_PBUF_RXCUTTHRU_DEFVAL);
set_reset_data( GEM3_JUMBO_MAX_LENGTH, GEM3_JUMBO_MAX_LENGTH_DEFVAL);
set_reset_data( GEM3_EXTERNAL_FIFO_INTERFACE, GEM3_EXTERNAL_FIFO_INTERFACE_DEFVAL);
set_reset_data( GEM3_AXI_MAX_PIPELINE, GEM3_AXI_MAX_PIPELINE_DEFVAL);
set_reset_data( GEM3_HASH_BOTTOM, GEM3_HASH_BOTTOM_DEFVAL);
set_reset_data( GEM3_HASH_TOP, GEM3_HASH_TOP_DEFVAL);
set_reset_data( GEM3_SPEC_ADD1_BOTTOM, GEM3_SPEC_ADD1_BOTTOM_DEFVAL);
set_reset_data( GEM3_SPEC_ADD1_TOP, GEM3_SPEC_ADD1_TOP_DEFVAL);
set_reset_data( GEM3_SPEC_ADD2_BOTTOM, GEM3_SPEC_ADD2_BOTTOM_DEFVAL);
set_reset_data( GEM3_SPEC_ADD2_TOP, GEM3_SPEC_ADD2_TOP_DEFVAL);
set_reset_data( GEM3_SPEC_ADD3_BOTTOM, GEM3_SPEC_ADD3_BOTTOM_DEFVAL);
set_reset_data( GEM3_SPEC_ADD3_TOP, GEM3_SPEC_ADD3_TOP_DEFVAL);
set_reset_data( GEM3_SPEC_ADD4_BOTTOM, GEM3_SPEC_ADD4_BOTTOM_DEFVAL);
set_reset_data( GEM3_SPEC_ADD4_TOP, GEM3_SPEC_ADD4_TOP_DEFVAL);
set_reset_data( GEM3_SPEC_TYPE1, GEM3_SPEC_TYPE1_DEFVAL);
set_reset_data( GEM3_SPEC_TYPE2, GEM3_SPEC_TYPE2_DEFVAL);
set_reset_data( GEM3_SPEC_TYPE3, GEM3_SPEC_TYPE3_DEFVAL);
set_reset_data( GEM3_SPEC_TYPE4, GEM3_SPEC_TYPE4_DEFVAL);
set_reset_data( GEM3_WOL_REGISTER, GEM3_WOL_REGISTER_DEFVAL);
set_reset_data( GEM3_STRETCH_RATIO, GEM3_STRETCH_RATIO_DEFVAL);
set_reset_data( GEM3_STACKED_VLAN, GEM3_STACKED_VLAN_DEFVAL);
set_reset_data( GEM3_TX_PFC_PAUSE, GEM3_TX_PFC_PAUSE_DEFVAL);
set_reset_data( GEM3_MASK_ADD1_BOTTOM, GEM3_MASK_ADD1_BOTTOM_DEFVAL);
set_reset_data( GEM3_MASK_ADD1_TOP, GEM3_MASK_ADD1_TOP_DEFVAL);
set_reset_data( GEM3_RX_PTP_UNICAST, GEM3_RX_PTP_UNICAST_DEFVAL);
set_reset_data( GEM3_TX_PTP_UNICAST, GEM3_TX_PTP_UNICAST_DEFVAL);
set_reset_data( GEM3_TSU_NSEC_CMP, GEM3_TSU_NSEC_CMP_DEFVAL);
set_reset_data( GEM3_TSU_SEC_CMP, GEM3_TSU_SEC_CMP_DEFVAL);
set_reset_data( GEM3_TSU_MSB_SEC_CMP, GEM3_TSU_MSB_SEC_CMP_DEFVAL);
set_reset_data( GEM3_TSU_PTP_TX_MSB_SEC, GEM3_TSU_PTP_TX_MSB_SEC_DEFVAL);
set_reset_data( GEM3_TSU_PTP_RX_MSB_SEC, GEM3_TSU_PTP_RX_MSB_SEC_DEFVAL);
set_reset_data( GEM3_TSU_PEER_TX_MSB_SEC, GEM3_TSU_PEER_TX_MSB_SEC_DEFVAL);
set_reset_data( GEM3_TSU_PEER_RX_MSB_SEC, GEM3_TSU_PEER_RX_MSB_SEC_DEFVAL);
set_reset_data( GEM3_DPRAM_FILL_DBG, GEM3_DPRAM_FILL_DBG_DEFVAL);
set_reset_data( GEM3_REVISION_REG, GEM3_REVISION_REG_DEFVAL);
set_reset_data( GEM3_OCTETS_TXED_BOTTOM, GEM3_OCTETS_TXED_BOTTOM_DEFVAL);
set_reset_data( GEM3_OCTETS_TXED_TOP, GEM3_OCTETS_TXED_TOP_DEFVAL);
set_reset_data( GEM3_FRAMES_TXED_OK, GEM3_FRAMES_TXED_OK_DEFVAL);
set_reset_data( GEM3_BROADCAST_TXED, GEM3_BROADCAST_TXED_DEFVAL);
set_reset_data( GEM3_MULTICAST_TXED, GEM3_MULTICAST_TXED_DEFVAL);
set_reset_data( GEM3_PAUSE_FRAMES_TXED, GEM3_PAUSE_FRAMES_TXED_DEFVAL);
set_reset_data( GEM3_FRAMES_TXED_64, GEM3_FRAMES_TXED_64_DEFVAL);
set_reset_data( GEM3_FRAMES_TXED_65, GEM3_FRAMES_TXED_65_DEFVAL);
set_reset_data( GEM3_FRAMES_TXED_128, GEM3_FRAMES_TXED_128_DEFVAL);
set_reset_data( GEM3_FRAMES_TXED_256, GEM3_FRAMES_TXED_256_DEFVAL);
set_reset_data( GEM3_FRAMES_TXED_512, GEM3_FRAMES_TXED_512_DEFVAL);
set_reset_data( GEM3_FRAMES_TXED_1024, GEM3_FRAMES_TXED_1024_DEFVAL);
set_reset_data( GEM3_FRAMES_TXED_1519, GEM3_FRAMES_TXED_1519_DEFVAL);
set_reset_data( GEM3_TX_UNDERRUNS, GEM3_TX_UNDERRUNS_DEFVAL);
set_reset_data( GEM3_SINGLE_COLLISIONS, GEM3_SINGLE_COLLISIONS_DEFVAL);
set_reset_data( GEM3_MULTIPLE_COLLISIONS, GEM3_MULTIPLE_COLLISIONS_DEFVAL);
set_reset_data( GEM3_EXCESSIVE_COLLISIONS, GEM3_EXCESSIVE_COLLISIONS_DEFVAL);
set_reset_data( GEM3_LATE_COLLISIONS, GEM3_LATE_COLLISIONS_DEFVAL);
set_reset_data( GEM3_DEFERRED_FRAMES, GEM3_DEFERRED_FRAMES_DEFVAL);
set_reset_data( GEM3_CRS_ERRORS, GEM3_CRS_ERRORS_DEFVAL);
set_reset_data( GEM3_OCTETS_RXED_BOTTOM, GEM3_OCTETS_RXED_BOTTOM_DEFVAL);
set_reset_data( GEM3_OCTETS_RXED_TOP, GEM3_OCTETS_RXED_TOP_DEFVAL);
set_reset_data( GEM3_FRAMES_RXED_OK, GEM3_FRAMES_RXED_OK_DEFVAL);
set_reset_data( GEM3_BROADCAST_RXED, GEM3_BROADCAST_RXED_DEFVAL);
set_reset_data( GEM3_MULTICAST_RXED, GEM3_MULTICAST_RXED_DEFVAL);
set_reset_data( GEM3_PAUSE_FRAMES_RXED, GEM3_PAUSE_FRAMES_RXED_DEFVAL);
set_reset_data( GEM3_FRAMES_RXED_64, GEM3_FRAMES_RXED_64_DEFVAL);
set_reset_data( GEM3_FRAMES_RXED_65, GEM3_FRAMES_RXED_65_DEFVAL);
set_reset_data( GEM3_FRAMES_RXED_128, GEM3_FRAMES_RXED_128_DEFVAL);
set_reset_data( GEM3_FRAMES_RXED_256, GEM3_FRAMES_RXED_256_DEFVAL);
set_reset_data( GEM3_FRAMES_RXED_512, GEM3_FRAMES_RXED_512_DEFVAL);
set_reset_data( GEM3_FRAMES_RXED_1024, GEM3_FRAMES_RXED_1024_DEFVAL);
set_reset_data( GEM3_FRAMES_RXED_1519, GEM3_FRAMES_RXED_1519_DEFVAL);
set_reset_data( GEM3_UNDERSIZE_FRAMES, GEM3_UNDERSIZE_FRAMES_DEFVAL);
set_reset_data( GEM3_EXCESSIVE_RX_LENGTH, GEM3_EXCESSIVE_RX_LENGTH_DEFVAL);
set_reset_data( GEM3_RX_JABBERS, GEM3_RX_JABBERS_DEFVAL);
set_reset_data( GEM3_FCS_ERRORS, GEM3_FCS_ERRORS_DEFVAL);
set_reset_data( GEM3_RX_LENGTH_ERRORS, GEM3_RX_LENGTH_ERRORS_DEFVAL);
set_reset_data( GEM3_RX_SYMBOL_ERRORS, GEM3_RX_SYMBOL_ERRORS_DEFVAL);
set_reset_data( GEM3_ALIGNMENT_ERRORS, GEM3_ALIGNMENT_ERRORS_DEFVAL);
set_reset_data( GEM3_RX_RESOURCE_ERRORS, GEM3_RX_RESOURCE_ERRORS_DEFVAL);
set_reset_data( GEM3_RX_OVERRUNS, GEM3_RX_OVERRUNS_DEFVAL);
set_reset_data( GEM3_RX_IP_CK_ERRORS, GEM3_RX_IP_CK_ERRORS_DEFVAL);
set_reset_data( GEM3_RX_TCP_CK_ERRORS, GEM3_RX_TCP_CK_ERRORS_DEFVAL);
set_reset_data( GEM3_RX_UDP_CK_ERRORS, GEM3_RX_UDP_CK_ERRORS_DEFVAL);
set_reset_data( GEM3_AUTO_FLUSHED_PKTS, GEM3_AUTO_FLUSHED_PKTS_DEFVAL);
set_reset_data( GEM3_TSU_TIMER_INCR_SUB_NSEC, GEM3_TSU_TIMER_INCR_SUB_NSEC_DEFVAL);
set_reset_data( GEM3_TSU_TIMER_MSB_SEC, GEM3_TSU_TIMER_MSB_SEC_DEFVAL);
set_reset_data( GEM3_TSU_STROBE_MSB_SEC, GEM3_TSU_STROBE_MSB_SEC_DEFVAL);
set_reset_data( GEM3_TSU_STROBE_SEC, GEM3_TSU_STROBE_SEC_DEFVAL);
set_reset_data( GEM3_TSU_STROBE_NSEC, GEM3_TSU_STROBE_NSEC_DEFVAL);
set_reset_data( GEM3_TSU_TIMER_SEC, GEM3_TSU_TIMER_SEC_DEFVAL);
set_reset_data( GEM3_TSU_TIMER_NSEC, GEM3_TSU_TIMER_NSEC_DEFVAL);
set_reset_data( GEM3_TSU_TIMER_ADJUST, GEM3_TSU_TIMER_ADJUST_DEFVAL);
set_reset_data( GEM3_TSU_TIMER_INCR, GEM3_TSU_TIMER_INCR_DEFVAL);
set_reset_data( GEM3_TSU_PTP_TX_SEC, GEM3_TSU_PTP_TX_SEC_DEFVAL);
set_reset_data( GEM3_TSU_PTP_TX_NSEC, GEM3_TSU_PTP_TX_NSEC_DEFVAL);
set_reset_data( GEM3_TSU_PTP_RX_SEC, GEM3_TSU_PTP_RX_SEC_DEFVAL);
set_reset_data( GEM3_TSU_PTP_RX_NSEC, GEM3_TSU_PTP_RX_NSEC_DEFVAL);
set_reset_data( GEM3_TSU_PEER_TX_SEC, GEM3_TSU_PEER_TX_SEC_DEFVAL);
set_reset_data( GEM3_TSU_PEER_TX_NSEC, GEM3_TSU_PEER_TX_NSEC_DEFVAL);
set_reset_data( GEM3_TSU_PEER_RX_SEC, GEM3_TSU_PEER_RX_SEC_DEFVAL);
set_reset_data( GEM3_TSU_PEER_RX_NSEC, GEM3_TSU_PEER_RX_NSEC_DEFVAL);
set_reset_data( GEM3_PCS_CONTROL, GEM3_PCS_CONTROL_DEFVAL);
set_reset_data( GEM3_PCS_STATUS, GEM3_PCS_STATUS_DEFVAL);
set_reset_data( GEM3_PCS_PHY_TOP_ID, GEM3_PCS_PHY_TOP_ID_DEFVAL);
set_reset_data( GEM3_PCS_PHY_BOT_ID, GEM3_PCS_PHY_BOT_ID_DEFVAL);
set_reset_data( GEM3_PCS_AN_ADV, GEM3_PCS_AN_ADV_DEFVAL);
set_reset_data( GEM3_PCS_AN_LP_BASE, GEM3_PCS_AN_LP_BASE_DEFVAL);
set_reset_data( GEM3_PCS_AN_EXP, GEM3_PCS_AN_EXP_DEFVAL);
set_reset_data( GEM3_PCS_AN_NP_TX, GEM3_PCS_AN_NP_TX_DEFVAL);
set_reset_data( GEM3_PCS_AN_LP_NP, GEM3_PCS_AN_LP_NP_DEFVAL);
set_reset_data( GEM3_PCS_AN_EXT_STATUS, GEM3_PCS_AN_EXT_STATUS_DEFVAL);
set_reset_data( GEM3_RX_LPI, GEM3_RX_LPI_DEFVAL);
set_reset_data( GEM3_RX_LPI_TIME, GEM3_RX_LPI_TIME_DEFVAL);
set_reset_data( GEM3_TX_LPI, GEM3_TX_LPI_DEFVAL);
set_reset_data( GEM3_TX_LPI_TIME, GEM3_TX_LPI_TIME_DEFVAL);
set_reset_data( GEM3_DESIGNCFG_DEBUG1, GEM3_DESIGNCFG_DEBUG1_DEFVAL);
set_reset_data( GEM3_DESIGNCFG_DEBUG2, GEM3_DESIGNCFG_DEBUG2_DEFVAL);
set_reset_data( GEM3_DESIGNCFG_DEBUG3, GEM3_DESIGNCFG_DEBUG3_DEFVAL);
set_reset_data( GEM3_DESIGNCFG_DEBUG4, GEM3_DESIGNCFG_DEBUG4_DEFVAL);
set_reset_data( GEM3_DESIGNCFG_DEBUG5, GEM3_DESIGNCFG_DEBUG5_DEFVAL);
set_reset_data( GEM3_DESIGNCFG_DEBUG6, GEM3_DESIGNCFG_DEBUG6_DEFVAL);
set_reset_data( GEM3_DESIGNCFG_DEBUG7, GEM3_DESIGNCFG_DEBUG7_DEFVAL);
set_reset_data( GEM3_DESIGNCFG_DEBUG8, GEM3_DESIGNCFG_DEBUG8_DEFVAL);
set_reset_data( GEM3_DESIGNCFG_DEBUG9, GEM3_DESIGNCFG_DEBUG9_DEFVAL);
set_reset_data( GEM3_DESIGNCFG_DEBUG10, GEM3_DESIGNCFG_DEBUG10_DEFVAL);
set_reset_data( GEM3_INT_Q1_STATUS, GEM3_INT_Q1_STATUS_DEFVAL);
set_reset_data( GEM3_TRANSMIT_Q1_PTR, GEM3_TRANSMIT_Q1_PTR_DEFVAL);
set_reset_data( GEM3_RECEIVE_Q1_PTR, GEM3_RECEIVE_Q1_PTR_DEFVAL);
set_reset_data( GEM3_DMA_RXBUF_SIZE_Q1, GEM3_DMA_RXBUF_SIZE_Q1_DEFVAL);
set_reset_data( GEM3_CBS_CONTROL, GEM3_CBS_CONTROL_DEFVAL);
set_reset_data( GEM3_CBS_IDLESLOPE_Q_A, GEM3_CBS_IDLESLOPE_Q_A_DEFVAL);
set_reset_data( GEM3_CBS_IDLESLOPE_Q_B, GEM3_CBS_IDLESLOPE_Q_B_DEFVAL);
set_reset_data( GEM3_UPPER_TX_Q_BASE_ADDR, GEM3_UPPER_TX_Q_BASE_ADDR_DEFVAL);
set_reset_data( GEM3_TX_BD_CONTROL, GEM3_TX_BD_CONTROL_DEFVAL);
set_reset_data( GEM3_RX_BD_CONTROL, GEM3_RX_BD_CONTROL_DEFVAL);
set_reset_data( GEM3_UPPER_RX_Q_BASE_ADDR, GEM3_UPPER_RX_Q_BASE_ADDR_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_1_REGISTER_0, GEM3_SCREENING_TYPE_1_REGISTER_0_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_1_REGISTER_1, GEM3_SCREENING_TYPE_1_REGISTER_1_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_1_REGISTER_2, GEM3_SCREENING_TYPE_1_REGISTER_2_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_1_REGISTER_3, GEM3_SCREENING_TYPE_1_REGISTER_3_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_2_REGISTER_0, GEM3_SCREENING_TYPE_2_REGISTER_0_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_2_REGISTER_1, GEM3_SCREENING_TYPE_2_REGISTER_1_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_2_REGISTER_2, GEM3_SCREENING_TYPE_2_REGISTER_2_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_2_REGISTER_3, GEM3_SCREENING_TYPE_2_REGISTER_3_DEFVAL);
set_reset_data( GEM3_INT_Q1_ENABLE, GEM3_INT_Q1_ENABLE_DEFVAL);
set_reset_data( GEM3_INT_Q1_DISABLE, GEM3_INT_Q1_DISABLE_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_2_ETHERTYPE_REG_0, GEM3_SCREENING_TYPE_2_ETHERTYPE_REG_0_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_2_ETHERTYPE_REG_1, GEM3_SCREENING_TYPE_2_ETHERTYPE_REG_1_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_2_ETHERTYPE_REG_2, GEM3_SCREENING_TYPE_2_ETHERTYPE_REG_2_DEFVAL);
set_reset_data( GEM3_SCREENING_TYPE_2_ETHERTYPE_REG_3, GEM3_SCREENING_TYPE_2_ETHERTYPE_REG_3_DEFVAL);
set_reset_data( GEM3_TYPE2_COMPARE_0_WORD_0, GEM3_TYPE2_COMPARE_0_WORD_0_DEFVAL);
set_reset_data( GEM3_TYPE2_COMPARE_0_WORD_1, GEM3_TYPE2_COMPARE_0_WORD_1_DEFVAL);
set_reset_data( GEM3_TYPE2_COMPARE_1_WORD_0, GEM3_TYPE2_COMPARE_1_WORD_0_DEFVAL);
set_reset_data( GEM3_TYPE2_COMPARE_1_WORD_1, GEM3_TYPE2_COMPARE_1_WORD_1_DEFVAL);
set_reset_data( GEM3_TYPE2_COMPARE_2_WORD_0, GEM3_TYPE2_COMPARE_2_WORD_0_DEFVAL);
set_reset_data( GEM3_TYPE2_COMPARE_2_WORD_1, GEM3_TYPE2_COMPARE_2_WORD_1_DEFVAL);
set_reset_data( GEM3_TYPE2_COMPARE_3_WORD_0, GEM3_TYPE2_COMPARE_3_WORD_0_DEFVAL);
set_reset_data( GEM3_TYPE2_COMPARE_3_WORD_1, GEM3_TYPE2_COMPARE_3_WORD_1_DEFVAL);
set_reset_data( GPIO_MASK_DATA_0_LSW, GPIO_MASK_DATA_0_LSW_DEFVAL);
set_reset_data( GPIO_MASK_DATA_0_MSW, GPIO_MASK_DATA_0_MSW_DEFVAL);
set_reset_data( GPIO_MASK_DATA_1_LSW, GPIO_MASK_DATA_1_LSW_DEFVAL);
set_reset_data( GPIO_MASK_DATA_1_MSW, GPIO_MASK_DATA_1_MSW_DEFVAL);
set_reset_data( GPIO_MASK_DATA_2_LSW, GPIO_MASK_DATA_2_LSW_DEFVAL);
set_reset_data( GPIO_MASK_DATA_2_MSW, GPIO_MASK_DATA_2_MSW_DEFVAL);
set_reset_data( GPIO_MASK_DATA_3_LSW, GPIO_MASK_DATA_3_LSW_DEFVAL);
set_reset_data( GPIO_MASK_DATA_3_MSW, GPIO_MASK_DATA_3_MSW_DEFVAL);
set_reset_data( GPIO_MASK_DATA_4_LSW, GPIO_MASK_DATA_4_LSW_DEFVAL);
set_reset_data( GPIO_MASK_DATA_4_MSW, GPIO_MASK_DATA_4_MSW_DEFVAL);
set_reset_data( GPIO_MASK_DATA_5_LSW, GPIO_MASK_DATA_5_LSW_DEFVAL);
set_reset_data( GPIO_MASK_DATA_5_MSW, GPIO_MASK_DATA_5_MSW_DEFVAL);
set_reset_data( GPIO_DATA_0, GPIO_DATA_0_DEFVAL);
set_reset_data( GPIO_DATA_1, GPIO_DATA_1_DEFVAL);
set_reset_data( GPIO_DATA_2, GPIO_DATA_2_DEFVAL);
set_reset_data( GPIO_DATA_3, GPIO_DATA_3_DEFVAL);
set_reset_data( GPIO_DATA_4, GPIO_DATA_4_DEFVAL);
set_reset_data( GPIO_DATA_5, GPIO_DATA_5_DEFVAL);
set_reset_data( GPIO_DATA_0_RO, GPIO_DATA_0_RO_DEFVAL);
set_reset_data( GPIO_DATA_1_RO, GPIO_DATA_1_RO_DEFVAL);
set_reset_data( GPIO_DATA_2_RO, GPIO_DATA_2_RO_DEFVAL);
set_reset_data( GPIO_DATA_3_RO, GPIO_DATA_3_RO_DEFVAL);
set_reset_data( GPIO_DATA_4_RO, GPIO_DATA_4_RO_DEFVAL);
set_reset_data( GPIO_DATA_5_RO, GPIO_DATA_5_RO_DEFVAL);
set_reset_data( GPIO_BYPM_0, GPIO_BYPM_0_DEFVAL);
set_reset_data( GPIO_DIRM_0, GPIO_DIRM_0_DEFVAL);
set_reset_data( GPIO_OEN_0, GPIO_OEN_0_DEFVAL);
set_reset_data( GPIO_INT_MASK_0, GPIO_INT_MASK_0_DEFVAL);
set_reset_data( GPIO_INT_EN_0, GPIO_INT_EN_0_DEFVAL);
set_reset_data( GPIO_INT_DIS_0, GPIO_INT_DIS_0_DEFVAL);
set_reset_data( GPIO_INT_STAT_0, GPIO_INT_STAT_0_DEFVAL);
set_reset_data( GPIO_INT_TYPE_0, GPIO_INT_TYPE_0_DEFVAL);
set_reset_data( GPIO_INT_POLARITY_0, GPIO_INT_POLARITY_0_DEFVAL);
set_reset_data( GPIO_INT_ANY_0, GPIO_INT_ANY_0_DEFVAL);
set_reset_data( GPIO_BYPM_1, GPIO_BYPM_1_DEFVAL);
set_reset_data( GPIO_DIRM_1, GPIO_DIRM_1_DEFVAL);
set_reset_data( GPIO_OEN_1, GPIO_OEN_1_DEFVAL);
set_reset_data( GPIO_INT_MASK_1, GPIO_INT_MASK_1_DEFVAL);
set_reset_data( GPIO_INT_EN_1, GPIO_INT_EN_1_DEFVAL);
set_reset_data( GPIO_INT_DIS_1, GPIO_INT_DIS_1_DEFVAL);
set_reset_data( GPIO_INT_STAT_1, GPIO_INT_STAT_1_DEFVAL);
set_reset_data( GPIO_INT_TYPE_1, GPIO_INT_TYPE_1_DEFVAL);
set_reset_data( GPIO_INT_POLARITY_1, GPIO_INT_POLARITY_1_DEFVAL);
set_reset_data( GPIO_INT_ANY_1, GPIO_INT_ANY_1_DEFVAL);
set_reset_data( GPIO_BYPM_2, GPIO_BYPM_2_DEFVAL);
set_reset_data( GPIO_DIRM_2, GPIO_DIRM_2_DEFVAL);
set_reset_data( GPIO_OEN_2, GPIO_OEN_2_DEFVAL);
set_reset_data( GPIO_INT_MASK_2, GPIO_INT_MASK_2_DEFVAL);
set_reset_data( GPIO_INT_EN_2, GPIO_INT_EN_2_DEFVAL);
set_reset_data( GPIO_INT_DIS_2, GPIO_INT_DIS_2_DEFVAL);
set_reset_data( GPIO_INT_STAT_2, GPIO_INT_STAT_2_DEFVAL);
set_reset_data( GPIO_INT_TYPE_2, GPIO_INT_TYPE_2_DEFVAL);
set_reset_data( GPIO_INT_POLARITY_2, GPIO_INT_POLARITY_2_DEFVAL);
set_reset_data( GPIO_INT_ANY_2, GPIO_INT_ANY_2_DEFVAL);
set_reset_data( GPIO_BYPM_3, GPIO_BYPM_3_DEFVAL);
set_reset_data( GPIO_DIRM_3, GPIO_DIRM_3_DEFVAL);
set_reset_data( GPIO_OEN_3, GPIO_OEN_3_DEFVAL);
set_reset_data( GPIO_INT_MASK_3, GPIO_INT_MASK_3_DEFVAL);
set_reset_data( GPIO_INT_EN_3, GPIO_INT_EN_3_DEFVAL);
set_reset_data( GPIO_INT_DIS_3, GPIO_INT_DIS_3_DEFVAL);
set_reset_data( GPIO_INT_STAT_3, GPIO_INT_STAT_3_DEFVAL);
set_reset_data( GPIO_INT_TYPE_3, GPIO_INT_TYPE_3_DEFVAL);
set_reset_data( GPIO_INT_POLARITY_3, GPIO_INT_POLARITY_3_DEFVAL);
set_reset_data( GPIO_INT_ANY_3, GPIO_INT_ANY_3_DEFVAL);
set_reset_data( GPIO_BYPM_4, GPIO_BYPM_4_DEFVAL);
set_reset_data( GPIO_DIRM_4, GPIO_DIRM_4_DEFVAL);
set_reset_data( GPIO_OEN_4, GPIO_OEN_4_DEFVAL);
set_reset_data( GPIO_INT_MASK_4, GPIO_INT_MASK_4_DEFVAL);
set_reset_data( GPIO_INT_EN_4, GPIO_INT_EN_4_DEFVAL);
set_reset_data( GPIO_INT_DIS_4, GPIO_INT_DIS_4_DEFVAL);
set_reset_data( GPIO_INT_STAT_4, GPIO_INT_STAT_4_DEFVAL);
set_reset_data( GPIO_INT_TYPE_4, GPIO_INT_TYPE_4_DEFVAL);
set_reset_data( GPIO_INT_POLARITY_4, GPIO_INT_POLARITY_4_DEFVAL);
set_reset_data( GPIO_INT_ANY_4, GPIO_INT_ANY_4_DEFVAL);
set_reset_data( GPIO_BYPM_5, GPIO_BYPM_5_DEFVAL);
set_reset_data( GPIO_DIRM_5, GPIO_DIRM_5_DEFVAL);
set_reset_data( GPIO_OEN_5, GPIO_OEN_5_DEFVAL);
set_reset_data( GPIO_INT_MASK_5, GPIO_INT_MASK_5_DEFVAL);
set_reset_data( GPIO_INT_EN_5, GPIO_INT_EN_5_DEFVAL);
set_reset_data( GPIO_INT_DIS_5, GPIO_INT_DIS_5_DEFVAL);
set_reset_data( GPIO_INT_STAT_5, GPIO_INT_STAT_5_DEFVAL);
set_reset_data( GPIO_INT_TYPE_5, GPIO_INT_TYPE_5_DEFVAL);
set_reset_data( GPIO_INT_POLARITY_5, GPIO_INT_POLARITY_5_DEFVAL);
set_reset_data( GPIO_INT_ANY_5, GPIO_INT_ANY_5_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_VSCL_START_ADDR, GPU_GP_CONTR_REG_VSCL_START_ADDR_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_VSCL_END_ADDR, GPU_GP_CONTR_REG_VSCL_END_ADDR_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PLBCL_START_ADDR, GPU_GP_CONTR_REG_PLBCL_START_ADDR_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PLBCL_END_ADDR, GPU_GP_CONTR_REG_PLBCL_END_ADDR_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PLB_ALLOC_START_ADDR, GPU_GP_CONTR_REG_PLB_ALLOC_START_ADDR_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PLB_ALLOC_END_ADDR, GPU_GP_CONTR_REG_PLB_ALLOC_END_ADDR_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_CMD, GPU_GP_CONTR_REG_CMD_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_INT_RAWSTAT, GPU_GP_CONTR_REG_INT_RAWSTAT_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_INT_CLEAR, GPU_GP_CONTR_REG_INT_CLEAR_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_INT_STAT, GPU_GP_CONTR_REG_INT_STAT_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_WRITE_BOUND_LOW, GPU_GP_CONTR_REG_WRITE_BOUND_LOW_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_WRITE_BOUND_HIGH, GPU_GP_CONTR_REG_WRITE_BOUND_HIGH_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PERF_CNT_0_ENABLE, GPU_GP_CONTR_REG_PERF_CNT_0_ENABLE_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PERF_CNT_1_ENABLE, GPU_GP_CONTR_REG_PERF_CNT_1_ENABLE_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PERF_CNT_0_SRC, GPU_GP_CONTR_REG_PERF_CNT_0_SRC_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PERF_CNT_1_SRC, GPU_GP_CONTR_REG_PERF_CNT_1_SRC_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PERF_CNT_0_VAL, GPU_GP_CONTR_REG_PERF_CNT_0_VAL_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PERF_CNT_1_VAL, GPU_GP_CONTR_REG_PERF_CNT_1_VAL_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PERF_CNT_0_LIMIT, GPU_GP_CONTR_REG_PERF_CNT_0_LIMIT_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PERF_CNT_1_LIMIT, GPU_GP_CONTR_REG_PERF_CNT_1_LIMIT_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_STATUS, GPU_GP_CONTR_REG_STATUS_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_VERSION, GPU_GP_CONTR_REG_VERSION_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_VSCL_INITIAL_ADDR, GPU_GP_CONTR_REG_VSCL_INITIAL_ADDR_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_PLBCL_INITIAL_ADDR, GPU_GP_CONTR_REG_PLBCL_INITIAL_ADDR_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_WRITE_BOUNDARY_ERROR_ADDR, GPU_GP_CONTR_REG_WRITE_BOUNDARY_ERROR_ADDR_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_AXI_BUS_ERROR_STAT, GPU_GP_CONTR_REG_AXI_BUS_ERROR_STAT_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_WATCHDOG_DISABLE, GPU_GP_CONTR_REG_WATCHDOG_DISABLE_DEFVAL);
set_reset_data( GPU_GP_CONTR_REG_WATCHDOG_TIMEOUT, GPU_GP_CONTR_REG_WATCHDOG_TIMEOUT_DEFVAL);
set_reset_data( GPU_VERSION, GPU_VERSION_DEFVAL);
set_reset_data( GPU_SIZE, GPU_SIZE_DEFVAL);
set_reset_data( GPU_STATUS, GPU_STATUS_DEFVAL);
set_reset_data( GPU_COMMAND, GPU_COMMAND_DEFVAL);
set_reset_data( GPU_CLEAR_PAGE, GPU_CLEAR_PAGE_DEFVAL);
set_reset_data( GPU_MAX_READS, GPU_MAX_READS_DEFVAL);
set_reset_data( GPU_ENABLE, GPU_ENABLE_DEFVAL);
set_reset_data( GPU_PERFCNT_SRC0, GPU_PERFCNT_SRC0_DEFVAL);
set_reset_data( GPU_PERFCNT_VAL0, GPU_PERFCNT_VAL0_DEFVAL);
set_reset_data( GPU_PERFCNT_SRC1, GPU_PERFCNT_SRC1_DEFVAL);
set_reset_data( GPU_PERFCNT_VAL1, GPU_PERFCNT_VAL1_DEFVAL);
set_reset_data( GPU_PMU_POWER_UP, GPU_PMU_POWER_UP_DEFVAL);
set_reset_data( GPU_PMU_POWER_DOWN, GPU_PMU_POWER_DOWN_DEFVAL);
set_reset_data( GPU_PMU_STATUS, GPU_PMU_STATUS_DEFVAL);
set_reset_data( GPU_PMU_INT_RAWSTAT, GPU_PMU_INT_RAWSTAT_DEFVAL);
set_reset_data( GPU_PMU_INT_STAT, GPU_PMU_INT_STAT_DEFVAL);
set_reset_data( GPU_PMU_INT_CLEAR, GPU_PMU_INT_CLEAR_DEFVAL);
set_reset_data( GPU_PMU_SW_DELAY, GPU_PMU_SW_DELAY_DEFVAL);
set_reset_data( GPU_PMU_MASTER_PWR_UP, GPU_PMU_MASTER_PWR_UP_DEFVAL);
set_reset_data( GPU_GP_MMU_DTE_ADDR, GPU_GP_MMU_DTE_ADDR_DEFVAL);
set_reset_data( GPU_GP_MMU_STATUS, GPU_GP_MMU_STATUS_DEFVAL);
set_reset_data( GPU_GP_MMU_COMMAND, GPU_GP_MMU_COMMAND_DEFVAL);
set_reset_data( GPU_GP_MMU_PAGE_FAULT_ADDR, GPU_GP_MMU_PAGE_FAULT_ADDR_DEFVAL);
set_reset_data( GPU_GP_MMU_ZAP_ONE_LINE, GPU_GP_MMU_ZAP_ONE_LINE_DEFVAL);
set_reset_data( GPU_GP_MMU_INT_RAWSTAT, GPU_GP_MMU_INT_RAWSTAT_DEFVAL);
set_reset_data( GPU_GP_MMU_INT_CLEAR, GPU_GP_MMU_INT_CLEAR_DEFVAL);
set_reset_data( GPU_GP_MMU_INT_STATUS, GPU_GP_MMU_INT_STATUS_DEFVAL);
set_reset_data( GPU_PP0_MMU_DTE_ADDR, GPU_PP0_MMU_DTE_ADDR_DEFVAL);
set_reset_data( GPU_PP0_MMU_STATUS, GPU_PP0_MMU_STATUS_DEFVAL);
set_reset_data( GPU_PP0_MMU_COMMAND, GPU_PP0_MMU_COMMAND_DEFVAL);
set_reset_data( GPU_PP0_MMU_PAGE_FAULT_ADDR, GPU_PP0_MMU_PAGE_FAULT_ADDR_DEFVAL);
set_reset_data( GPU_PP0_MMU_ZAP_ONE_LINE, GPU_PP0_MMU_ZAP_ONE_LINE_DEFVAL);
set_reset_data( GPU_PP0_MMU_INT_RAWSTAT, GPU_PP0_MMU_INT_RAWSTAT_DEFVAL);
set_reset_data( GPU_PP0_MMU_INT_CLEAR, GPU_PP0_MMU_INT_CLEAR_DEFVAL);
set_reset_data( GPU_PP0_MMU_INT_STATUS, GPU_PP0_MMU_INT_STATUS_DEFVAL);
set_reset_data( GPU_PP1_MMU_DTE_ADDR, GPU_PP1_MMU_DTE_ADDR_DEFVAL);
set_reset_data( GPU_PP1_MMU_STATUS, GPU_PP1_MMU_STATUS_DEFVAL);
set_reset_data( GPU_PP1_MMU_COMMAND, GPU_PP1_MMU_COMMAND_DEFVAL);
set_reset_data( GPU_PP1_MMU_PAGE_FAULT_ADDR, GPU_PP1_MMU_PAGE_FAULT_ADDR_DEFVAL);
set_reset_data( GPU_PP1_MMU_ZAP_ONE_LINE, GPU_PP1_MMU_ZAP_ONE_LINE_DEFVAL);
set_reset_data( GPU_PP1_MMU_INT_RAWSTAT, GPU_PP1_MMU_INT_RAWSTAT_DEFVAL);
set_reset_data( GPU_PP1_MMU_INT_CLEAR, GPU_PP1_MMU_INT_CLEAR_DEFVAL);
set_reset_data( GPU_PP1_MMU_INT_STATUS, GPU_PP1_MMU_INT_STATUS_DEFVAL);
set_reset_data( GPU_PP0_REND_LIST_ADDR, GPU_PP0_REND_LIST_ADDR_DEFVAL);
set_reset_data( GPU_PP0_REND_RSW_BASE, GPU_PP0_REND_RSW_BASE_DEFVAL);
set_reset_data( GPU_PP0_REND_VERTEX_BASE, GPU_PP0_REND_VERTEX_BASE_DEFVAL);
set_reset_data( GPU_PP0_FEATURE_ENABLE, GPU_PP0_FEATURE_ENABLE_DEFVAL);
set_reset_data( GPU_PP0_Z_CLEAR_VALUE, GPU_PP0_Z_CLEAR_VALUE_DEFVAL);
set_reset_data( GPU_PP0_STENCIL_CLEAR_VALUE, GPU_PP0_STENCIL_CLEAR_VALUE_DEFVAL);
set_reset_data( GPU_PP0_ABGR_CLEAR_VALUE_0, GPU_PP0_ABGR_CLEAR_VALUE_0_DEFVAL);
set_reset_data( GPU_PP0_ABGR_CLEAR_VALUE_1, GPU_PP0_ABGR_CLEAR_VALUE_1_DEFVAL);
set_reset_data( GPU_PP0_ABGR_CLEAR_VALUE_2, GPU_PP0_ABGR_CLEAR_VALUE_2_DEFVAL);
set_reset_data( GPU_PP0_ABGR_CLEAR_VALUE_3, GPU_PP0_ABGR_CLEAR_VALUE_3_DEFVAL);
set_reset_data( GPU_PP0_BOUNDING_BOX_LEFT_RIGHT, GPU_PP0_BOUNDING_BOX_LEFT_RIGHT_DEFVAL);
set_reset_data( GPU_PP0_BOUNDING_BOX_BOTTOM, GPU_PP0_BOUNDING_BOX_BOTTOM_DEFVAL);
set_reset_data( GPU_PP0_FS_STACK_ADDR, GPU_PP0_FS_STACK_ADDR_DEFVAL);
set_reset_data( GPU_PP0_FS_STACK_SIZE_AND_INIT_VAL, GPU_PP0_FS_STACK_SIZE_AND_INIT_VAL_DEFVAL);
set_reset_data( GPU_PP0_ORIGIN_OFFSET_X, GPU_PP0_ORIGIN_OFFSET_X_DEFVAL);
set_reset_data( GPU_PP0_ORIGIN_OFFSET_Y, GPU_PP0_ORIGIN_OFFSET_Y_DEFVAL);
set_reset_data( GPU_PP0_SUBPIXEL_SPECIFIER, GPU_PP0_SUBPIXEL_SPECIFIER_DEFVAL);
set_reset_data( GPU_PP0_TIEBREAK_MODE, GPU_PP0_TIEBREAK_MODE_DEFVAL);
set_reset_data( GPU_PP0_PLIST_CONFIG, GPU_PP0_PLIST_CONFIG_DEFVAL);
set_reset_data( GPU_PP0_SCALING_CONFIG, GPU_PP0_SCALING_CONFIG_DEFVAL);
set_reset_data( GPU_PP0_TILEBUFFER_BITS, GPU_PP0_TILEBUFFER_BITS_DEFVAL);
set_reset_data( GPU_PP0_WB0_SOURCE_SELECT, GPU_PP0_WB0_SOURCE_SELECT_DEFVAL);
set_reset_data( GPU_PP0_WB0_TARGET_ADDR, GPU_PP0_WB0_TARGET_ADDR_DEFVAL);
set_reset_data( GPU_PP0_WB0_TARGET_PIXEL_FORMAT, GPU_PP0_WB0_TARGET_PIXEL_FORMAT_DEFVAL);
set_reset_data( GPU_PP0_WB0_TARGET_AA_FORMAT, GPU_PP0_WB0_TARGET_AA_FORMAT_DEFVAL);
set_reset_data( GPU_PP0_WB0_TARGET_LAYOUT, GPU_PP0_WB0_TARGET_LAYOUT_DEFVAL);
set_reset_data( GPU_PP0_WB0_TARGET_SCANLINE_LENGTH, GPU_PP0_WB0_TARGET_SCANLINE_LENGTH_DEFVAL);
set_reset_data( GPU_PP0_WB0_TARGET_FLAGS, GPU_PP0_WB0_TARGET_FLAGS_DEFVAL);
set_reset_data( GPU_PP0_WB0_MRT_ENABLE, GPU_PP0_WB0_MRT_ENABLE_DEFVAL);
set_reset_data( GPU_PP0_WB0_MRT_OFFSET, GPU_PP0_WB0_MRT_OFFSET_DEFVAL);
set_reset_data( GPU_PP0_WB0_GLOBAL_TEST_ENABLE, GPU_PP0_WB0_GLOBAL_TEST_ENABLE_DEFVAL);
set_reset_data( GPU_PP0_WB0_GLOBAL_TEST_REF_VALUE, GPU_PP0_WB0_GLOBAL_TEST_REF_VALUE_DEFVAL);
set_reset_data( GPU_PP0_WB0_GLOBAL_TEST_CMP_FUNC, GPU_PP0_WB0_GLOBAL_TEST_CMP_FUNC_DEFVAL);
set_reset_data( GPU_PP0_WB1_SOURCE_SELECT, GPU_PP0_WB1_SOURCE_SELECT_DEFVAL);
set_reset_data( GPU_PP0_WB1_TARGET_ADDR, GPU_PP0_WB1_TARGET_ADDR_DEFVAL);
set_reset_data( GPU_PP0_WB1_TARGET_PIXEL_FORMAT, GPU_PP0_WB1_TARGET_PIXEL_FORMAT_DEFVAL);
set_reset_data( GPU_PP0_WB1_TARGET_AA_FORMAT, GPU_PP0_WB1_TARGET_AA_FORMAT_DEFVAL);
set_reset_data( GPU_PP0_WB1_TARGET_LAYOUT, GPU_PP0_WB1_TARGET_LAYOUT_DEFVAL);
set_reset_data( GPU_PP0_WB1_TARGET_SCANLINE_LENGTH, GPU_PP0_WB1_TARGET_SCANLINE_LENGTH_DEFVAL);
set_reset_data( GPU_PP0_WB1_TARGET_FLAGS, GPU_PP0_WB1_TARGET_FLAGS_DEFVAL);
set_reset_data( GPU_PP0_WB1_MRT_ENABLE, GPU_PP0_WB1_MRT_ENABLE_DEFVAL);
set_reset_data( GPU_PP0_WB1_MRT_OFFSET, GPU_PP0_WB1_MRT_OFFSET_DEFVAL);
set_reset_data( GPU_PP0_WB1_GLOBAL_TEST_ENABLE, GPU_PP0_WB1_GLOBAL_TEST_ENABLE_DEFVAL);
set_reset_data( GPU_PP0_WB1_GLOBAL_TEST_REF_VALUE, GPU_PP0_WB1_GLOBAL_TEST_REF_VALUE_DEFVAL);
set_reset_data( GPU_PP0_WB1_GLOBAL_TEST_CMP_FUNC, GPU_PP0_WB1_GLOBAL_TEST_CMP_FUNC_DEFVAL);
set_reset_data( GPU_PP0_WB2_SOURCE_SELECT, GPU_PP0_WB2_SOURCE_SELECT_DEFVAL);
set_reset_data( GPU_PP0_WB2_TARGET_ADDR, GPU_PP0_WB2_TARGET_ADDR_DEFVAL);
set_reset_data( GPU_PP0_WB2_TARGET_PIXEL_FORMAT, GPU_PP0_WB2_TARGET_PIXEL_FORMAT_DEFVAL);
set_reset_data( GPU_PP0_WB2_TARGET_AA_FORMAT, GPU_PP0_WB2_TARGET_AA_FORMAT_DEFVAL);
set_reset_data( GPU_PP0_WB2_TARGET_LAYOUT, GPU_PP0_WB2_TARGET_LAYOUT_DEFVAL);
set_reset_data( GPU_PP0_WB2_TARGET_SCANLINE_LENGTH, GPU_PP0_WB2_TARGET_SCANLINE_LENGTH_DEFVAL);
set_reset_data( GPU_PP0_WB2_TARGET_FLAGS, GPU_PP0_WB2_TARGET_FLAGS_DEFVAL);
set_reset_data( GPU_PP0_WB2_MRT_ENABLE, GPU_PP0_WB2_MRT_ENABLE_DEFVAL);
set_reset_data( GPU_PP0_WB2_MRT_OFFSET, GPU_PP0_WB2_MRT_OFFSET_DEFVAL);
set_reset_data( GPU_PP0_WB2_GLOBAL_TEST_ENABLE, GPU_PP0_WB2_GLOBAL_TEST_ENABLE_DEFVAL);
set_reset_data( GPU_PP0_WB2_GLOBAL_TEST_REF_VALUE, GPU_PP0_WB2_GLOBAL_TEST_REF_VALUE_DEFVAL);
set_reset_data( GPU_PP0_WB2_GLOBAL_TEST_CMP_FUNC, GPU_PP0_WB2_GLOBAL_TEST_CMP_FUNC_DEFVAL);
set_reset_data( GPU_PP0_VERSION, GPU_PP0_VERSION_DEFVAL);
set_reset_data( GPU_PP0_CURRENT_REND_LIST_ADDR, GPU_PP0_CURRENT_REND_LIST_ADDR_DEFVAL);
set_reset_data( GPU_PP0_STATUS, GPU_PP0_STATUS_DEFVAL);
set_reset_data( GPU_PP0_CTRL_MGMT, GPU_PP0_CTRL_MGMT_DEFVAL);
set_reset_data( GPU_PP0_LAST_TILE_POS_START, GPU_PP0_LAST_TILE_POS_START_DEFVAL);
set_reset_data( GPU_PP0_LAST_TILE_POS_END, GPU_PP0_LAST_TILE_POS_END_DEFVAL);
set_reset_data( GPU_PP0_INT_RAWSTAT, GPU_PP0_INT_RAWSTAT_DEFVAL);
set_reset_data( GPU_PP0_INT_CLEAR, GPU_PP0_INT_CLEAR_DEFVAL);
set_reset_data( GPU_PP0_INT_STATUS, GPU_PP0_INT_STATUS_DEFVAL);
set_reset_data( GPU_PP0_WRITE_BOUNDARY_ENABLE, GPU_PP0_WRITE_BOUNDARY_ENABLE_DEFVAL);
set_reset_data( GPU_PP0_WRITE_BOUNDARY_LOW, GPU_PP0_WRITE_BOUNDARY_LOW_DEFVAL);
set_reset_data( GPU_PP0_WRITE_BOUNDARY_HIGH, GPU_PP0_WRITE_BOUNDARY_HIGH_DEFVAL);
set_reset_data( GPU_PP0_WRITE_BOUNDARY_ADDRESS, GPU_PP0_WRITE_BOUNDARY_ADDRESS_DEFVAL);
set_reset_data( GPU_PP0_BUS_ERROR_STATUS, GPU_PP0_BUS_ERROR_STATUS_DEFVAL);
set_reset_data( GPU_PP0_WATCHDOG_DISABLE, GPU_PP0_WATCHDOG_DISABLE_DEFVAL);
set_reset_data( GPU_PP0_WATCHDOG_TIMEOUT, GPU_PP0_WATCHDOG_TIMEOUT_DEFVAL);
set_reset_data( GPU_PP0_PERF_CNT_0_ENABLE, GPU_PP0_PERF_CNT_0_ENABLE_DEFVAL);
set_reset_data( GPU_PP0_PERF_CNT_0_SRC, GPU_PP0_PERF_CNT_0_SRC_DEFVAL);
set_reset_data( GPU_PP0_PERF_CNT_0_LIMIT, GPU_PP0_PERF_CNT_0_LIMIT_DEFVAL);
set_reset_data( GPU_PP0_PERF_CNT_0_VALUE, GPU_PP0_PERF_CNT_0_VALUE_DEFVAL);
set_reset_data( GPU_PP0_PERF_CNT_1_ENABLE, GPU_PP0_PERF_CNT_1_ENABLE_DEFVAL);
set_reset_data( GPU_PP0_PERF_CNT_1_SRC, GPU_PP0_PERF_CNT_1_SRC_DEFVAL);
set_reset_data( GPU_PP0_PERF_CNT_1_LIMIT, GPU_PP0_PERF_CNT_1_LIMIT_DEFVAL);
set_reset_data( GPU_PP0_PERF_CNT_1_VALUE, GPU_PP0_PERF_CNT_1_VALUE_DEFVAL);
set_reset_data( GPU_PP0_PERFMON_CONTR, GPU_PP0_PERFMON_CONTR_DEFVAL);
set_reset_data( GPU_PP0_PERFMON_BASE, GPU_PP0_PERFMON_BASE_DEFVAL);
set_reset_data( GPU_PP1_REND_LIST_ADDR, GPU_PP1_REND_LIST_ADDR_DEFVAL);
set_reset_data( GPU_PP1_REND_RSW_BASE, GPU_PP1_REND_RSW_BASE_DEFVAL);
set_reset_data( GPU_PP1_REND_VERTEX_BASE, GPU_PP1_REND_VERTEX_BASE_DEFVAL);
set_reset_data( GPU_PP1_FEATURE_ENABLE, GPU_PP1_FEATURE_ENABLE_DEFVAL);
set_reset_data( GPU_PP1_Z_CLEAR_VALUE, GPU_PP1_Z_CLEAR_VALUE_DEFVAL);
set_reset_data( GPU_PP1_STENCIL_CLEAR_VALUE, GPU_PP1_STENCIL_CLEAR_VALUE_DEFVAL);
set_reset_data( GPU_PP1_ABGR_CLEAR_VALUE_0, GPU_PP1_ABGR_CLEAR_VALUE_0_DEFVAL);
set_reset_data( GPU_PP1_ABGR_CLEAR_VALUE_1, GPU_PP1_ABGR_CLEAR_VALUE_1_DEFVAL);
set_reset_data( GPU_PP1_ABGR_CLEAR_VALUE_2, GPU_PP1_ABGR_CLEAR_VALUE_2_DEFVAL);
set_reset_data( GPU_PP1_ABGR_CLEAR_VALUE_3, GPU_PP1_ABGR_CLEAR_VALUE_3_DEFVAL);
set_reset_data( GPU_PP1_BOUNDING_BOX_LEFT_RIGHT, GPU_PP1_BOUNDING_BOX_LEFT_RIGHT_DEFVAL);
set_reset_data( GPU_PP1_BOUNDING_BOX_BOTTOM, GPU_PP1_BOUNDING_BOX_BOTTOM_DEFVAL);
set_reset_data( GPU_PP1_FS_STACK_ADDR, GPU_PP1_FS_STACK_ADDR_DEFVAL);
set_reset_data( GPU_PP1_FS_STACK_SIZE_AND_INIT_VAL, GPU_PP1_FS_STACK_SIZE_AND_INIT_VAL_DEFVAL);
set_reset_data( GPU_PP1_ORIGIN_OFFSET_X, GPU_PP1_ORIGIN_OFFSET_X_DEFVAL);
set_reset_data( GPU_PP1_ORIGIN_OFFSET_Y, GPU_PP1_ORIGIN_OFFSET_Y_DEFVAL);
set_reset_data( GPU_PP1_SUBPIXEL_SPECIFIER, GPU_PP1_SUBPIXEL_SPECIFIER_DEFVAL);
set_reset_data( GPU_PP1_TIEBREAK_MODE, GPU_PP1_TIEBREAK_MODE_DEFVAL);
set_reset_data( GPU_PP1_PLIST_CONFIG, GPU_PP1_PLIST_CONFIG_DEFVAL);
set_reset_data( GPU_PP1_SCALING_CONFIG, GPU_PP1_SCALING_CONFIG_DEFVAL);
set_reset_data( GPU_PP1_TILEBUFFER_BITS, GPU_PP1_TILEBUFFER_BITS_DEFVAL);
set_reset_data( GPU_PP1_WB0_SOURCE_SELECT, GPU_PP1_WB0_SOURCE_SELECT_DEFVAL);
set_reset_data( GPU_PP1_WB0_TARGET_ADDR, GPU_PP1_WB0_TARGET_ADDR_DEFVAL);
set_reset_data( GPU_PP1_WB0_TARGET_PIXEL_FORMAT, GPU_PP1_WB0_TARGET_PIXEL_FORMAT_DEFVAL);
set_reset_data( GPU_PP1_WB0_TARGET_AA_FORMAT, GPU_PP1_WB0_TARGET_AA_FORMAT_DEFVAL);
set_reset_data( GPU_PP1_WB0_TARGET_LAYOUT, GPU_PP1_WB0_TARGET_LAYOUT_DEFVAL);
set_reset_data( GPU_PP1_WB0_TARGET_SCANLINE_LENGTH, GPU_PP1_WB0_TARGET_SCANLINE_LENGTH_DEFVAL);
set_reset_data( GPU_PP1_WB0_TARGET_FLAGS, GPU_PP1_WB0_TARGET_FLAGS_DEFVAL);
set_reset_data( GPU_PP1_WB0_MRT_ENABLE, GPU_PP1_WB0_MRT_ENABLE_DEFVAL);
set_reset_data( GPU_PP1_WB0_MRT_OFFSET, GPU_PP1_WB0_MRT_OFFSET_DEFVAL);
set_reset_data( GPU_PP1_WB0_GLOBAL_TEST_ENABLE, GPU_PP1_WB0_GLOBAL_TEST_ENABLE_DEFVAL);
set_reset_data( GPU_PP1_WB0_GLOBAL_TEST_REF_VALUE, GPU_PP1_WB0_GLOBAL_TEST_REF_VALUE_DEFVAL);
set_reset_data( GPU_PP1_WB0_GLOBAL_TEST_CMP_FUNC, GPU_PP1_WB0_GLOBAL_TEST_CMP_FUNC_DEFVAL);
set_reset_data( GPU_PP1_WB1_SOURCE_SELECT, GPU_PP1_WB1_SOURCE_SELECT_DEFVAL);
set_reset_data( GPU_PP1_WB1_TARGET_ADDR, GPU_PP1_WB1_TARGET_ADDR_DEFVAL);
set_reset_data( GPU_PP1_WB1_TARGET_PIXEL_FORMAT, GPU_PP1_WB1_TARGET_PIXEL_FORMAT_DEFVAL);
set_reset_data( GPU_PP1_WB1_TARGET_AA_FORMAT, GPU_PP1_WB1_TARGET_AA_FORMAT_DEFVAL);
set_reset_data( GPU_PP1_WB1_TARGET_LAYOUT, GPU_PP1_WB1_TARGET_LAYOUT_DEFVAL);
set_reset_data( GPU_PP1_WB1_TARGET_SCANLINE_LENGTH, GPU_PP1_WB1_TARGET_SCANLINE_LENGTH_DEFVAL);
set_reset_data( GPU_PP1_WB1_TARGET_FLAGS, GPU_PP1_WB1_TARGET_FLAGS_DEFVAL);
set_reset_data( GPU_PP1_WB1_MRT_ENABLE, GPU_PP1_WB1_MRT_ENABLE_DEFVAL);
set_reset_data( GPU_PP1_WB1_MRT_OFFSET, GPU_PP1_WB1_MRT_OFFSET_DEFVAL);
set_reset_data( GPU_PP1_WB1_GLOBAL_TEST_ENABLE, GPU_PP1_WB1_GLOBAL_TEST_ENABLE_DEFVAL);
set_reset_data( GPU_PP1_WB1_GLOBAL_TEST_REF_VALUE, GPU_PP1_WB1_GLOBAL_TEST_REF_VALUE_DEFVAL);
set_reset_data( GPU_PP1_WB1_GLOBAL_TEST_CMP_FUNC, GPU_PP1_WB1_GLOBAL_TEST_CMP_FUNC_DEFVAL);
set_reset_data( GPU_PP1_WB2_SOURCE_SELECT, GPU_PP1_WB2_SOURCE_SELECT_DEFVAL);
set_reset_data( GPU_PP1_WB2_TARGET_ADDR, GPU_PP1_WB2_TARGET_ADDR_DEFVAL);
set_reset_data( GPU_PP1_WB2_TARGET_PIXEL_FORMAT, GPU_PP1_WB2_TARGET_PIXEL_FORMAT_DEFVAL);
set_reset_data( GPU_PP1_WB2_TARGET_AA_FORMAT, GPU_PP1_WB2_TARGET_AA_FORMAT_DEFVAL);
set_reset_data( GPU_PP1_WB2_TARGET_LAYOUT, GPU_PP1_WB2_TARGET_LAYOUT_DEFVAL);
set_reset_data( GPU_PP1_WB2_TARGET_SCANLINE_LENGTH, GPU_PP1_WB2_TARGET_SCANLINE_LENGTH_DEFVAL);
set_reset_data( GPU_PP1_WB2_TARGET_FLAGS, GPU_PP1_WB2_TARGET_FLAGS_DEFVAL);
set_reset_data( GPU_PP1_WB2_MRT_ENABLE, GPU_PP1_WB2_MRT_ENABLE_DEFVAL);
set_reset_data( GPU_PP1_WB2_MRT_OFFSET, GPU_PP1_WB2_MRT_OFFSET_DEFVAL);
set_reset_data( GPU_PP1_WB2_GLOBAL_TEST_ENABLE, GPU_PP1_WB2_GLOBAL_TEST_ENABLE_DEFVAL);
set_reset_data( GPU_PP1_WB2_GLOBAL_TEST_REF_VALUE, GPU_PP1_WB2_GLOBAL_TEST_REF_VALUE_DEFVAL);
set_reset_data( GPU_PP1_WB2_GLOBAL_TEST_CMP_FUNC, GPU_PP1_WB2_GLOBAL_TEST_CMP_FUNC_DEFVAL);
set_reset_data( GPU_PP1_VERSION, GPU_PP1_VERSION_DEFVAL);
set_reset_data( GPU_PP1_CURRENT_REND_LIST_ADDR, GPU_PP1_CURRENT_REND_LIST_ADDR_DEFVAL);
set_reset_data( GPU_PP1_STATUS, GPU_PP1_STATUS_DEFVAL);
set_reset_data( GPU_PP1_CTRL_MGMT, GPU_PP1_CTRL_MGMT_DEFVAL);
set_reset_data( GPU_PP1_LAST_TILE_POS_START, GPU_PP1_LAST_TILE_POS_START_DEFVAL);
set_reset_data( GPU_PP1_LAST_TILE_POS_END, GPU_PP1_LAST_TILE_POS_END_DEFVAL);
set_reset_data( GPU_PP1_INT_RAWSTAT, GPU_PP1_INT_RAWSTAT_DEFVAL);
set_reset_data( GPU_PP1_INT_CLEAR, GPU_PP1_INT_CLEAR_DEFVAL);
set_reset_data( GPU_PP1_INT_STATUS, GPU_PP1_INT_STATUS_DEFVAL);
set_reset_data( GPU_PP1_WRITE_BOUNDARY_ENABLE, GPU_PP1_WRITE_BOUNDARY_ENABLE_DEFVAL);
set_reset_data( GPU_PP1_WRITE_BOUNDARY_LOW, GPU_PP1_WRITE_BOUNDARY_LOW_DEFVAL);
set_reset_data( GPU_PP1_WRITE_BOUNDARY_HIGH, GPU_PP1_WRITE_BOUNDARY_HIGH_DEFVAL);
set_reset_data( GPU_PP1_WRITE_BOUNDARY_ADDRESS, GPU_PP1_WRITE_BOUNDARY_ADDRESS_DEFVAL);
set_reset_data( GPU_PP1_BUS_ERROR_STATUS, GPU_PP1_BUS_ERROR_STATUS_DEFVAL);
set_reset_data( GPU_PP1_WATCHDOG_DISABLE, GPU_PP1_WATCHDOG_DISABLE_DEFVAL);
set_reset_data( GPU_PP1_WATCHDOG_TIMEOUT, GPU_PP1_WATCHDOG_TIMEOUT_DEFVAL);
set_reset_data( GPU_PP1_PERF_CNT_0_ENABLE, GPU_PP1_PERF_CNT_0_ENABLE_DEFVAL);
set_reset_data( GPU_PP1_PERF_CNT_0_SRC, GPU_PP1_PERF_CNT_0_SRC_DEFVAL);
set_reset_data( GPU_PP1_PERF_CNT_0_LIMIT, GPU_PP1_PERF_CNT_0_LIMIT_DEFVAL);
set_reset_data( GPU_PP1_PERF_CNT_0_VALUE, GPU_PP1_PERF_CNT_0_VALUE_DEFVAL);
set_reset_data( GPU_PP1_PERF_CNT_1_ENABLE, GPU_PP1_PERF_CNT_1_ENABLE_DEFVAL);
set_reset_data( GPU_PP1_PERF_CNT_1_SRC, GPU_PP1_PERF_CNT_1_SRC_DEFVAL);
set_reset_data( GPU_PP1_PERF_CNT_1_LIMIT, GPU_PP1_PERF_CNT_1_LIMIT_DEFVAL);
set_reset_data( GPU_PP1_PERF_CNT_1_VALUE, GPU_PP1_PERF_CNT_1_VALUE_DEFVAL);
set_reset_data( GPU_PP1_PERFMON_CONTR, GPU_PP1_PERFMON_CONTR_DEFVAL);
set_reset_data( GPU_PP1_PERFMON_BASE, GPU_PP1_PERFMON_BASE_DEFVAL);
set_reset_data( I2C0_CONTROL_REG0, I2C0_CONTROL_REG0_DEFVAL);
set_reset_data( I2C0_STATUS_REG0, I2C0_STATUS_REG0_DEFVAL);
set_reset_data( I2C0_I2C_ADDRESS_REG0, I2C0_I2C_ADDRESS_REG0_DEFVAL);
set_reset_data( I2C0_I2C_DATA_REG0, I2C0_I2C_DATA_REG0_DEFVAL);
set_reset_data( I2C0_INTERRUPT_STATUS_REG0, I2C0_INTERRUPT_STATUS_REG0_DEFVAL);
set_reset_data( I2C0_TRANSFER_SIZE_REG0, I2C0_TRANSFER_SIZE_REG0_DEFVAL);
set_reset_data( I2C0_SLAVE_MON_PAUSE_REG0, I2C0_SLAVE_MON_PAUSE_REG0_DEFVAL);
set_reset_data( I2C0_TIME_OUT_REG0, I2C0_TIME_OUT_REG0_DEFVAL);
set_reset_data( I2C0_INTRPT_MASK_REG0, I2C0_INTRPT_MASK_REG0_DEFVAL);
set_reset_data( I2C0_INTRPT_ENABLE_REG0, I2C0_INTRPT_ENABLE_REG0_DEFVAL);
set_reset_data( I2C0_INTRPT_DISABLE_REG0, I2C0_INTRPT_DISABLE_REG0_DEFVAL);
set_reset_data( I2C0_GLITCH_FILTER_REG, I2C0_GLITCH_FILTER_REG_DEFVAL);
set_reset_data( I2C1_CONTROL_REG0, I2C1_CONTROL_REG0_DEFVAL);
set_reset_data( I2C1_STATUS_REG0, I2C1_STATUS_REG0_DEFVAL);
set_reset_data( I2C1_I2C_ADDRESS_REG0, I2C1_I2C_ADDRESS_REG0_DEFVAL);
set_reset_data( I2C1_I2C_DATA_REG0, I2C1_I2C_DATA_REG0_DEFVAL);
set_reset_data( I2C1_INTERRUPT_STATUS_REG0, I2C1_INTERRUPT_STATUS_REG0_DEFVAL);
set_reset_data( I2C1_TRANSFER_SIZE_REG0, I2C1_TRANSFER_SIZE_REG0_DEFVAL);
set_reset_data( I2C1_SLAVE_MON_PAUSE_REG0, I2C1_SLAVE_MON_PAUSE_REG0_DEFVAL);
set_reset_data( I2C1_TIME_OUT_REG0, I2C1_TIME_OUT_REG0_DEFVAL);
set_reset_data( I2C1_INTRPT_MASK_REG0, I2C1_INTRPT_MASK_REG0_DEFVAL);
set_reset_data( I2C1_INTRPT_ENABLE_REG0, I2C1_INTRPT_ENABLE_REG0_DEFVAL);
set_reset_data( I2C1_INTRPT_DISABLE_REG0, I2C1_INTRPT_DISABLE_REG0_DEFVAL);
set_reset_data( I2C1_GLITCH_FILTER_REG, I2C1_GLITCH_FILTER_REG_DEFVAL);
set_reset_data( IOU_GPV_PERIPH_ID_4, IOU_GPV_PERIPH_ID_4_DEFVAL);
set_reset_data( IOU_GPV_PERIPH_ID_5, IOU_GPV_PERIPH_ID_5_DEFVAL);
set_reset_data( IOU_GPV_PERIPH_ID_6, IOU_GPV_PERIPH_ID_6_DEFVAL);
set_reset_data( IOU_GPV_PERIPH_ID_7, IOU_GPV_PERIPH_ID_7_DEFVAL);
set_reset_data( IOU_GPV_PERIPH_ID_0, IOU_GPV_PERIPH_ID_0_DEFVAL);
set_reset_data( IOU_GPV_PERIPH_ID_1, IOU_GPV_PERIPH_ID_1_DEFVAL);
set_reset_data( IOU_GPV_PERIPH_ID_2, IOU_GPV_PERIPH_ID_2_DEFVAL);
set_reset_data( IOU_GPV_PERIPH_ID_3, IOU_GPV_PERIPH_ID_3_DEFVAL);
set_reset_data( IOU_GPV_COMP_ID_0, IOU_GPV_COMP_ID_0_DEFVAL);
set_reset_data( IOU_GPV_COMP_ID_1, IOU_GPV_COMP_ID_1_DEFVAL);
set_reset_data( IOU_GPV_COMP_ID_2, IOU_GPV_COMP_ID_2_DEFVAL);
set_reset_data( IOU_GPV_COMP_ID_3, IOU_GPV_COMP_ID_3_DEFVAL);
set_reset_data( IOU_GPV_INTIOU_INTLPD_FN_MOD_ISS_BM, IOU_GPV_INTIOU_INTLPD_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( IOU_GPV_APB_NS_0_IB_FN_MOD_ISS_BM, IOU_GPV_APB_NS_0_IB_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( IOU_GPV_APB_NS_1_IB_FN_MOD_ISS_BM, IOU_GPV_APB_NS_1_IB_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( IOU_GPV_INTLPD_INTIOU_FN_MOD, IOU_GPV_INTLPD_INTIOU_FN_MOD_DEFVAL);
set_reset_data( IOU_GPV_INTLPD_INTIOU_QOS_CNTL, IOU_GPV_INTLPD_INTIOU_QOS_CNTL_DEFVAL);
set_reset_data( IOU_GPV_INTLPD_INTIOU_MAX_OT, IOU_GPV_INTLPD_INTIOU_MAX_OT_DEFVAL);
set_reset_data( IOU_GPV_INTLPD_INTIOU_MAX_COMB_OT, IOU_GPV_INTLPD_INTIOU_MAX_COMB_OT_DEFVAL);
set_reset_data( IOU_GPV_INTLPD_INTIOU_AW_P, IOU_GPV_INTLPD_INTIOU_AW_P_DEFVAL);
set_reset_data( IOU_GPV_INTLPD_INTIOU_AW_B, IOU_GPV_INTLPD_INTIOU_AW_B_DEFVAL);
set_reset_data( IOU_GPV_INTLPD_INTIOU_AW_R, IOU_GPV_INTLPD_INTIOU_AW_R_DEFVAL);
set_reset_data( IOU_GPV_INTLPD_INTIOU_AR_P, IOU_GPV_INTLPD_INTIOU_AR_P_DEFVAL);
set_reset_data( IOU_GPV_INTLPD_INTIOU_AR_B, IOU_GPV_INTLPD_INTIOU_AR_B_DEFVAL);
set_reset_data( IOU_GPV_INTLPD_INTIOU_AR_R, IOU_GPV_INTLPD_INTIOU_AR_R_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_READ_QOS, IOU_GPV_GEM0M_INTIOU_READ_QOS_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_WRITE_QOS, IOU_GPV_GEM0M_INTIOU_WRITE_QOS_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_FN_MOD, IOU_GPV_GEM0M_INTIOU_FN_MOD_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_QOS_CNTL, IOU_GPV_GEM0M_INTIOU_QOS_CNTL_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_MAX_OT, IOU_GPV_GEM0M_INTIOU_MAX_OT_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_MAX_COMB_OT, IOU_GPV_GEM0M_INTIOU_MAX_COMB_OT_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_AW_P, IOU_GPV_GEM0M_INTIOU_AW_P_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_AW_B, IOU_GPV_GEM0M_INTIOU_AW_B_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_AW_R, IOU_GPV_GEM0M_INTIOU_AW_R_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_AR_P, IOU_GPV_GEM0M_INTIOU_AR_P_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_AR_B, IOU_GPV_GEM0M_INTIOU_AR_B_DEFVAL);
set_reset_data( IOU_GPV_GEM0M_INTIOU_AR_R, IOU_GPV_GEM0M_INTIOU_AR_R_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_READ_QOS, IOU_GPV_GEM1M_INTIOU_READ_QOS_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_WRITE_QOS, IOU_GPV_GEM1M_INTIOU_WRITE_QOS_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_FN_MOD, IOU_GPV_GEM1M_INTIOU_FN_MOD_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_QOS_CNTL, IOU_GPV_GEM1M_INTIOU_QOS_CNTL_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_MAX_OT, IOU_GPV_GEM1M_INTIOU_MAX_OT_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_MAX_COMB_OT, IOU_GPV_GEM1M_INTIOU_MAX_COMB_OT_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_AW_P, IOU_GPV_GEM1M_INTIOU_AW_P_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_AW_B, IOU_GPV_GEM1M_INTIOU_AW_B_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_AW_R, IOU_GPV_GEM1M_INTIOU_AW_R_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_AR_P, IOU_GPV_GEM1M_INTIOU_AR_P_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_AR_B, IOU_GPV_GEM1M_INTIOU_AR_B_DEFVAL);
set_reset_data( IOU_GPV_GEM1M_INTIOU_AR_R, IOU_GPV_GEM1M_INTIOU_AR_R_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_READ_QOS, IOU_GPV_GEM2M_INTIOU_READ_QOS_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_WRITE_QOS, IOU_GPV_GEM2M_INTIOU_WRITE_QOS_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_FN_MOD, IOU_GPV_GEM2M_INTIOU_FN_MOD_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_QOS_CNTL, IOU_GPV_GEM2M_INTIOU_QOS_CNTL_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_MAX_OT, IOU_GPV_GEM2M_INTIOU_MAX_OT_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_MAX_COMB_OT, IOU_GPV_GEM2M_INTIOU_MAX_COMB_OT_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_AW_P, IOU_GPV_GEM2M_INTIOU_AW_P_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_AW_B, IOU_GPV_GEM2M_INTIOU_AW_B_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_AW_R, IOU_GPV_GEM2M_INTIOU_AW_R_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_AR_P, IOU_GPV_GEM2M_INTIOU_AR_P_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_AR_B, IOU_GPV_GEM2M_INTIOU_AR_B_DEFVAL);
set_reset_data( IOU_GPV_GEM2M_INTIOU_AR_R, IOU_GPV_GEM2M_INTIOU_AR_R_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_READ_QOS, IOU_GPV_GEM3M_INTIOU_READ_QOS_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_WRITE_QOS, IOU_GPV_GEM3M_INTIOU_WRITE_QOS_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_FN_MOD, IOU_GPV_GEM3M_INTIOU_FN_MOD_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_QOS_CNTL, IOU_GPV_GEM3M_INTIOU_QOS_CNTL_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_MAX_OT, IOU_GPV_GEM3M_INTIOU_MAX_OT_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_MAX_COMB_OT, IOU_GPV_GEM3M_INTIOU_MAX_COMB_OT_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_AW_P, IOU_GPV_GEM3M_INTIOU_AW_P_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_AW_B, IOU_GPV_GEM3M_INTIOU_AW_B_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_AW_R, IOU_GPV_GEM3M_INTIOU_AW_R_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_AR_P, IOU_GPV_GEM3M_INTIOU_AR_P_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_AR_B, IOU_GPV_GEM3M_INTIOU_AR_B_DEFVAL);
set_reset_data( IOU_GPV_GEM3M_INTIOU_AR_R, IOU_GPV_GEM3M_INTIOU_AR_R_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_FN_MOD2, IOU_GPV_NANDM_INTIOU_IB_FN_MOD2_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_READ_QOS, IOU_GPV_NANDM_INTIOU_IB_READ_QOS_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_WRITE_QOS, IOU_GPV_NANDM_INTIOU_IB_WRITE_QOS_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_FN_MOD, IOU_GPV_NANDM_INTIOU_IB_FN_MOD_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_QOS_CNTL, IOU_GPV_NANDM_INTIOU_IB_QOS_CNTL_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_MAX_OT, IOU_GPV_NANDM_INTIOU_IB_MAX_OT_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_MAX_COMB_OT, IOU_GPV_NANDM_INTIOU_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_AW_P, IOU_GPV_NANDM_INTIOU_IB_AW_P_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_AW_B, IOU_GPV_NANDM_INTIOU_IB_AW_B_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_AW_R, IOU_GPV_NANDM_INTIOU_IB_AW_R_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_AR_P, IOU_GPV_NANDM_INTIOU_IB_AR_P_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_AR_B, IOU_GPV_NANDM_INTIOU_IB_AR_B_DEFVAL);
set_reset_data( IOU_GPV_NANDM_INTIOU_IB_AR_R, IOU_GPV_NANDM_INTIOU_IB_AR_R_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_FN_MOD2, IOU_GPV_SD0M_INTIOU_IB_FN_MOD2_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_READ_QOS, IOU_GPV_SD0M_INTIOU_IB_READ_QOS_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_WRITE_QOS, IOU_GPV_SD0M_INTIOU_IB_WRITE_QOS_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_FN_MOD, IOU_GPV_SD0M_INTIOU_IB_FN_MOD_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_QOS_CNTL, IOU_GPV_SD0M_INTIOU_IB_QOS_CNTL_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_MAX_OT, IOU_GPV_SD0M_INTIOU_IB_MAX_OT_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_MAX_COMB_OT, IOU_GPV_SD0M_INTIOU_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_AW_P, IOU_GPV_SD0M_INTIOU_IB_AW_P_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_AW_B, IOU_GPV_SD0M_INTIOU_IB_AW_B_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_AW_R, IOU_GPV_SD0M_INTIOU_IB_AW_R_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_AR_P, IOU_GPV_SD0M_INTIOU_IB_AR_P_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_AR_B, IOU_GPV_SD0M_INTIOU_IB_AR_B_DEFVAL);
set_reset_data( IOU_GPV_SD0M_INTIOU_IB_AR_R, IOU_GPV_SD0M_INTIOU_IB_AR_R_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_FN_MOD2, IOU_GPV_SD1M_INTIOU_IB_FN_MOD2_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_READ_QOS, IOU_GPV_SD1M_INTIOU_IB_READ_QOS_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_WRITE_QOS, IOU_GPV_SD1M_INTIOU_IB_WRITE_QOS_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_FN_MOD, IOU_GPV_SD1M_INTIOU_IB_FN_MOD_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_QOS_CNTL, IOU_GPV_SD1M_INTIOU_IB_QOS_CNTL_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_MAX_OT, IOU_GPV_SD1M_INTIOU_IB_MAX_OT_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_MAX_COMB_OT, IOU_GPV_SD1M_INTIOU_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_AW_P, IOU_GPV_SD1M_INTIOU_IB_AW_P_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_AW_B, IOU_GPV_SD1M_INTIOU_IB_AW_B_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_AW_R, IOU_GPV_SD1M_INTIOU_IB_AW_R_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_AR_P, IOU_GPV_SD1M_INTIOU_IB_AR_P_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_AR_B, IOU_GPV_SD1M_INTIOU_IB_AR_B_DEFVAL);
set_reset_data( IOU_GPV_SD1M_INTIOU_IB_AR_R, IOU_GPV_SD1M_INTIOU_IB_AR_R_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_FN_MOD2, IOU_GPV_QSPIM_INTIOU_IB_FN_MOD2_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_READ_QOS, IOU_GPV_QSPIM_INTIOU_IB_READ_QOS_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_WRITE_QOS, IOU_GPV_QSPIM_INTIOU_IB_WRITE_QOS_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_FN_MOD, IOU_GPV_QSPIM_INTIOU_IB_FN_MOD_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_QOS_CNTL, IOU_GPV_QSPIM_INTIOU_IB_QOS_CNTL_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_MAX_OT, IOU_GPV_QSPIM_INTIOU_IB_MAX_OT_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_MAX_COMB_OT, IOU_GPV_QSPIM_INTIOU_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_AW_P, IOU_GPV_QSPIM_INTIOU_IB_AW_P_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_AW_B, IOU_GPV_QSPIM_INTIOU_IB_AW_B_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_AW_R, IOU_GPV_QSPIM_INTIOU_IB_AW_R_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_AR_P, IOU_GPV_QSPIM_INTIOU_IB_AR_P_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_AR_B, IOU_GPV_QSPIM_INTIOU_IB_AR_B_DEFVAL);
set_reset_data( IOU_GPV_QSPIM_INTIOU_IB_AR_R, IOU_GPV_QSPIM_INTIOU_IB_AR_R_DEFVAL);
set_reset_data( IOU_SCNTRS_COUNTER_CONTROL_REGISTER, IOU_SCNTRS_COUNTER_CONTROL_REGISTER_DEFVAL);
set_reset_data( IOU_SCNTRS_COUNTER_STATUS_REGISTER, IOU_SCNTRS_COUNTER_STATUS_REGISTER_DEFVAL);
set_reset_data( IOU_SCNTRS_CURRENT_COUNTER_VALUE_LOWER_REGISTER, IOU_SCNTRS_CURRENT_COUNTER_VALUE_LOWER_REGISTER_DEFVAL);
set_reset_data( IOU_SCNTRS_CURRENT_COUNTER_VALUE_UPPER_REGISTER, IOU_SCNTRS_CURRENT_COUNTER_VALUE_UPPER_REGISTER_DEFVAL);
set_reset_data( IOU_SCNTRS_BASE_FREQUENCY_ID_REGISTER, IOU_SCNTRS_BASE_FREQUENCY_ID_REGISTER_DEFVAL);
set_reset_data( IOU_SCNTR_COUNTER_CONTROL_REGISTER, IOU_SCNTR_COUNTER_CONTROL_REGISTER_DEFVAL);
set_reset_data( IOU_SCNTR_COUNTER_STATUS_REGISTER, IOU_SCNTR_COUNTER_STATUS_REGISTER_DEFVAL);
set_reset_data( IOU_SCNTR_CURRENT_COUNTER_VALUE_LOWER_REGISTER, IOU_SCNTR_CURRENT_COUNTER_VALUE_LOWER_REGISTER_DEFVAL);
set_reset_data( IOU_SCNTR_CURRENT_COUNTER_VALUE_UPPER_REGISTER, IOU_SCNTR_CURRENT_COUNTER_VALUE_UPPER_REGISTER_DEFVAL);
set_reset_data( IOU_SCNTR_BASE_FREQUENCY_ID_REGISTER, IOU_SCNTR_BASE_FREQUENCY_ID_REGISTER_DEFVAL);
set_reset_data( IOU_SECURE_SLCR_IOU_AXI_WPRTCN, IOU_SECURE_SLCR_IOU_AXI_WPRTCN_DEFVAL);
set_reset_data( IOU_SECURE_SLCR_IOU_AXI_RPRTCN, IOU_SECURE_SLCR_IOU_AXI_RPRTCN_DEFVAL);
set_reset_data( IOU_SECURE_SLCR_CTRL, IOU_SECURE_SLCR_CTRL_DEFVAL);
set_reset_data( IOU_SECURE_SLCR_ISR, IOU_SECURE_SLCR_ISR_DEFVAL);
set_reset_data( IOU_SECURE_SLCR_IMR, IOU_SECURE_SLCR_IMR_DEFVAL);
set_reset_data( IOU_SECURE_SLCR_IER, IOU_SECURE_SLCR_IER_DEFVAL);
set_reset_data( IOU_SECURE_SLCR_IDR, IOU_SECURE_SLCR_IDR_DEFVAL);
set_reset_data( IOU_SECURE_SLCR_ITR, IOU_SECURE_SLCR_ITR_DEFVAL);
set_reset_data( IOU_SECURE_SLCR_ECO, IOU_SECURE_SLCR_ECO_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_0, IOU_SLCR_MIO_PIN_0_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_1, IOU_SLCR_MIO_PIN_1_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_2, IOU_SLCR_MIO_PIN_2_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_3, IOU_SLCR_MIO_PIN_3_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_4, IOU_SLCR_MIO_PIN_4_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_5, IOU_SLCR_MIO_PIN_5_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_6, IOU_SLCR_MIO_PIN_6_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_7, IOU_SLCR_MIO_PIN_7_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_8, IOU_SLCR_MIO_PIN_8_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_9, IOU_SLCR_MIO_PIN_9_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_10, IOU_SLCR_MIO_PIN_10_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_11, IOU_SLCR_MIO_PIN_11_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_12, IOU_SLCR_MIO_PIN_12_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_13, IOU_SLCR_MIO_PIN_13_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_14, IOU_SLCR_MIO_PIN_14_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_15, IOU_SLCR_MIO_PIN_15_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_16, IOU_SLCR_MIO_PIN_16_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_17, IOU_SLCR_MIO_PIN_17_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_18, IOU_SLCR_MIO_PIN_18_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_19, IOU_SLCR_MIO_PIN_19_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_20, IOU_SLCR_MIO_PIN_20_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_21, IOU_SLCR_MIO_PIN_21_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_22, IOU_SLCR_MIO_PIN_22_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_23, IOU_SLCR_MIO_PIN_23_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_24, IOU_SLCR_MIO_PIN_24_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_25, IOU_SLCR_MIO_PIN_25_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_26, IOU_SLCR_MIO_PIN_26_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_27, IOU_SLCR_MIO_PIN_27_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_28, IOU_SLCR_MIO_PIN_28_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_29, IOU_SLCR_MIO_PIN_29_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_30, IOU_SLCR_MIO_PIN_30_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_31, IOU_SLCR_MIO_PIN_31_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_32, IOU_SLCR_MIO_PIN_32_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_33, IOU_SLCR_MIO_PIN_33_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_34, IOU_SLCR_MIO_PIN_34_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_35, IOU_SLCR_MIO_PIN_35_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_36, IOU_SLCR_MIO_PIN_36_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_37, IOU_SLCR_MIO_PIN_37_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_38, IOU_SLCR_MIO_PIN_38_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_39, IOU_SLCR_MIO_PIN_39_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_40, IOU_SLCR_MIO_PIN_40_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_41, IOU_SLCR_MIO_PIN_41_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_42, IOU_SLCR_MIO_PIN_42_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_43, IOU_SLCR_MIO_PIN_43_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_44, IOU_SLCR_MIO_PIN_44_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_45, IOU_SLCR_MIO_PIN_45_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_46, IOU_SLCR_MIO_PIN_46_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_47, IOU_SLCR_MIO_PIN_47_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_48, IOU_SLCR_MIO_PIN_48_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_49, IOU_SLCR_MIO_PIN_49_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_50, IOU_SLCR_MIO_PIN_50_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_51, IOU_SLCR_MIO_PIN_51_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_52, IOU_SLCR_MIO_PIN_52_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_53, IOU_SLCR_MIO_PIN_53_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_54, IOU_SLCR_MIO_PIN_54_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_55, IOU_SLCR_MIO_PIN_55_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_56, IOU_SLCR_MIO_PIN_56_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_57, IOU_SLCR_MIO_PIN_57_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_58, IOU_SLCR_MIO_PIN_58_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_59, IOU_SLCR_MIO_PIN_59_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_60, IOU_SLCR_MIO_PIN_60_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_61, IOU_SLCR_MIO_PIN_61_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_62, IOU_SLCR_MIO_PIN_62_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_63, IOU_SLCR_MIO_PIN_63_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_64, IOU_SLCR_MIO_PIN_64_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_65, IOU_SLCR_MIO_PIN_65_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_66, IOU_SLCR_MIO_PIN_66_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_67, IOU_SLCR_MIO_PIN_67_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_68, IOU_SLCR_MIO_PIN_68_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_69, IOU_SLCR_MIO_PIN_69_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_70, IOU_SLCR_MIO_PIN_70_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_71, IOU_SLCR_MIO_PIN_71_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_72, IOU_SLCR_MIO_PIN_72_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_73, IOU_SLCR_MIO_PIN_73_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_74, IOU_SLCR_MIO_PIN_74_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_75, IOU_SLCR_MIO_PIN_75_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_76, IOU_SLCR_MIO_PIN_76_DEFVAL);
set_reset_data( IOU_SLCR_MIO_PIN_77, IOU_SLCR_MIO_PIN_77_DEFVAL);
set_reset_data( IOU_SLCR_BANK0_CTRL0, IOU_SLCR_BANK0_CTRL0_DEFVAL);
set_reset_data( IOU_SLCR_BANK0_CTRL1, IOU_SLCR_BANK0_CTRL1_DEFVAL);
set_reset_data( IOU_SLCR_BANK0_CTRL3, IOU_SLCR_BANK0_CTRL3_DEFVAL);
set_reset_data( IOU_SLCR_BANK0_CTRL4, IOU_SLCR_BANK0_CTRL4_DEFVAL);
set_reset_data( IOU_SLCR_BANK0_CTRL5, IOU_SLCR_BANK0_CTRL5_DEFVAL);
set_reset_data( IOU_SLCR_BANK0_CTRL6, IOU_SLCR_BANK0_CTRL6_DEFVAL);
set_reset_data( IOU_SLCR_BANK0_STATUS, IOU_SLCR_BANK0_STATUS_DEFVAL);
set_reset_data( IOU_SLCR_BANK1_CTRL0, IOU_SLCR_BANK1_CTRL0_DEFVAL);
set_reset_data( IOU_SLCR_BANK1_CTRL1, IOU_SLCR_BANK1_CTRL1_DEFVAL);
set_reset_data( IOU_SLCR_BANK1_CTRL3, IOU_SLCR_BANK1_CTRL3_DEFVAL);
set_reset_data( IOU_SLCR_BANK1_CTRL4, IOU_SLCR_BANK1_CTRL4_DEFVAL);
set_reset_data( IOU_SLCR_BANK1_CTRL5, IOU_SLCR_BANK1_CTRL5_DEFVAL);
set_reset_data( IOU_SLCR_BANK1_CTRL6, IOU_SLCR_BANK1_CTRL6_DEFVAL);
set_reset_data( IOU_SLCR_BANK1_STATUS, IOU_SLCR_BANK1_STATUS_DEFVAL);
set_reset_data( IOU_SLCR_BANK2_CTRL0, IOU_SLCR_BANK2_CTRL0_DEFVAL);
set_reset_data( IOU_SLCR_BANK2_CTRL1, IOU_SLCR_BANK2_CTRL1_DEFVAL);
set_reset_data( IOU_SLCR_BANK2_CTRL3, IOU_SLCR_BANK2_CTRL3_DEFVAL);
set_reset_data( IOU_SLCR_BANK2_CTRL4, IOU_SLCR_BANK2_CTRL4_DEFVAL);
set_reset_data( IOU_SLCR_BANK2_CTRL5, IOU_SLCR_BANK2_CTRL5_DEFVAL);
set_reset_data( IOU_SLCR_BANK2_CTRL6, IOU_SLCR_BANK2_CTRL6_DEFVAL);
set_reset_data( IOU_SLCR_BANK2_STATUS, IOU_SLCR_BANK2_STATUS_DEFVAL);
set_reset_data( IOU_SLCR_MIO_LOOPBACK, IOU_SLCR_MIO_LOOPBACK_DEFVAL);
set_reset_data( IOU_SLCR_MIO_MST_TRI0, IOU_SLCR_MIO_MST_TRI0_DEFVAL);
set_reset_data( IOU_SLCR_MIO_MST_TRI1, IOU_SLCR_MIO_MST_TRI1_DEFVAL);
set_reset_data( IOU_SLCR_MIO_MST_TRI2, IOU_SLCR_MIO_MST_TRI2_DEFVAL);
set_reset_data( IOU_SLCR_WDT_CLK_SEL, IOU_SLCR_WDT_CLK_SEL_DEFVAL);
set_reset_data( IOU_SLCR_CAN_MIO_CTRL, IOU_SLCR_CAN_MIO_CTRL_DEFVAL);
set_reset_data( IOU_SLCR_GEM_CLK_CTRL, IOU_SLCR_GEM_CLK_CTRL_DEFVAL);
set_reset_data( IOU_SLCR_SDIO_CLK_CTRL, IOU_SLCR_SDIO_CLK_CTRL_DEFVAL);
set_reset_data( IOU_SLCR_CTRL_REG_SD, IOU_SLCR_CTRL_REG_SD_DEFVAL);
set_reset_data( IOU_SLCR_SD_ITAPDLY, IOU_SLCR_SD_ITAPDLY_DEFVAL);
set_reset_data( IOU_SLCR_SD_OTAPDLYSEL, IOU_SLCR_SD_OTAPDLYSEL_DEFVAL);
set_reset_data( IOU_SLCR_SD_CONFIG_REG1, IOU_SLCR_SD_CONFIG_REG1_DEFVAL);
set_reset_data( IOU_SLCR_SD_CONFIG_REG2, IOU_SLCR_SD_CONFIG_REG2_DEFVAL);
set_reset_data( IOU_SLCR_SD_CONFIG_REG3, IOU_SLCR_SD_CONFIG_REG3_DEFVAL);
set_reset_data( IOU_SLCR_SD_INITPRESET, IOU_SLCR_SD_INITPRESET_DEFVAL);
set_reset_data( IOU_SLCR_SD_DSPPRESET, IOU_SLCR_SD_DSPPRESET_DEFVAL);
set_reset_data( IOU_SLCR_SD_HSPDPRESET, IOU_SLCR_SD_HSPDPRESET_DEFVAL);
set_reset_data( IOU_SLCR_SD_SDR12PRESET, IOU_SLCR_SD_SDR12PRESET_DEFVAL);
set_reset_data( IOU_SLCR_SD_SDR25PRESET, IOU_SLCR_SD_SDR25PRESET_DEFVAL);
set_reset_data( IOU_SLCR_SD_SDR50PRSET, IOU_SLCR_SD_SDR50PRSET_DEFVAL);
set_reset_data( IOU_SLCR_SD_SDR104PRST, IOU_SLCR_SD_SDR104PRST_DEFVAL);
set_reset_data( IOU_SLCR_SD_DDR50PRESET, IOU_SLCR_SD_DDR50PRESET_DEFVAL);
set_reset_data( IOU_SLCR_SD_MAXCUR1P8, IOU_SLCR_SD_MAXCUR1P8_DEFVAL);
set_reset_data( IOU_SLCR_SD_MAXCUR3P0, IOU_SLCR_SD_MAXCUR3P0_DEFVAL);
set_reset_data( IOU_SLCR_SD_MAXCUR3P3, IOU_SLCR_SD_MAXCUR3P3_DEFVAL);
set_reset_data( IOU_SLCR_SD_DLL_CTRL, IOU_SLCR_SD_DLL_CTRL_DEFVAL);
set_reset_data( IOU_SLCR_SD_CDN_CTRL, IOU_SLCR_SD_CDN_CTRL_DEFVAL);
set_reset_data( IOU_SLCR_GEM_CTRL, IOU_SLCR_GEM_CTRL_DEFVAL);
set_reset_data( IOU_SLCR_IOU_TTC_APB_CLK, IOU_SLCR_IOU_TTC_APB_CLK_DEFVAL);
set_reset_data( IOU_SLCR_IOU_TAPDLY_BYPASS, IOU_SLCR_IOU_TAPDLY_BYPASS_DEFVAL);
set_reset_data( IOU_SLCR_IOU_COHERENT_CTRL, IOU_SLCR_IOU_COHERENT_CTRL_DEFVAL);
set_reset_data( IOU_SLCR_VIDEO_PSS_CLK_SEL, IOU_SLCR_VIDEO_PSS_CLK_SEL_DEFVAL);
set_reset_data( IOU_SLCR_IOU_INTERCONNECT_ROUTE, IOU_SLCR_IOU_INTERCONNECT_ROUTE_DEFVAL);
set_reset_data( IOU_SLCR_IOU_RAM_GEM0, IOU_SLCR_IOU_RAM_GEM0_DEFVAL);
set_reset_data( IOU_SLCR_IOU_RAM_GEM1, IOU_SLCR_IOU_RAM_GEM1_DEFVAL);
set_reset_data( IOU_SLCR_IOU_RAM_GEM2, IOU_SLCR_IOU_RAM_GEM2_DEFVAL);
set_reset_data( IOU_SLCR_IOU_RAM_GEM3, IOU_SLCR_IOU_RAM_GEM3_DEFVAL);
set_reset_data( IOU_SLCR_IOU_RAM_SD0, IOU_SLCR_IOU_RAM_SD0_DEFVAL);
set_reset_data( IOU_SLCR_IOU_RAM_SD1, IOU_SLCR_IOU_RAM_SD1_DEFVAL);
set_reset_data( IOU_SLCR_IOU_RAM_CAN0, IOU_SLCR_IOU_RAM_CAN0_DEFVAL);
set_reset_data( IOU_SLCR_IOU_RAM_CAN1, IOU_SLCR_IOU_RAM_CAN1_DEFVAL);
set_reset_data( IOU_SLCR_IOU_RAM_LQSPI, IOU_SLCR_IOU_RAM_LQSPI_DEFVAL);
set_reset_data( IOU_SLCR_IOU_RAM_NAND, IOU_SLCR_IOU_RAM_NAND_DEFVAL);
set_reset_data( IOU_SLCR_CTRL, IOU_SLCR_CTRL_DEFVAL);
set_reset_data( IOU_SLCR_ISR, IOU_SLCR_ISR_DEFVAL);
set_reset_data( IOU_SLCR_IMR, IOU_SLCR_IMR_DEFVAL);
set_reset_data( IOU_SLCR_IER, IOU_SLCR_IER_DEFVAL);
set_reset_data( IOU_SLCR_IDR, IOU_SLCR_IDR_DEFVAL);
set_reset_data( IOU_SLCR_ITR, IOU_SLCR_ITR_DEFVAL);
set_reset_data( IOU_SLCR_ECO, IOU_SLCR_ECO_DEFVAL);
set_reset_data( IOU_SLCR_XPD_REG0, IOU_SLCR_XPD_REG0_DEFVAL);
set_reset_data( IOU_SLCR_XPD_REG1, IOU_SLCR_XPD_REG1_DEFVAL);
set_reset_data( IOU_SLCR_XPD_CTRL0, IOU_SLCR_XPD_CTRL0_DEFVAL);
set_reset_data( IOU_SLCR_XPD_CTRL1, IOU_SLCR_XPD_CTRL1_DEFVAL);
set_reset_data( IOU_SLCR_XPD_CTRL2, IOU_SLCR_XPD_CTRL2_DEFVAL);
set_reset_data( IOU_SLCR_XPD_CTRL3, IOU_SLCR_XPD_CTRL3_DEFVAL);
set_reset_data( IOU_SLCR_XPD_SOFT_RST, IOU_SLCR_XPD_SOFT_RST_DEFVAL);
set_reset_data( IOU_SLCR_XPD_STAT, IOU_SLCR_XPD_STAT_DEFVAL);
set_reset_data( IPI_APU_TRIG, IPI_APU_TRIG_DEFVAL);
set_reset_data( IPI_APU_OBS, IPI_APU_OBS_DEFVAL);
set_reset_data( IPI_APU_ISR, IPI_APU_ISR_DEFVAL);
set_reset_data( IPI_APU_IMR, IPI_APU_IMR_DEFVAL);
set_reset_data( IPI_APU_IER, IPI_APU_IER_DEFVAL);
set_reset_data( IPI_APU_IDR, IPI_APU_IDR_DEFVAL);
set_reset_data( IPI_RPU_0_TRIG, IPI_RPU_0_TRIG_DEFVAL);
set_reset_data( IPI_RPU_0_OBS, IPI_RPU_0_OBS_DEFVAL);
set_reset_data( IPI_RPU_0_ISR, IPI_RPU_0_ISR_DEFVAL);
set_reset_data( IPI_RPU_0_IMR, IPI_RPU_0_IMR_DEFVAL);
set_reset_data( IPI_RPU_0_IER, IPI_RPU_0_IER_DEFVAL);
set_reset_data( IPI_RPU_0_IDR, IPI_RPU_0_IDR_DEFVAL);
set_reset_data( IPI_RPU_1_TRIG, IPI_RPU_1_TRIG_DEFVAL);
set_reset_data( IPI_RPU_1_OBS, IPI_RPU_1_OBS_DEFVAL);
set_reset_data( IPI_RPU_1_ISR, IPI_RPU_1_ISR_DEFVAL);
set_reset_data( IPI_RPU_1_IMR, IPI_RPU_1_IMR_DEFVAL);
set_reset_data( IPI_RPU_1_IER, IPI_RPU_1_IER_DEFVAL);
set_reset_data( IPI_RPU_1_IDR, IPI_RPU_1_IDR_DEFVAL);
set_reset_data( IPI_PMU_0_TRIG, IPI_PMU_0_TRIG_DEFVAL);
set_reset_data( IPI_PMU_0_OBS, IPI_PMU_0_OBS_DEFVAL);
set_reset_data( IPI_PMU_0_ISR, IPI_PMU_0_ISR_DEFVAL);
set_reset_data( IPI_PMU_0_IMR, IPI_PMU_0_IMR_DEFVAL);
set_reset_data( IPI_PMU_0_IER, IPI_PMU_0_IER_DEFVAL);
set_reset_data( IPI_PMU_0_IDR, IPI_PMU_0_IDR_DEFVAL);
set_reset_data( IPI_PMU_1_TRIG, IPI_PMU_1_TRIG_DEFVAL);
set_reset_data( IPI_PMU_1_OBS, IPI_PMU_1_OBS_DEFVAL);
set_reset_data( IPI_PMU_1_ISR, IPI_PMU_1_ISR_DEFVAL);
set_reset_data( IPI_PMU_1_IMR, IPI_PMU_1_IMR_DEFVAL);
set_reset_data( IPI_PMU_1_IER, IPI_PMU_1_IER_DEFVAL);
set_reset_data( IPI_PMU_1_IDR, IPI_PMU_1_IDR_DEFVAL);
set_reset_data( IPI_PMU_2_TRIG, IPI_PMU_2_TRIG_DEFVAL);
set_reset_data( IPI_PMU_2_OBS, IPI_PMU_2_OBS_DEFVAL);
set_reset_data( IPI_PMU_2_ISR, IPI_PMU_2_ISR_DEFVAL);
set_reset_data( IPI_PMU_2_IMR, IPI_PMU_2_IMR_DEFVAL);
set_reset_data( IPI_PMU_2_IER, IPI_PMU_2_IER_DEFVAL);
set_reset_data( IPI_PMU_2_IDR, IPI_PMU_2_IDR_DEFVAL);
set_reset_data( IPI_PMU_3_TRIG, IPI_PMU_3_TRIG_DEFVAL);
set_reset_data( IPI_PMU_3_OBS, IPI_PMU_3_OBS_DEFVAL);
set_reset_data( IPI_PMU_3_ISR, IPI_PMU_3_ISR_DEFVAL);
set_reset_data( IPI_PMU_3_IMR, IPI_PMU_3_IMR_DEFVAL);
set_reset_data( IPI_PMU_3_IER, IPI_PMU_3_IER_DEFVAL);
set_reset_data( IPI_PMU_3_IDR, IPI_PMU_3_IDR_DEFVAL);
set_reset_data( IPI_PL_0_TRIG, IPI_PL_0_TRIG_DEFVAL);
set_reset_data( IPI_PL_0_OBS, IPI_PL_0_OBS_DEFVAL);
set_reset_data( IPI_PL_0_ISR, IPI_PL_0_ISR_DEFVAL);
set_reset_data( IPI_PL_0_IMR, IPI_PL_0_IMR_DEFVAL);
set_reset_data( IPI_PL_0_IER, IPI_PL_0_IER_DEFVAL);
set_reset_data( IPI_PL_0_IDR, IPI_PL_0_IDR_DEFVAL);
set_reset_data( IPI_PL_1_TRIG, IPI_PL_1_TRIG_DEFVAL);
set_reset_data( IPI_PL_1_OBS, IPI_PL_1_OBS_DEFVAL);
set_reset_data( IPI_PL_1_ISR, IPI_PL_1_ISR_DEFVAL);
set_reset_data( IPI_PL_1_IMR, IPI_PL_1_IMR_DEFVAL);
set_reset_data( IPI_PL_1_IER, IPI_PL_1_IER_DEFVAL);
set_reset_data( IPI_PL_1_IDR, IPI_PL_1_IDR_DEFVAL);
set_reset_data( IPI_PL_2_TRIG, IPI_PL_2_TRIG_DEFVAL);
set_reset_data( IPI_PL_2_OBS, IPI_PL_2_OBS_DEFVAL);
set_reset_data( IPI_PL_2_ISR, IPI_PL_2_ISR_DEFVAL);
set_reset_data( IPI_PL_2_IMR, IPI_PL_2_IMR_DEFVAL);
set_reset_data( IPI_PL_2_IER, IPI_PL_2_IER_DEFVAL);
set_reset_data( IPI_PL_2_IDR, IPI_PL_2_IDR_DEFVAL);
set_reset_data( IPI_PL_3_TRIG, IPI_PL_3_TRIG_DEFVAL);
set_reset_data( IPI_PL_3_OBS, IPI_PL_3_OBS_DEFVAL);
set_reset_data( IPI_PL_3_ISR, IPI_PL_3_ISR_DEFVAL);
set_reset_data( IPI_PL_3_IMR, IPI_PL_3_IMR_DEFVAL);
set_reset_data( IPI_PL_3_IER, IPI_PL_3_IER_DEFVAL);
set_reset_data( IPI_PL_3_IDR, IPI_PL_3_IDR_DEFVAL);
set_reset_data( IPI_IPI_CTRL, IPI_IPI_CTRL_DEFVAL);
set_reset_data( IPI_IPI_ISR, IPI_IPI_ISR_DEFVAL);
set_reset_data( IPI_IPI_IMR, IPI_IPI_IMR_DEFVAL);
set_reset_data( IPI_IPI_IER, IPI_IPI_IER_DEFVAL);
set_reset_data( IPI_IPI_ECO, IPI_IPI_ECO_DEFVAL);
set_reset_data( IPI_SAFETY_CHK, IPI_SAFETY_CHK_DEFVAL);
set_reset_data( IPI_IPI_IDR, IPI_IPI_IDR_DEFVAL);
set_reset_data( LPD_GPV_PERIPH_ID_4, LPD_GPV_PERIPH_ID_4_DEFVAL);
set_reset_data( LPD_GPV_PERIPH_ID_5, LPD_GPV_PERIPH_ID_5_DEFVAL);
set_reset_data( LPD_GPV_PERIPH_ID_6, LPD_GPV_PERIPH_ID_6_DEFVAL);
set_reset_data( LPD_GPV_PERIPH_ID_7, LPD_GPV_PERIPH_ID_7_DEFVAL);
set_reset_data( LPD_GPV_PERIPH_ID_0, LPD_GPV_PERIPH_ID_0_DEFVAL);
set_reset_data( LPD_GPV_PERIPH_ID_1, LPD_GPV_PERIPH_ID_1_DEFVAL);
set_reset_data( LPD_GPV_PERIPH_ID_2, LPD_GPV_PERIPH_ID_2_DEFVAL);
set_reset_data( LPD_GPV_PERIPH_ID_3, LPD_GPV_PERIPH_ID_3_DEFVAL);
set_reset_data( LPD_GPV_COMP_ID_0, LPD_GPV_COMP_ID_0_DEFVAL);
set_reset_data( LPD_GPV_COMP_ID_1, LPD_GPV_COMP_ID_1_DEFVAL);
set_reset_data( LPD_GPV_COMP_ID_2, LPD_GPV_COMP_ID_2_DEFVAL);
set_reset_data( LPD_GPV_COMP_ID_3, LPD_GPV_COMP_ID_3_DEFVAL);
set_reset_data( LPD_GPV_INTLPD_OCM_FN_MOD_ISS_BM, LPD_GPV_INTLPD_OCM_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_INTLPD_RPUS0_FN_MOD_ISS_BM, LPD_GPV_INTLPD_RPUS0_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_INTLPD_RPUS1_FN_MOD_ISS_BM, LPD_GPV_INTLPD_RPUS1_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_INTLPD_USB0S_FN_MOD_ISS_BM, LPD_GPV_INTLPD_USB0S_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_INTLPD_USB1S_FN_MOD_ISS_BM, LPD_GPV_INTLPD_USB1S_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_INTLPD_AFIFS2_FN_MOD_ISS_BM, LPD_GPV_INTLPD_AFIFS2_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_INTLPD_INTIOU_IB_FN_MOD_ISS_BM, LPD_GPV_INTLPD_INTIOU_IB_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_INTLPD_INTIOU_IB_FN_MOD, LPD_GPV_INTLPD_INTIOU_IB_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_SLAVE_11_IB_FN_MOD_ISS_BM, LPD_GPV_SLAVE_11_IB_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_READ_QOS, LPD_GPV_RPUM0_INTLPD_READ_QOS_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_WRITE_QOS, LPD_GPV_RPUM0_INTLPD_WRITE_QOS_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_FN_MOD, LPD_GPV_RPUM0_INTLPD_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_QOS_CNTL, LPD_GPV_RPUM0_INTLPD_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_MAX_OT, LPD_GPV_RPUM0_INTLPD_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_MAX_COMB_OT, LPD_GPV_RPUM0_INTLPD_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_AW_P, LPD_GPV_RPUM0_INTLPD_AW_P_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_AW_B, LPD_GPV_RPUM0_INTLPD_AW_B_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_AW_R, LPD_GPV_RPUM0_INTLPD_AW_R_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_AR_P, LPD_GPV_RPUM0_INTLPD_AR_P_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_AR_B, LPD_GPV_RPUM0_INTLPD_AR_B_DEFVAL);
set_reset_data( LPD_GPV_RPUM0_INTLPD_AR_R, LPD_GPV_RPUM0_INTLPD_AR_R_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_READ_QOS, LPD_GPV_RPUM1_INTLPD_READ_QOS_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_WRITE_QOS, LPD_GPV_RPUM1_INTLPD_WRITE_QOS_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_FN_MOD, LPD_GPV_RPUM1_INTLPD_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_QOS_CNTL, LPD_GPV_RPUM1_INTLPD_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_MAX_OT, LPD_GPV_RPUM1_INTLPD_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_MAX_COMB_OT, LPD_GPV_RPUM1_INTLPD_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_AW_P, LPD_GPV_RPUM1_INTLPD_AW_P_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_AW_B, LPD_GPV_RPUM1_INTLPD_AW_B_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_AW_R, LPD_GPV_RPUM1_INTLPD_AW_R_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_AR_P, LPD_GPV_RPUM1_INTLPD_AR_P_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_AR_B, LPD_GPV_RPUM1_INTLPD_AR_B_DEFVAL);
set_reset_data( LPD_GPV_RPUM1_INTLPD_AR_R, LPD_GPV_RPUM1_INTLPD_AR_R_DEFVAL);
set_reset_data( LPD_GPV_ADMAM_INTLPD_IB_FN_MOD2, LPD_GPV_ADMAM_INTLPD_IB_FN_MOD2_DEFVAL);
set_reset_data( LPD_GPV_ADMAM_INTLPD_IB_FN_MOD, LPD_GPV_ADMAM_INTLPD_IB_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_ADMAM_INTLPD_IB_QOS_CNTL, LPD_GPV_ADMAM_INTLPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_ADMAM_INTLPD_IB_MAX_OT, LPD_GPV_ADMAM_INTLPD_IB_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_ADMAM_INTLPD_IB_MAX_COMB_OT, LPD_GPV_ADMAM_INTLPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_ADMAM_INTLPD_IB_AW_P, LPD_GPV_ADMAM_INTLPD_IB_AW_P_DEFVAL);
set_reset_data( LPD_GPV_ADMAM_INTLPD_IB_AW_B, LPD_GPV_ADMAM_INTLPD_IB_AW_B_DEFVAL);
set_reset_data( LPD_GPV_ADMAM_INTLPD_IB_AW_R, LPD_GPV_ADMAM_INTLPD_IB_AW_R_DEFVAL);
set_reset_data( LPD_GPV_ADMAM_INTLPD_IB_AR_P, LPD_GPV_ADMAM_INTLPD_IB_AR_P_DEFVAL);
set_reset_data( LPD_GPV_ADMAM_INTLPD_IB_AR_B, LPD_GPV_ADMAM_INTLPD_IB_AR_B_DEFVAL);
set_reset_data( LPD_GPV_ADMAM_INTLPD_IB_AR_R, LPD_GPV_ADMAM_INTLPD_IB_AR_R_DEFVAL);
set_reset_data( LPD_GPV_AFIFM6M_INTLPD_IB_FN_MOD, LPD_GPV_AFIFM6M_INTLPD_IB_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_AFIFM6M_INTLPD_IB_QOS_CNTL, LPD_GPV_AFIFM6M_INTLPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_AFIFM6M_INTLPD_IB_MAX_OT, LPD_GPV_AFIFM6M_INTLPD_IB_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_AFIFM6M_INTLPD_IB_MAX_COMB_OT, LPD_GPV_AFIFM6M_INTLPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_AFIFM6M_INTLPD_IB_AW_P, LPD_GPV_AFIFM6M_INTLPD_IB_AW_P_DEFVAL);
set_reset_data( LPD_GPV_AFIFM6M_INTLPD_IB_AW_B, LPD_GPV_AFIFM6M_INTLPD_IB_AW_B_DEFVAL);
set_reset_data( LPD_GPV_AFIFM6M_INTLPD_IB_AW_R, LPD_GPV_AFIFM6M_INTLPD_IB_AW_R_DEFVAL);
set_reset_data( LPD_GPV_AFIFM6M_INTLPD_IB_AR_P, LPD_GPV_AFIFM6M_INTLPD_IB_AR_P_DEFVAL);
set_reset_data( LPD_GPV_AFIFM6M_INTLPD_IB_AR_B, LPD_GPV_AFIFM6M_INTLPD_IB_AR_B_DEFVAL);
set_reset_data( LPD_GPV_AFIFM6M_INTLPD_IB_AR_R, LPD_GPV_AFIFM6M_INTLPD_IB_AR_R_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_FN_MOD2, LPD_GPV_DAP_INTLPD_IB_FN_MOD2_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_READ_QOS, LPD_GPV_DAP_INTLPD_IB_READ_QOS_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_WRITE_QOS, LPD_GPV_DAP_INTLPD_IB_WRITE_QOS_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_FN_MOD, LPD_GPV_DAP_INTLPD_IB_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_QOS_CNTL, LPD_GPV_DAP_INTLPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_MAX_OT, LPD_GPV_DAP_INTLPD_IB_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_MAX_COMB_OT, LPD_GPV_DAP_INTLPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_AW_P, LPD_GPV_DAP_INTLPD_IB_AW_P_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_AW_B, LPD_GPV_DAP_INTLPD_IB_AW_B_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_AW_R, LPD_GPV_DAP_INTLPD_IB_AW_R_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_AR_P, LPD_GPV_DAP_INTLPD_IB_AR_P_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_AR_B, LPD_GPV_DAP_INTLPD_IB_AR_B_DEFVAL);
set_reset_data( LPD_GPV_DAP_INTLPD_IB_AR_R, LPD_GPV_DAP_INTLPD_IB_AR_R_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_READ_QOS, LPD_GPV_USB0M_INTLPD_IB_READ_QOS_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_WRITE_QOS, LPD_GPV_USB0M_INTLPD_IB_WRITE_QOS_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_FN_MOD, LPD_GPV_USB0M_INTLPD_IB_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_QOS_CNTL, LPD_GPV_USB0M_INTLPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_MAX_OT, LPD_GPV_USB0M_INTLPD_IB_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_MAX_COMB_OT, LPD_GPV_USB0M_INTLPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_AW_P, LPD_GPV_USB0M_INTLPD_IB_AW_P_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_AW_B, LPD_GPV_USB0M_INTLPD_IB_AW_B_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_AW_R, LPD_GPV_USB0M_INTLPD_IB_AW_R_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_AR_P, LPD_GPV_USB0M_INTLPD_IB_AR_P_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_AR_B, LPD_GPV_USB0M_INTLPD_IB_AR_B_DEFVAL);
set_reset_data( LPD_GPV_USB0M_INTLPD_IB_AR_R, LPD_GPV_USB0M_INTLPD_IB_AR_R_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_READ_QOS, LPD_GPV_USB1M_INTLPD_IB_READ_QOS_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_WRITE_QOS, LPD_GPV_USB1M_INTLPD_IB_WRITE_QOS_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_FN_MOD, LPD_GPV_USB1M_INTLPD_IB_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_QOS_CNTL, LPD_GPV_USB1M_INTLPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_MAX_OT, LPD_GPV_USB1M_INTLPD_IB_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_MAX_COMB_OT, LPD_GPV_USB1M_INTLPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_AW_P, LPD_GPV_USB1M_INTLPD_IB_AW_P_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_AW_B, LPD_GPV_USB1M_INTLPD_IB_AW_B_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_AW_R, LPD_GPV_USB1M_INTLPD_IB_AW_R_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_AR_P, LPD_GPV_USB1M_INTLPD_IB_AR_P_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_AR_B, LPD_GPV_USB1M_INTLPD_IB_AR_B_DEFVAL);
set_reset_data( LPD_GPV_USB1M_INTLPD_IB_AR_R, LPD_GPV_USB1M_INTLPD_IB_AR_R_DEFVAL);
set_reset_data( LPD_GPV_INTIOU_INTLPD_IB_FN_MOD, LPD_GPV_INTIOU_INTLPD_IB_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_INTIOU_INTLPD_IB_QOS_CNTL, LPD_GPV_INTIOU_INTLPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_INTIOU_INTLPD_IB_MAX_OT, LPD_GPV_INTIOU_INTLPD_IB_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_INTIOU_INTLPD_IB_MAX_COMB_OT, LPD_GPV_INTIOU_INTLPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_INTIOU_INTLPD_IB_AW_P, LPD_GPV_INTIOU_INTLPD_IB_AW_P_DEFVAL);
set_reset_data( LPD_GPV_INTIOU_INTLPD_IB_AW_B, LPD_GPV_INTIOU_INTLPD_IB_AW_B_DEFVAL);
set_reset_data( LPD_GPV_INTIOU_INTLPD_IB_AW_R, LPD_GPV_INTIOU_INTLPD_IB_AW_R_DEFVAL);
set_reset_data( LPD_GPV_INTIOU_INTLPD_IB_AR_P, LPD_GPV_INTIOU_INTLPD_IB_AR_P_DEFVAL);
set_reset_data( LPD_GPV_INTIOU_INTLPD_IB_AR_B, LPD_GPV_INTIOU_INTLPD_IB_AR_B_DEFVAL);
set_reset_data( LPD_GPV_INTIOU_INTLPD_IB_AR_R, LPD_GPV_INTIOU_INTLPD_IB_AR_R_DEFVAL);
set_reset_data( LPD_GPV_INTCSUPMU_INTLPD_IB_FN_MOD, LPD_GPV_INTCSUPMU_INTLPD_IB_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_INTCSUPMU_INTLPD_IB_QOS_CNTL, LPD_GPV_INTCSUPMU_INTLPD_IB_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_INTCSUPMU_INTLPD_IB_MAX_OT, LPD_GPV_INTCSUPMU_INTLPD_IB_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_INTCSUPMU_INTLPD_IB_MAX_COMB_OT, LPD_GPV_INTCSUPMU_INTLPD_IB_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_INTCSUPMU_INTLPD_IB_AW_P, LPD_GPV_INTCSUPMU_INTLPD_IB_AW_P_DEFVAL);
set_reset_data( LPD_GPV_INTCSUPMU_INTLPD_IB_AW_B, LPD_GPV_INTCSUPMU_INTLPD_IB_AW_B_DEFVAL);
set_reset_data( LPD_GPV_INTCSUPMU_INTLPD_IB_AW_R, LPD_GPV_INTCSUPMU_INTLPD_IB_AW_R_DEFVAL);
set_reset_data( LPD_GPV_INTCSUPMU_INTLPD_IB_AR_P, LPD_GPV_INTCSUPMU_INTLPD_IB_AR_P_DEFVAL);
set_reset_data( LPD_GPV_INTCSUPMU_INTLPD_IB_AR_B, LPD_GPV_INTCSUPMU_INTLPD_IB_AR_B_DEFVAL);
set_reset_data( LPD_GPV_INTCSUPMU_INTLPD_IB_AR_R, LPD_GPV_INTCSUPMU_INTLPD_IB_AR_R_DEFVAL);
set_reset_data( LPD_GPV_INTLPDINBOUND_INTLPDMAIN_FN_MOD, LPD_GPV_INTLPDINBOUND_INTLPDMAIN_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_INTLPDINBOUND_INTLPDMAIN_QOS_CNTL, LPD_GPV_INTLPDINBOUND_INTLPDMAIN_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_INTLPDINBOUND_INTLPDMAIN_MAX_OT, LPD_GPV_INTLPDINBOUND_INTLPDMAIN_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_INTLPDINBOUND_INTLPDMAIN_MAX_COMB_OT, LPD_GPV_INTLPDINBOUND_INTLPDMAIN_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AW_P, LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AW_P_DEFVAL);
set_reset_data( LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AW_B, LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AW_B_DEFVAL);
set_reset_data( LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AW_R, LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AW_R_DEFVAL);
set_reset_data( LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AR_P, LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AR_P_DEFVAL);
set_reset_data( LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AR_B, LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AR_B_DEFVAL);
set_reset_data( LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AR_R, LPD_GPV_INTLPDINBOUND_INTLPDMAIN_AR_R_DEFVAL);
set_reset_data( LPD_GPV_INTFPD_INTLPDOCM_FN_MOD, LPD_GPV_INTFPD_INTLPDOCM_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_INTFPD_INTLPDOCM_QOS_CNTL, LPD_GPV_INTFPD_INTLPDOCM_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_INTFPD_INTLPDOCM_MAX_OT, LPD_GPV_INTFPD_INTLPDOCM_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_INTFPD_INTLPDOCM_MAX_COMB_OT, LPD_GPV_INTFPD_INTLPDOCM_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_INTFPD_INTLPDOCM_AW_P, LPD_GPV_INTFPD_INTLPDOCM_AW_P_DEFVAL);
set_reset_data( LPD_GPV_INTFPD_INTLPDOCM_AW_B, LPD_GPV_INTFPD_INTLPDOCM_AW_B_DEFVAL);
set_reset_data( LPD_GPV_INTFPD_INTLPDOCM_AW_R, LPD_GPV_INTFPD_INTLPDOCM_AW_R_DEFVAL);
set_reset_data( LPD_GPV_INTFPD_INTLPDOCM_AR_P, LPD_GPV_INTFPD_INTLPDOCM_AR_P_DEFVAL);
set_reset_data( LPD_GPV_INTFPD_INTLPDOCM_AR_B, LPD_GPV_INTFPD_INTLPDOCM_AR_B_DEFVAL);
set_reset_data( LPD_GPV_INTFPD_INTLPDOCM_AR_R, LPD_GPV_INTFPD_INTLPDOCM_AR_R_DEFVAL);
set_reset_data( LPD_GPV_IB9_FN_MOD_ISS_BM, LPD_GPV_IB9_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_IB9_FN_MOD, LPD_GPV_IB9_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_IB5_FN_MOD_ISS_BM, LPD_GPV_IB5_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_IB5_FN_MOD2, LPD_GPV_IB5_FN_MOD2_DEFVAL);
set_reset_data( LPD_GPV_IB5_FN_MOD, LPD_GPV_IB5_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_IB5_QOS_CNTL, LPD_GPV_IB5_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_IB5_MAX_OT, LPD_GPV_IB5_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_IB5_MAX_COMB_OT, LPD_GPV_IB5_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_IB5_AW_P, LPD_GPV_IB5_AW_P_DEFVAL);
set_reset_data( LPD_GPV_IB5_AW_B, LPD_GPV_IB5_AW_B_DEFVAL);
set_reset_data( LPD_GPV_IB5_AW_R, LPD_GPV_IB5_AW_R_DEFVAL);
set_reset_data( LPD_GPV_IB5_AR_P, LPD_GPV_IB5_AR_P_DEFVAL);
set_reset_data( LPD_GPV_IB5_AR_B, LPD_GPV_IB5_AR_B_DEFVAL);
set_reset_data( LPD_GPV_IB5_AR_R, LPD_GPV_IB5_AR_R_DEFVAL);
set_reset_data( LPD_GPV_IB6_FN_MOD_ISS_BM, LPD_GPV_IB6_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_IB6_FN_MOD2, LPD_GPV_IB6_FN_MOD2_DEFVAL);
set_reset_data( LPD_GPV_IB6_FN_MOD, LPD_GPV_IB6_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_IB6_QOS_CNTL, LPD_GPV_IB6_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_IB6_MAX_OT, LPD_GPV_IB6_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_IB6_MAX_COMB_OT, LPD_GPV_IB6_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_IB6_AW_P, LPD_GPV_IB6_AW_P_DEFVAL);
set_reset_data( LPD_GPV_IB6_AW_B, LPD_GPV_IB6_AW_B_DEFVAL);
set_reset_data( LPD_GPV_IB6_AW_R, LPD_GPV_IB6_AW_R_DEFVAL);
set_reset_data( LPD_GPV_IB6_AR_P, LPD_GPV_IB6_AR_P_DEFVAL);
set_reset_data( LPD_GPV_IB6_AR_B, LPD_GPV_IB6_AR_B_DEFVAL);
set_reset_data( LPD_GPV_IB6_AR_R, LPD_GPV_IB6_AR_R_DEFVAL);
set_reset_data( LPD_GPV_IB8_FN_MOD_ISS_BM, LPD_GPV_IB8_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_IB8_FN_MOD2, LPD_GPV_IB8_FN_MOD2_DEFVAL);
set_reset_data( LPD_GPV_IB8_FN_MOD, LPD_GPV_IB8_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_IB8_QOS_CNTL, LPD_GPV_IB8_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_IB8_MAX_OT, LPD_GPV_IB8_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_IB8_MAX_COMB_OT, LPD_GPV_IB8_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_IB8_AW_P, LPD_GPV_IB8_AW_P_DEFVAL);
set_reset_data( LPD_GPV_IB8_AW_B, LPD_GPV_IB8_AW_B_DEFVAL);
set_reset_data( LPD_GPV_IB8_AW_R, LPD_GPV_IB8_AW_R_DEFVAL);
set_reset_data( LPD_GPV_IB8_AR_P, LPD_GPV_IB8_AR_P_DEFVAL);
set_reset_data( LPD_GPV_IB8_AR_B, LPD_GPV_IB8_AR_B_DEFVAL);
set_reset_data( LPD_GPV_IB8_AR_R, LPD_GPV_IB8_AR_R_DEFVAL);
set_reset_data( LPD_GPV_IB0_FN_MOD_ISS_BM, LPD_GPV_IB0_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_IB0_FN_MOD2, LPD_GPV_IB0_FN_MOD2_DEFVAL);
set_reset_data( LPD_GPV_IB0_FN_MOD, LPD_GPV_IB0_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_IB0_QOS_CNTL, LPD_GPV_IB0_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_IB0_MAX_OT, LPD_GPV_IB0_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_IB0_MAX_COMB_OT, LPD_GPV_IB0_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_IB0_AW_P, LPD_GPV_IB0_AW_P_DEFVAL);
set_reset_data( LPD_GPV_IB0_AW_B, LPD_GPV_IB0_AW_B_DEFVAL);
set_reset_data( LPD_GPV_IB0_AW_R, LPD_GPV_IB0_AW_R_DEFVAL);
set_reset_data( LPD_GPV_IB0_AR_P, LPD_GPV_IB0_AR_P_DEFVAL);
set_reset_data( LPD_GPV_IB0_AR_B, LPD_GPV_IB0_AR_B_DEFVAL);
set_reset_data( LPD_GPV_IB0_AR_R, LPD_GPV_IB0_AR_R_DEFVAL);
set_reset_data( LPD_GPV_IB11_FN_MOD_ISS_BM, LPD_GPV_IB11_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_IB11_FN_MOD2, LPD_GPV_IB11_FN_MOD2_DEFVAL);
set_reset_data( LPD_GPV_IB11_FN_MOD, LPD_GPV_IB11_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_IB11_QOS_CNTL, LPD_GPV_IB11_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_IB11_MAX_OT, LPD_GPV_IB11_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_IB11_MAX_COMB_OT, LPD_GPV_IB11_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_IB11_AW_P, LPD_GPV_IB11_AW_P_DEFVAL);
set_reset_data( LPD_GPV_IB11_AW_B, LPD_GPV_IB11_AW_B_DEFVAL);
set_reset_data( LPD_GPV_IB11_AW_R, LPD_GPV_IB11_AW_R_DEFVAL);
set_reset_data( LPD_GPV_IB11_AR_P, LPD_GPV_IB11_AR_P_DEFVAL);
set_reset_data( LPD_GPV_IB11_AR_B, LPD_GPV_IB11_AR_B_DEFVAL);
set_reset_data( LPD_GPV_IB11_AR_R, LPD_GPV_IB11_AR_R_DEFVAL);
set_reset_data( LPD_GPV_IB12_FN_MOD_ISS_BM, LPD_GPV_IB12_FN_MOD_ISS_BM_DEFVAL);
set_reset_data( LPD_GPV_IB12_FN_MOD2, LPD_GPV_IB12_FN_MOD2_DEFVAL);
set_reset_data( LPD_GPV_IB12_FN_MOD, LPD_GPV_IB12_FN_MOD_DEFVAL);
set_reset_data( LPD_GPV_IB12_QOS_CNTL, LPD_GPV_IB12_QOS_CNTL_DEFVAL);
set_reset_data( LPD_GPV_IB12_MAX_OT, LPD_GPV_IB12_MAX_OT_DEFVAL);
set_reset_data( LPD_GPV_IB12_MAX_COMB_OT, LPD_GPV_IB12_MAX_COMB_OT_DEFVAL);
set_reset_data( LPD_GPV_IB12_AW_P, LPD_GPV_IB12_AW_P_DEFVAL);
set_reset_data( LPD_GPV_IB12_AW_B, LPD_GPV_IB12_AW_B_DEFVAL);
set_reset_data( LPD_GPV_IB12_AW_R, LPD_GPV_IB12_AW_R_DEFVAL);
set_reset_data( LPD_GPV_IB12_AR_P, LPD_GPV_IB12_AR_P_DEFVAL);
set_reset_data( LPD_GPV_IB12_AR_B, LPD_GPV_IB12_AR_B_DEFVAL);
set_reset_data( LPD_GPV_IB12_AR_R, LPD_GPV_IB12_AR_R_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_WPROT0, LPD_SLCR_SECURE_WPROT0_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_CTRL, LPD_SLCR_SECURE_CTRL_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_ISR, LPD_SLCR_SECURE_ISR_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_IMR, LPD_SLCR_SECURE_IMR_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_IER, LPD_SLCR_SECURE_IER_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_IDR, LPD_SLCR_SECURE_IDR_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_ITR, LPD_SLCR_SECURE_ITR_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_ECO, LPD_SLCR_SECURE_ECO_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_SLCR_RPU, LPD_SLCR_SECURE_SLCR_RPU_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_SLCR_ADMA, LPD_SLCR_SECURE_SLCR_ADMA_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_SAFETY_CHK, LPD_SLCR_SECURE_SAFETY_CHK_DEFVAL);
set_reset_data( LPD_SLCR_SECURE_SLCR_USB, LPD_SLCR_SECURE_SLCR_USB_DEFVAL);
set_reset_data( LPD_SLCR_WPROT0, LPD_SLCR_WPROT0_DEFVAL);
set_reset_data( LPD_SLCR_CTRL, LPD_SLCR_CTRL_DEFVAL);
set_reset_data( LPD_SLCR_ISR, LPD_SLCR_ISR_DEFVAL);
set_reset_data( LPD_SLCR_IMR, LPD_SLCR_IMR_DEFVAL);
set_reset_data( LPD_SLCR_IER, LPD_SLCR_IER_DEFVAL);
set_reset_data( LPD_SLCR_IDR, LPD_SLCR_IDR_DEFVAL);
set_reset_data( LPD_SLCR_ITR, LPD_SLCR_ITR_DEFVAL);
set_reset_data( LPD_SLCR_ECO, LPD_SLCR_ECO_DEFVAL);
set_reset_data( LPD_SLCR_PERSISTENT0, LPD_SLCR_PERSISTENT0_DEFVAL);
set_reset_data( LPD_SLCR_PERSISTENT1, LPD_SLCR_PERSISTENT1_DEFVAL);
set_reset_data( LPD_SLCR_PERSISTENT2, LPD_SLCR_PERSISTENT2_DEFVAL);
set_reset_data( LPD_SLCR_PERSISTENT3, LPD_SLCR_PERSISTENT3_DEFVAL);
set_reset_data( LPD_SLCR_PERSISTENT4, LPD_SLCR_PERSISTENT4_DEFVAL);
set_reset_data( LPD_SLCR_PERSISTENT5, LPD_SLCR_PERSISTENT5_DEFVAL);
set_reset_data( LPD_SLCR_PERSISTENT6, LPD_SLCR_PERSISTENT6_DEFVAL);
set_reset_data( LPD_SLCR_PERSISTENT7, LPD_SLCR_PERSISTENT7_DEFVAL);
set_reset_data( LPD_SLCR_SAFETY_CHK0, LPD_SLCR_SAFETY_CHK0_DEFVAL);
set_reset_data( LPD_SLCR_SAFETY_CHK1, LPD_SLCR_SAFETY_CHK1_DEFVAL);
set_reset_data( LPD_SLCR_SAFETY_CHK2, LPD_SLCR_SAFETY_CHK2_DEFVAL);
set_reset_data( LPD_SLCR_SAFETY_CHK3, LPD_SLCR_SAFETY_CHK3_DEFVAL);
set_reset_data( LPD_SLCR_CSUPMU_WDT_CLK_SEL, LPD_SLCR_CSUPMU_WDT_CLK_SEL_DEFVAL);
set_reset_data( LPD_SLCR_ADMA_CFG, LPD_SLCR_ADMA_CFG_DEFVAL);
set_reset_data( LPD_SLCR_ADMA_RAM, LPD_SLCR_ADMA_RAM_DEFVAL);
set_reset_data( LPD_SLCR_ERR_AIBAXI_ISR, LPD_SLCR_ERR_AIBAXI_ISR_DEFVAL);
set_reset_data( LPD_SLCR_ERR_AIBAXI_IMR, LPD_SLCR_ERR_AIBAXI_IMR_DEFVAL);
set_reset_data( LPD_SLCR_ERR_AIBAXI_IER, LPD_SLCR_ERR_AIBAXI_IER_DEFVAL);
set_reset_data( LPD_SLCR_ERR_AIBAXI_IDR, LPD_SLCR_ERR_AIBAXI_IDR_DEFVAL);
set_reset_data( LPD_SLCR_ERR_AIBAPB_ISR, LPD_SLCR_ERR_AIBAPB_ISR_DEFVAL);
set_reset_data( LPD_SLCR_ERR_AIBAPB_IMR, LPD_SLCR_ERR_AIBAPB_IMR_DEFVAL);
set_reset_data( LPD_SLCR_ERR_AIBAPB_IER, LPD_SLCR_ERR_AIBAPB_IER_DEFVAL);
set_reset_data( LPD_SLCR_ERR_AIBAPB_IDR, LPD_SLCR_ERR_AIBAPB_IDR_DEFVAL);
set_reset_data( LPD_SLCR_ISO_AIBAXI_REQ, LPD_SLCR_ISO_AIBAXI_REQ_DEFVAL);
set_reset_data( LPD_SLCR_ISO_AIBAXI_TYPE, LPD_SLCR_ISO_AIBAXI_TYPE_DEFVAL);
set_reset_data( LPD_SLCR_ISO_AIBAXI_ACK, LPD_SLCR_ISO_AIBAXI_ACK_DEFVAL);
set_reset_data( LPD_SLCR_ISO_AIBAPB_REQ, LPD_SLCR_ISO_AIBAPB_REQ_DEFVAL);
set_reset_data( LPD_SLCR_ISO_AIBAPB_TYPE, LPD_SLCR_ISO_AIBAPB_TYPE_DEFVAL);
set_reset_data( LPD_SLCR_ISO_AIBAPB_ACK, LPD_SLCR_ISO_AIBAPB_ACK_DEFVAL);
set_reset_data( LPD_SLCR_ERR_ATB_ISR, LPD_SLCR_ERR_ATB_ISR_DEFVAL);
set_reset_data( LPD_SLCR_ERR_ATB_IMR, LPD_SLCR_ERR_ATB_IMR_DEFVAL);
set_reset_data( LPD_SLCR_ERR_ATB_IER, LPD_SLCR_ERR_ATB_IER_DEFVAL);
set_reset_data( LPD_SLCR_ERR_ATB_IDR, LPD_SLCR_ERR_ATB_IDR_DEFVAL);
set_reset_data( LPD_SLCR_ATB_CMD_STORE_EN, LPD_SLCR_ATB_CMD_STORE_EN_DEFVAL);
set_reset_data( LPD_SLCR_ATB_RESP_EN, LPD_SLCR_ATB_RESP_EN_DEFVAL);
set_reset_data( LPD_SLCR_ATB_RESP_TYPE, LPD_SLCR_ATB_RESP_TYPE_DEFVAL);
set_reset_data( LPD_SLCR_ATB_ERR_INJECT, LPD_SLCR_ATB_ERR_INJECT_DEFVAL);
set_reset_data( LPD_SLCR_ATB_PRESCALE, LPD_SLCR_ATB_PRESCALE_DEFVAL);
set_reset_data( LPD_SLCR_MUTEX0, LPD_SLCR_MUTEX0_DEFVAL);
set_reset_data( LPD_SLCR_MUTEX1, LPD_SLCR_MUTEX1_DEFVAL);
set_reset_data( LPD_SLCR_MUTEX2, LPD_SLCR_MUTEX2_DEFVAL);
set_reset_data( LPD_SLCR_MUTEX3, LPD_SLCR_MUTEX3_DEFVAL);
set_reset_data( LPD_SLCR_GICP0_IRQ_STATUS, LPD_SLCR_GICP0_IRQ_STATUS_DEFVAL);
set_reset_data( LPD_SLCR_GICP0_IRQ_ENABLE, LPD_SLCR_GICP0_IRQ_ENABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP0_IRQ_DISABLE, LPD_SLCR_GICP0_IRQ_DISABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP0_IRQ_TRIGGER, LPD_SLCR_GICP0_IRQ_TRIGGER_DEFVAL);
set_reset_data( LPD_SLCR_GICP1_IRQ_STATUS, LPD_SLCR_GICP1_IRQ_STATUS_DEFVAL);
set_reset_data( LPD_SLCR_GICP1_IRQ_ENABLE, LPD_SLCR_GICP1_IRQ_ENABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP1_IRQ_DISABLE, LPD_SLCR_GICP1_IRQ_DISABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP1_IRQ_TRIGGER, LPD_SLCR_GICP1_IRQ_TRIGGER_DEFVAL);
set_reset_data( LPD_SLCR_GICP2_IRQ_STATUS, LPD_SLCR_GICP2_IRQ_STATUS_DEFVAL);
set_reset_data( LPD_SLCR_GICP2_IRQ_ENABLE, LPD_SLCR_GICP2_IRQ_ENABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP2_IRQ_DISABLE, LPD_SLCR_GICP2_IRQ_DISABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP2_IRQ_TRIGGER, LPD_SLCR_GICP2_IRQ_TRIGGER_DEFVAL);
set_reset_data( LPD_SLCR_GICP3_IRQ_STATUS, LPD_SLCR_GICP3_IRQ_STATUS_DEFVAL);
set_reset_data( LPD_SLCR_GICP3_IRQ_ENABLE, LPD_SLCR_GICP3_IRQ_ENABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP3_IRQ_DISABLE, LPD_SLCR_GICP3_IRQ_DISABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP3_IRQ_TRIGGER, LPD_SLCR_GICP3_IRQ_TRIGGER_DEFVAL);
set_reset_data( LPD_SLCR_GICP4_IRQ_STATUS, LPD_SLCR_GICP4_IRQ_STATUS_DEFVAL);
set_reset_data( LPD_SLCR_GICP4_IRQ_ENABLE, LPD_SLCR_GICP4_IRQ_ENABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP4_IRQ_DISABLE, LPD_SLCR_GICP4_IRQ_DISABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP4_IRQ_TRIGGER, LPD_SLCR_GICP4_IRQ_TRIGGER_DEFVAL);
set_reset_data( LPD_SLCR_GICP5_IRQ_STATUS, LPD_SLCR_GICP5_IRQ_STATUS_DEFVAL);
set_reset_data( LPD_SLCR_GICP5_IRQ_ENABLE, LPD_SLCR_GICP5_IRQ_ENABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP5_IRQ_DISABLE, LPD_SLCR_GICP5_IRQ_DISABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP5_IRQ_TRIGGER, LPD_SLCR_GICP5_IRQ_TRIGGER_DEFVAL);
set_reset_data( LPD_SLCR_GICP6_IRQ_STATUS, LPD_SLCR_GICP6_IRQ_STATUS_DEFVAL);
set_reset_data( LPD_SLCR_GICP6_IRQ_ENABLE, LPD_SLCR_GICP6_IRQ_ENABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP6_IRQ_DISABLE, LPD_SLCR_GICP6_IRQ_DISABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP6_IRQ_TRIGGER, LPD_SLCR_GICP6_IRQ_TRIGGER_DEFVAL);
set_reset_data( LPD_SLCR_GICP7_IRQ_STATUS, LPD_SLCR_GICP7_IRQ_STATUS_DEFVAL);
set_reset_data( LPD_SLCR_GICP7_IRQ_ENABLE, LPD_SLCR_GICP7_IRQ_ENABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP7_IRQ_DISABLE, LPD_SLCR_GICP7_IRQ_DISABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP7_IRQ_TRIGGER, LPD_SLCR_GICP7_IRQ_TRIGGER_DEFVAL);
set_reset_data( LPD_SLCR_GICP_PMU_IRQ_STATUS, LPD_SLCR_GICP_PMU_IRQ_STATUS_DEFVAL);
set_reset_data( LPD_SLCR_GICP_PMU_IRQ_ENABLE, LPD_SLCR_GICP_PMU_IRQ_ENABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP_PMU_IRQ_DISABLE, LPD_SLCR_GICP_PMU_IRQ_DISABLE_DEFVAL);
set_reset_data( LPD_SLCR_GICP_PMU_IRQ_TRIGGER, LPD_SLCR_GICP_PMU_IRQ_TRIGGER_DEFVAL);
set_reset_data( LPD_SLCR_AFI_FS, LPD_SLCR_AFI_FS_DEFVAL);
set_reset_data( LPD_SLCR_LPD_CCI, LPD_SLCR_LPD_CCI_DEFVAL);
set_reset_data( LPD_SLCR_LPD_CCI_ADDRMAP, LPD_SLCR_LPD_CCI_ADDRMAP_DEFVAL);
set_reset_data( LPD_SLCR_LPD_CCI_QVNPREALLOC, LPD_SLCR_LPD_CCI_QVNPREALLOC_DEFVAL);
set_reset_data( LPD_SLCR_LPD_SMMU, LPD_SLCR_LPD_SMMU_DEFVAL);
set_reset_data( LPD_SLCR_LPD_APU, LPD_SLCR_LPD_APU_DEFVAL);
set_reset_data( LPD_XPPU_SINK_ERR_STATUS, LPD_XPPU_SINK_ERR_STATUS_DEFVAL);
set_reset_data( LPD_XPPU_SINK_ISR, LPD_XPPU_SINK_ISR_DEFVAL);
set_reset_data( LPD_XPPU_SINK_IMR, LPD_XPPU_SINK_IMR_DEFVAL);
set_reset_data( LPD_XPPU_SINK_IER, LPD_XPPU_SINK_IER_DEFVAL);
set_reset_data( LPD_XPPU_SINK_IDR, LPD_XPPU_SINK_IDR_DEFVAL);
set_reset_data( LPD_XPPU_SINK_ECO, LPD_XPPU_SINK_ECO_DEFVAL);
set_reset_data( LPD_XPPU_CTRL, LPD_XPPU_CTRL_DEFVAL);
set_reset_data( LPD_XPPU_ERR_STATUS1, LPD_XPPU_ERR_STATUS1_DEFVAL);
set_reset_data( LPD_XPPU_ERR_STATUS2, LPD_XPPU_ERR_STATUS2_DEFVAL);
set_reset_data( LPD_XPPU_POISON, LPD_XPPU_POISON_DEFVAL);
set_reset_data( LPD_XPPU_ISR, LPD_XPPU_ISR_DEFVAL);
set_reset_data( LPD_XPPU_IMR, LPD_XPPU_IMR_DEFVAL);
set_reset_data( LPD_XPPU_IEN, LPD_XPPU_IEN_DEFVAL);
set_reset_data( LPD_XPPU_IDS, LPD_XPPU_IDS_DEFVAL);
set_reset_data( LPD_XPPU_M_MASTER_IDS, LPD_XPPU_M_MASTER_IDS_DEFVAL);
set_reset_data( LPD_XPPU_M_APERTURE_32B, LPD_XPPU_M_APERTURE_32B_DEFVAL);
set_reset_data( LPD_XPPU_M_APERTURE_64KB, LPD_XPPU_M_APERTURE_64KB_DEFVAL);
set_reset_data( LPD_XPPU_M_APERTURE_1MB, LPD_XPPU_M_APERTURE_1MB_DEFVAL);
set_reset_data( LPD_XPPU_M_APERTURE_512MB, LPD_XPPU_M_APERTURE_512MB_DEFVAL);
set_reset_data( LPD_XPPU_BASE_32B, LPD_XPPU_BASE_32B_DEFVAL);
set_reset_data( LPD_XPPU_BASE_64KB, LPD_XPPU_BASE_64KB_DEFVAL);
set_reset_data( LPD_XPPU_BASE_1MB, LPD_XPPU_BASE_1MB_DEFVAL);
set_reset_data( LPD_XPPU_BASE_512MB, LPD_XPPU_BASE_512MB_DEFVAL);
set_reset_data( LPD_XPPU_ECO, LPD_XPPU_ECO_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID00, LPD_XPPU_MASTER_ID00_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID01, LPD_XPPU_MASTER_ID01_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID02, LPD_XPPU_MASTER_ID02_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID03, LPD_XPPU_MASTER_ID03_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID04, LPD_XPPU_MASTER_ID04_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID05, LPD_XPPU_MASTER_ID05_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID06, LPD_XPPU_MASTER_ID06_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID07, LPD_XPPU_MASTER_ID07_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID08, LPD_XPPU_MASTER_ID08_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID09, LPD_XPPU_MASTER_ID09_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID10, LPD_XPPU_MASTER_ID10_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID11, LPD_XPPU_MASTER_ID11_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID12, LPD_XPPU_MASTER_ID12_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID13, LPD_XPPU_MASTER_ID13_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID14, LPD_XPPU_MASTER_ID14_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID15, LPD_XPPU_MASTER_ID15_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID16, LPD_XPPU_MASTER_ID16_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID17, LPD_XPPU_MASTER_ID17_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID18, LPD_XPPU_MASTER_ID18_DEFVAL);
set_reset_data( LPD_XPPU_MASTER_ID19, LPD_XPPU_MASTER_ID19_DEFVAL);
set_reset_data( LPD_XPPU_RAM_ADJ, LPD_XPPU_RAM_ADJ_DEFVAL);
set_reset_data( MBISTJTAG_MBISTJTAG_CTRL_STS, MBISTJTAG_MBISTJTAG_CTRL_STS_DEFVAL);
set_reset_data( MBISTJTAG_MBISTJTAG_PORTSEL, MBISTJTAG_MBISTJTAG_PORTSEL_DEFVAL);
set_reset_data( MBISTJTAG_MBISTJTAG_PORT_STS, MBISTJTAG_MBISTJTAG_PORT_STS_DEFVAL);
set_reset_data( MBISTJTAG_MBISTJTAG_BFIFO1, MBISTJTAG_MBISTJTAG_BFIFO1_DEFVAL);
set_reset_data( MBISTJTAG_MBISTJTAG_BFIFO2, MBISTJTAG_MBISTJTAG_BFIFO2_DEFVAL);
set_reset_data( MBISTJTAG_MBISTJTAG_BFIFO3, MBISTJTAG_MBISTJTAG_BFIFO3_DEFVAL);
set_reset_data( MBISTJTAG_MBISTJTAG_BFIFO4, MBISTJTAG_MBISTJTAG_BFIFO4_DEFVAL);
set_reset_data( MBISTJTAG_MBISTJTAG_IDR, MBISTJTAG_MBISTJTAG_IDR_DEFVAL);
set_reset_data( NAND_PACKET_REGISTER, NAND_PACKET_REGISTER_DEFVAL);
set_reset_data( NAND_MEMORY_ADDRESS_REGISTER1, NAND_MEMORY_ADDRESS_REGISTER1_DEFVAL);
set_reset_data( NAND_MEMORY_ADDRESS_REGISTER2, NAND_MEMORY_ADDRESS_REGISTER2_DEFVAL);
set_reset_data( NAND_COMMAND_REGISTER, NAND_COMMAND_REGISTER_DEFVAL);
set_reset_data( NAND_PROGRAM_REGISTER, NAND_PROGRAM_REGISTER_DEFVAL);
set_reset_data( NAND_INTERRUPT_STATUS_ENABLE_REGISTER, NAND_INTERRUPT_STATUS_ENABLE_REGISTER_DEFVAL);
set_reset_data( NAND_INTERRUPT_SIGNAL_ENABLE_REGISTER, NAND_INTERRUPT_SIGNAL_ENABLE_REGISTER_DEFVAL);
set_reset_data( NAND_INTERRUPT_STATUS_REGISTER, NAND_INTERRUPT_STATUS_REGISTER_DEFVAL);
set_reset_data( NAND_READY_BUSY, NAND_READY_BUSY_DEFVAL);
set_reset_data( NAND_DMA_SYSTEM_ADDRESS1_REGISTER, NAND_DMA_SYSTEM_ADDRESS1_REGISTER_DEFVAL);
set_reset_data( NAND_FLASH_STATUS_REGISTER, NAND_FLASH_STATUS_REGISTER_DEFVAL);
set_reset_data( NAND_TIMING_REGISTER, NAND_TIMING_REGISTER_DEFVAL);
set_reset_data( NAND_BUFFER_DATA_PORT_REGISTER, NAND_BUFFER_DATA_PORT_REGISTER_DEFVAL);
set_reset_data( NAND_ECC_REGISTER, NAND_ECC_REGISTER_DEFVAL);
set_reset_data( NAND_ECC_ERROR_COUNT_REGISTER, NAND_ECC_ERROR_COUNT_REGISTER_DEFVAL);
set_reset_data( NAND_ECC_SPARE_COMMAND_REGISTER, NAND_ECC_SPARE_COMMAND_REGISTER_DEFVAL);
set_reset_data( NAND_ERROR_COUNT_1BIT_REGISTER, NAND_ERROR_COUNT_1BIT_REGISTER_DEFVAL);
set_reset_data( NAND_ERROR_COUNT_2BIT_REGISTER, NAND_ERROR_COUNT_2BIT_REGISTER_DEFVAL);
set_reset_data( NAND_ERROR_COUNT_3BIT_REGISTER, NAND_ERROR_COUNT_3BIT_REGISTER_DEFVAL);
set_reset_data( NAND_ERROR_COUNT_4BIT_REGISTER, NAND_ERROR_COUNT_4BIT_REGISTER_DEFVAL);
set_reset_data( NAND_DMA_SYSTEM_ADDRESS0_REGISTER, NAND_DMA_SYSTEM_ADDRESS0_REGISTER_DEFVAL);
set_reset_data( NAND_DMA_BUFFER_BOUNDARY_REGISTER, NAND_DMA_BUFFER_BOUNDARY_REGISTER_DEFVAL);
set_reset_data( NAND_CPU_RELEASE_REGISTER, NAND_CPU_RELEASE_REGISTER_DEFVAL);
set_reset_data( NAND_ERROR_COUNT_5BIT_REGISTER, NAND_ERROR_COUNT_5BIT_REGISTER_DEFVAL);
set_reset_data( NAND_ERROR_COUNT_6BIT_REGISTER, NAND_ERROR_COUNT_6BIT_REGISTER_DEFVAL);
set_reset_data( NAND_ERROR_COUNT_7BIT_REGISTER, NAND_ERROR_COUNT_7BIT_REGISTER_DEFVAL);
set_reset_data( NAND_ERROR_COUNT_8BIT_REGISTER, NAND_ERROR_COUNT_8BIT_REGISTER_DEFVAL);
set_reset_data( NAND_DATA_INTERFACE_REGISTER, NAND_DATA_INTERFACE_REGISTER_DEFVAL);
set_reset_data( OCM_OCM_ERR_CTRL, OCM_OCM_ERR_CTRL_DEFVAL);
set_reset_data( OCM_OCM_ISR, OCM_OCM_ISR_DEFVAL);
set_reset_data( OCM_OCM_IMR, OCM_OCM_IMR_DEFVAL);
set_reset_data( OCM_OCM_IEN, OCM_OCM_IEN_DEFVAL);
set_reset_data( OCM_OCM_IDS, OCM_OCM_IDS_DEFVAL);
set_reset_data( OCM_OCM_ECC_CNTL, OCM_OCM_ECC_CNTL_DEFVAL);
set_reset_data( OCM_OCM_CLR_EXE, OCM_OCM_CLR_EXE_DEFVAL);
set_reset_data( OCM_OCM_CE_FFA, OCM_OCM_CE_FFA_DEFVAL);
set_reset_data( OCM_OCM_CE_FFD0, OCM_OCM_CE_FFD0_DEFVAL);
set_reset_data( OCM_OCM_CE_FFD1, OCM_OCM_CE_FFD1_DEFVAL);
set_reset_data( OCM_OCM_CE_FFD2, OCM_OCM_CE_FFD2_DEFVAL);
set_reset_data( OCM_OCM_CE_FFD3, OCM_OCM_CE_FFD3_DEFVAL);
set_reset_data( OCM_OCM_CE_FFE, OCM_OCM_CE_FFE_DEFVAL);
set_reset_data( OCM_OCM_UE_FFA, OCM_OCM_UE_FFA_DEFVAL);
set_reset_data( OCM_OCM_UE_FFD0, OCM_OCM_UE_FFD0_DEFVAL);
set_reset_data( OCM_OCM_UE_FFD1, OCM_OCM_UE_FFD1_DEFVAL);
set_reset_data( OCM_OCM_UE_FFD2, OCM_OCM_UE_FFD2_DEFVAL);
set_reset_data( OCM_OCM_UE_FFD3, OCM_OCM_UE_FFD3_DEFVAL);
set_reset_data( OCM_OCM_UE_FFE, OCM_OCM_UE_FFE_DEFVAL);
set_reset_data( OCM_OCM_FI_D0, OCM_OCM_FI_D0_DEFVAL);
set_reset_data( OCM_OCM_FI_D1, OCM_OCM_FI_D1_DEFVAL);
set_reset_data( OCM_OCM_FI_D2, OCM_OCM_FI_D2_DEFVAL);
set_reset_data( OCM_OCM_FI_D3, OCM_OCM_FI_D3_DEFVAL);
set_reset_data( OCM_OCM_FI_SY, OCM_OCM_FI_SY_DEFVAL);
set_reset_data( OCM_OCM_EMA, OCM_OCM_EMA_DEFVAL);
set_reset_data( OCM_OCM_EMAW, OCM_OCM_EMAW_DEFVAL);
set_reset_data( OCM_OCM_EMAS, OCM_OCM_EMAS_DEFVAL);
set_reset_data( OCM_OCM_CE_CNT, OCM_OCM_CE_CNT_DEFVAL);
set_reset_data( OCM_OCM_RMW_UE_FFA, OCM_OCM_RMW_UE_FFA_DEFVAL);
set_reset_data( OCM_OCM_FI_CNTR, OCM_OCM_FI_CNTR_DEFVAL);
set_reset_data( OCM_OCM_DBG_SYN_TOMEM, OCM_OCM_DBG_SYN_TOMEM_DEFVAL);
set_reset_data( OCM_OCM_DBG_SYN_FROMEM, OCM_OCM_DBG_SYN_FROMEM_DEFVAL);
set_reset_data( OCM_OCM_IMP, OCM_OCM_IMP_DEFVAL);
set_reset_data( OCM_OCM_PRDY_DBG, OCM_OCM_PRDY_DBG_DEFVAL);
set_reset_data( OCM_OCM_SAFETY_CHK, OCM_OCM_SAFETY_CHK_DEFVAL);
set_reset_data( OCM_OCM_ECO, OCM_OCM_ECO_DEFVAL);
set_reset_data( OCM_XMPU_CFG_CTRL, OCM_XMPU_CFG_CTRL_DEFVAL);
set_reset_data( OCM_XMPU_CFG_ERR_STATUS1, OCM_XMPU_CFG_ERR_STATUS1_DEFVAL);
set_reset_data( OCM_XMPU_CFG_ERR_STATUS2, OCM_XMPU_CFG_ERR_STATUS2_DEFVAL);
set_reset_data( OCM_XMPU_CFG_POISON, OCM_XMPU_CFG_POISON_DEFVAL);
set_reset_data( OCM_XMPU_CFG_ISR, OCM_XMPU_CFG_ISR_DEFVAL);
set_reset_data( OCM_XMPU_CFG_IMR, OCM_XMPU_CFG_IMR_DEFVAL);
set_reset_data( OCM_XMPU_CFG_IEN, OCM_XMPU_CFG_IEN_DEFVAL);
set_reset_data( OCM_XMPU_CFG_IDS, OCM_XMPU_CFG_IDS_DEFVAL);
set_reset_data( OCM_XMPU_CFG_LOCK, OCM_XMPU_CFG_LOCK_DEFVAL);
set_reset_data( OCM_XMPU_CFG_ECO, OCM_XMPU_CFG_ECO_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R00_START, OCM_XMPU_CFG_R00_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R00_END, OCM_XMPU_CFG_R00_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R00_MASTER, OCM_XMPU_CFG_R00_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R00_CONFIG, OCM_XMPU_CFG_R00_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R01_START, OCM_XMPU_CFG_R01_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R01_END, OCM_XMPU_CFG_R01_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R01_MASTER, OCM_XMPU_CFG_R01_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R01_CONFIG, OCM_XMPU_CFG_R01_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R02_START, OCM_XMPU_CFG_R02_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R02_END, OCM_XMPU_CFG_R02_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R02_MASTER, OCM_XMPU_CFG_R02_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R02_CONFIG, OCM_XMPU_CFG_R02_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R03_START, OCM_XMPU_CFG_R03_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R03_END, OCM_XMPU_CFG_R03_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R03_MASTER, OCM_XMPU_CFG_R03_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R03_CONFIG, OCM_XMPU_CFG_R03_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R04_START, OCM_XMPU_CFG_R04_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R04_END, OCM_XMPU_CFG_R04_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R04_MASTER, OCM_XMPU_CFG_R04_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R04_CONFIG, OCM_XMPU_CFG_R04_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R05_START, OCM_XMPU_CFG_R05_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R05_END, OCM_XMPU_CFG_R05_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R05_MASTER, OCM_XMPU_CFG_R05_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R05_CONFIG, OCM_XMPU_CFG_R05_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R06_START, OCM_XMPU_CFG_R06_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R06_END, OCM_XMPU_CFG_R06_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R06_MASTER, OCM_XMPU_CFG_R06_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R06_CONFIG, OCM_XMPU_CFG_R06_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R07_START, OCM_XMPU_CFG_R07_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R07_END, OCM_XMPU_CFG_R07_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R07_MASTER, OCM_XMPU_CFG_R07_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R07_CONFIG, OCM_XMPU_CFG_R07_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R08_START, OCM_XMPU_CFG_R08_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R08_END, OCM_XMPU_CFG_R08_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R08_MASTER, OCM_XMPU_CFG_R08_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R08_CONFIG, OCM_XMPU_CFG_R08_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R09_START, OCM_XMPU_CFG_R09_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R09_END, OCM_XMPU_CFG_R09_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R09_MASTER, OCM_XMPU_CFG_R09_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R09_CONFIG, OCM_XMPU_CFG_R09_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R10_START, OCM_XMPU_CFG_R10_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R10_END, OCM_XMPU_CFG_R10_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R10_MASTER, OCM_XMPU_CFG_R10_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R10_CONFIG, OCM_XMPU_CFG_R10_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R11_START, OCM_XMPU_CFG_R11_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R11_END, OCM_XMPU_CFG_R11_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R11_MASTER, OCM_XMPU_CFG_R11_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R11_CONFIG, OCM_XMPU_CFG_R11_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R12_START, OCM_XMPU_CFG_R12_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R12_END, OCM_XMPU_CFG_R12_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R12_MASTER, OCM_XMPU_CFG_R12_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R12_CONFIG, OCM_XMPU_CFG_R12_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R13_START, OCM_XMPU_CFG_R13_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R13_END, OCM_XMPU_CFG_R13_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R13_MASTER, OCM_XMPU_CFG_R13_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R13_CONFIG, OCM_XMPU_CFG_R13_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R14_START, OCM_XMPU_CFG_R14_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R14_END, OCM_XMPU_CFG_R14_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R14_MASTER, OCM_XMPU_CFG_R14_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R14_CONFIG, OCM_XMPU_CFG_R14_CONFIG_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R15_START, OCM_XMPU_CFG_R15_START_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R15_END, OCM_XMPU_CFG_R15_END_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R15_MASTER, OCM_XMPU_CFG_R15_MASTER_DEFVAL);
set_reset_data( OCM_XMPU_CFG_R15_CONFIG, OCM_XMPU_CFG_R15_CONFIG_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_0, PCIE_ATTRIB_ATTR_0_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_1, PCIE_ATTRIB_ATTR_1_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_2, PCIE_ATTRIB_ATTR_2_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_3, PCIE_ATTRIB_ATTR_3_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_4, PCIE_ATTRIB_ATTR_4_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_5, PCIE_ATTRIB_ATTR_5_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_6, PCIE_ATTRIB_ATTR_6_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_7, PCIE_ATTRIB_ATTR_7_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_8, PCIE_ATTRIB_ATTR_8_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_9, PCIE_ATTRIB_ATTR_9_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_10, PCIE_ATTRIB_ATTR_10_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_11, PCIE_ATTRIB_ATTR_11_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_12, PCIE_ATTRIB_ATTR_12_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_13, PCIE_ATTRIB_ATTR_13_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_14, PCIE_ATTRIB_ATTR_14_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_15, PCIE_ATTRIB_ATTR_15_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_16, PCIE_ATTRIB_ATTR_16_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_17, PCIE_ATTRIB_ATTR_17_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_18, PCIE_ATTRIB_ATTR_18_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_19, PCIE_ATTRIB_ATTR_19_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_20, PCIE_ATTRIB_ATTR_20_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_21, PCIE_ATTRIB_ATTR_21_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_22, PCIE_ATTRIB_ATTR_22_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_23, PCIE_ATTRIB_ATTR_23_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_24, PCIE_ATTRIB_ATTR_24_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_25, PCIE_ATTRIB_ATTR_25_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_26, PCIE_ATTRIB_ATTR_26_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_27, PCIE_ATTRIB_ATTR_27_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_28, PCIE_ATTRIB_ATTR_28_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_29, PCIE_ATTRIB_ATTR_29_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_30, PCIE_ATTRIB_ATTR_30_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_31, PCIE_ATTRIB_ATTR_31_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_32, PCIE_ATTRIB_ATTR_32_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_33, PCIE_ATTRIB_ATTR_33_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_34, PCIE_ATTRIB_ATTR_34_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_35, PCIE_ATTRIB_ATTR_35_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_36, PCIE_ATTRIB_ATTR_36_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_37, PCIE_ATTRIB_ATTR_37_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_38, PCIE_ATTRIB_ATTR_38_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_39, PCIE_ATTRIB_ATTR_39_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_40, PCIE_ATTRIB_ATTR_40_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_41, PCIE_ATTRIB_ATTR_41_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_42, PCIE_ATTRIB_ATTR_42_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_43, PCIE_ATTRIB_ATTR_43_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_44, PCIE_ATTRIB_ATTR_44_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_45, PCIE_ATTRIB_ATTR_45_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_46, PCIE_ATTRIB_ATTR_46_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_47, PCIE_ATTRIB_ATTR_47_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_48, PCIE_ATTRIB_ATTR_48_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_49, PCIE_ATTRIB_ATTR_49_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_50, PCIE_ATTRIB_ATTR_50_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_51, PCIE_ATTRIB_ATTR_51_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_52, PCIE_ATTRIB_ATTR_52_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_53, PCIE_ATTRIB_ATTR_53_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_54, PCIE_ATTRIB_ATTR_54_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_55, PCIE_ATTRIB_ATTR_55_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_56, PCIE_ATTRIB_ATTR_56_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_57, PCIE_ATTRIB_ATTR_57_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_58, PCIE_ATTRIB_ATTR_58_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_59, PCIE_ATTRIB_ATTR_59_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_60, PCIE_ATTRIB_ATTR_60_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_61, PCIE_ATTRIB_ATTR_61_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_62, PCIE_ATTRIB_ATTR_62_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_63, PCIE_ATTRIB_ATTR_63_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_64, PCIE_ATTRIB_ATTR_64_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_65, PCIE_ATTRIB_ATTR_65_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_66, PCIE_ATTRIB_ATTR_66_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_67, PCIE_ATTRIB_ATTR_67_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_68, PCIE_ATTRIB_ATTR_68_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_69, PCIE_ATTRIB_ATTR_69_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_70, PCIE_ATTRIB_ATTR_70_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_71, PCIE_ATTRIB_ATTR_71_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_72, PCIE_ATTRIB_ATTR_72_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_73, PCIE_ATTRIB_ATTR_73_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_74, PCIE_ATTRIB_ATTR_74_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_75, PCIE_ATTRIB_ATTR_75_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_76, PCIE_ATTRIB_ATTR_76_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_77, PCIE_ATTRIB_ATTR_77_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_78, PCIE_ATTRIB_ATTR_78_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_79, PCIE_ATTRIB_ATTR_79_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_80, PCIE_ATTRIB_ATTR_80_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_81, PCIE_ATTRIB_ATTR_81_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_82, PCIE_ATTRIB_ATTR_82_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_83, PCIE_ATTRIB_ATTR_83_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_84, PCIE_ATTRIB_ATTR_84_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_85, PCIE_ATTRIB_ATTR_85_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_86, PCIE_ATTRIB_ATTR_86_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_87, PCIE_ATTRIB_ATTR_87_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_88, PCIE_ATTRIB_ATTR_88_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_89, PCIE_ATTRIB_ATTR_89_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_90, PCIE_ATTRIB_ATTR_90_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_91, PCIE_ATTRIB_ATTR_91_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_92, PCIE_ATTRIB_ATTR_92_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_93, PCIE_ATTRIB_ATTR_93_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_94, PCIE_ATTRIB_ATTR_94_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_95, PCIE_ATTRIB_ATTR_95_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_96, PCIE_ATTRIB_ATTR_96_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_97, PCIE_ATTRIB_ATTR_97_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_98, PCIE_ATTRIB_ATTR_98_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_99, PCIE_ATTRIB_ATTR_99_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_100, PCIE_ATTRIB_ATTR_100_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_101, PCIE_ATTRIB_ATTR_101_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_102, PCIE_ATTRIB_ATTR_102_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_103, PCIE_ATTRIB_ATTR_103_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_104, PCIE_ATTRIB_ATTR_104_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_105, PCIE_ATTRIB_ATTR_105_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_106, PCIE_ATTRIB_ATTR_106_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_107, PCIE_ATTRIB_ATTR_107_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_108, PCIE_ATTRIB_ATTR_108_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_109, PCIE_ATTRIB_ATTR_109_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_110, PCIE_ATTRIB_ATTR_110_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_111, PCIE_ATTRIB_ATTR_111_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_112, PCIE_ATTRIB_ATTR_112_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_113, PCIE_ATTRIB_ATTR_113_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_114, PCIE_ATTRIB_ATTR_114_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_115, PCIE_ATTRIB_ATTR_115_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_116, PCIE_ATTRIB_ATTR_116_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_117, PCIE_ATTRIB_ATTR_117_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_118, PCIE_ATTRIB_ATTR_118_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_119, PCIE_ATTRIB_ATTR_119_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_120, PCIE_ATTRIB_ATTR_120_DEFVAL);
set_reset_data( PCIE_ATTRIB_ATTR_121, PCIE_ATTRIB_ATTR_121_DEFVAL);
set_reset_data( PCIE_ATTRIB_ID, PCIE_ATTRIB_ID_DEFVAL);
set_reset_data( PCIE_ATTRIB_SUBSYS_ID, PCIE_ATTRIB_SUBSYS_ID_DEFVAL);
set_reset_data( PCIE_ATTRIB_REV_ID, PCIE_ATTRIB_REV_ID_DEFVAL);
set_reset_data( PCIE_ATTRIB_DSN_0, PCIE_ATTRIB_DSN_0_DEFVAL);
set_reset_data( PCIE_ATTRIB_DSN_1, PCIE_ATTRIB_DSN_1_DEFVAL);
set_reset_data( PCIE_ATTRIB_MGMT_CTRL, PCIE_ATTRIB_MGMT_CTRL_DEFVAL);
set_reset_data( PCIE_ATTRIB_PM_CTRL, PCIE_ATTRIB_PM_CTRL_DEFVAL);
set_reset_data( PCIE_ATTRIB_RST_CTRL, PCIE_ATTRIB_RST_CTRL_DEFVAL);
set_reset_data( PCIE_ATTRIB_DBG_CTRL, PCIE_ATTRIB_DBG_CTRL_DEFVAL);
set_reset_data( PCIE_ATTRIB_PL_LINK_CTRL_STATUS, PCIE_ATTRIB_PL_LINK_CTRL_STATUS_DEFVAL);
set_reset_data( PCIE_ATTRIB_DIR_LTSSM, PCIE_ATTRIB_DIR_LTSSM_DEFVAL);
set_reset_data( PCIE_ATTRIB_EP_CTRL, PCIE_ATTRIB_EP_CTRL_DEFVAL);
set_reset_data( PCIE_ATTRIB_RP_CTRL, PCIE_ATTRIB_RP_CTRL_DEFVAL);
set_reset_data( PCIE_ATTRIB_PCIE_STATUS, PCIE_ATTRIB_PCIE_STATUS_DEFVAL);
set_reset_data( PCIE_ATTRIB_MISC_CTRL, PCIE_ATTRIB_MISC_CTRL_DEFVAL);
set_reset_data( PCIE_ATTRIB_ISR, PCIE_ATTRIB_ISR_DEFVAL);
set_reset_data( PCIE_ATTRIB_IMR, PCIE_ATTRIB_IMR_DEFVAL);
set_reset_data( PCIE_ATTRIB_IER, PCIE_ATTRIB_IER_DEFVAL);
set_reset_data( PCIE_ATTRIB_IDR, PCIE_ATTRIB_IDR_DEFVAL);
set_reset_data( PCIE_ATTRIB_ECO_0, PCIE_ATTRIB_ECO_0_DEFVAL);
set_reset_data( PCIE_ATTRIB_ECO_1, PCIE_ATTRIB_ECO_1_DEFVAL);
set_reset_data( PCIE_ATTRIB_CB, PCIE_ATTRIB_CB_DEFVAL);
set_reset_data( PMU_GLOBAL_GLOBAL_CNTRL, PMU_GLOBAL_GLOBAL_CNTRL_DEFVAL);
set_reset_data( PMU_GLOBAL_PS_CNTRL, PMU_GLOBAL_PS_CNTRL_DEFVAL);
set_reset_data( PMU_GLOBAL_APU_PWR_STATUS_INIT, PMU_GLOBAL_APU_PWR_STATUS_INIT_DEFVAL);
set_reset_data( PMU_GLOBAL_MEM_CNTRL, PMU_GLOBAL_MEM_CNTRL_DEFVAL);
set_reset_data( PMU_GLOBAL_ADDR_ERROR_STATUS, PMU_GLOBAL_ADDR_ERROR_STATUS_DEFVAL);
set_reset_data( PMU_GLOBAL_ADDR_ERROR_INT_EN, PMU_GLOBAL_ADDR_ERROR_INT_EN_DEFVAL);
set_reset_data( PMU_GLOBAL_ADDR_ERROR_INT_DIS, PMU_GLOBAL_ADDR_ERROR_INT_DIS_DEFVAL);
set_reset_data( PMU_GLOBAL_GLOBAL_GEN_STORAGE0, PMU_GLOBAL_GLOBAL_GEN_STORAGE0_DEFVAL);
set_reset_data( PMU_GLOBAL_GLOBAL_GEN_STORAGE1, PMU_GLOBAL_GLOBAL_GEN_STORAGE1_DEFVAL);
set_reset_data( PMU_GLOBAL_GLOBAL_GEN_STORAGE2, PMU_GLOBAL_GLOBAL_GEN_STORAGE2_DEFVAL);
set_reset_data( PMU_GLOBAL_GLOBAL_GEN_STORAGE3, PMU_GLOBAL_GLOBAL_GEN_STORAGE3_DEFVAL);
set_reset_data( PMU_GLOBAL_GLOBAL_GEN_STORAGE4, PMU_GLOBAL_GLOBAL_GEN_STORAGE4_DEFVAL);
set_reset_data( PMU_GLOBAL_GLOBAL_GEN_STORAGE5, PMU_GLOBAL_GLOBAL_GEN_STORAGE5_DEFVAL);
set_reset_data( PMU_GLOBAL_GLOBAL_GEN_STORAGE6, PMU_GLOBAL_GLOBAL_GEN_STORAGE6_DEFVAL);
set_reset_data( PMU_GLOBAL_GLOBAL_GEN_STORAGE7, PMU_GLOBAL_GLOBAL_GEN_STORAGE7_DEFVAL);
set_reset_data( PMU_GLOBAL_PERS_GLOB_GEN_STORAGE0, PMU_GLOBAL_PERS_GLOB_GEN_STORAGE0_DEFVAL);
set_reset_data( PMU_GLOBAL_PERS_GLOB_GEN_STORAGE1, PMU_GLOBAL_PERS_GLOB_GEN_STORAGE1_DEFVAL);
set_reset_data( PMU_GLOBAL_PERS_GLOB_GEN_STORAGE2, PMU_GLOBAL_PERS_GLOB_GEN_STORAGE2_DEFVAL);
set_reset_data( PMU_GLOBAL_PERS_GLOB_GEN_STORAGE3, PMU_GLOBAL_PERS_GLOB_GEN_STORAGE3_DEFVAL);
set_reset_data( PMU_GLOBAL_PERS_GLOB_GEN_STORAGE4, PMU_GLOBAL_PERS_GLOB_GEN_STORAGE4_DEFVAL);
set_reset_data( PMU_GLOBAL_PERS_GLOB_GEN_STORAGE5, PMU_GLOBAL_PERS_GLOB_GEN_STORAGE5_DEFVAL);
set_reset_data( PMU_GLOBAL_PERS_GLOB_GEN_STORAGE6, PMU_GLOBAL_PERS_GLOB_GEN_STORAGE6_DEFVAL);
set_reset_data( PMU_GLOBAL_PERS_GLOB_GEN_STORAGE7, PMU_GLOBAL_PERS_GLOB_GEN_STORAGE7_DEFVAL);
set_reset_data( PMU_GLOBAL_DDR_CNTRL, PMU_GLOBAL_DDR_CNTRL_DEFVAL);
set_reset_data( PMU_GLOBAL_PWR_STATE, PMU_GLOBAL_PWR_STATE_DEFVAL);
set_reset_data( PMU_GLOBAL_AUX_PWR_STATE, PMU_GLOBAL_AUX_PWR_STATE_DEFVAL);
set_reset_data( PMU_GLOBAL_RAM_RET_CNTRL, PMU_GLOBAL_RAM_RET_CNTRL_DEFVAL);
set_reset_data( PMU_GLOBAL_PWR_SUPPLY_STATUS, PMU_GLOBAL_PWR_SUPPLY_STATUS_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_PWRUP_STATUS, PMU_GLOBAL_REQ_PWRUP_STATUS_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_PWRUP_INT_EN, PMU_GLOBAL_REQ_PWRUP_INT_EN_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_PWRUP_INT_DIS, PMU_GLOBAL_REQ_PWRUP_INT_DIS_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_PWRUP_TRIG, PMU_GLOBAL_REQ_PWRUP_TRIG_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_PWRDWN_STATUS, PMU_GLOBAL_REQ_PWRDWN_STATUS_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_PWRDWN_INT_EN, PMU_GLOBAL_REQ_PWRDWN_INT_EN_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_PWRDWN_INT_DIS, PMU_GLOBAL_REQ_PWRDWN_INT_DIS_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_PWRDWN_TRIG, PMU_GLOBAL_REQ_PWRDWN_TRIG_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_ISO_STATUS, PMU_GLOBAL_REQ_ISO_STATUS_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_ISO_INT_EN, PMU_GLOBAL_REQ_ISO_INT_EN_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_ISO_INT_DIS, PMU_GLOBAL_REQ_ISO_INT_DIS_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_ISO_TRIG, PMU_GLOBAL_REQ_ISO_TRIG_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_SWRST_STATUS, PMU_GLOBAL_REQ_SWRST_STATUS_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_SWRST_INT_EN, PMU_GLOBAL_REQ_SWRST_INT_EN_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_SWRST_INT_DIS, PMU_GLOBAL_REQ_SWRST_INT_DIS_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_SWRST_TRIG, PMU_GLOBAL_REQ_SWRST_TRIG_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_AUX_STATUS, PMU_GLOBAL_REQ_AUX_STATUS_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_AUX_INT_EN, PMU_GLOBAL_REQ_AUX_INT_EN_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_AUX_INT_DIS, PMU_GLOBAL_REQ_AUX_INT_DIS_DEFVAL);
set_reset_data( PMU_GLOBAL_REQ_AUX_TRIG, PMU_GLOBAL_REQ_AUX_TRIG_DEFVAL);
set_reset_data( PMU_GLOBAL_LOGCLR_STATUS, PMU_GLOBAL_LOGCLR_STATUS_DEFVAL);
set_reset_data( PMU_GLOBAL_CSU_BR_ERROR, PMU_GLOBAL_CSU_BR_ERROR_DEFVAL);
set_reset_data( PMU_GLOBAL_MB_FAULT_STATUS, PMU_GLOBAL_MB_FAULT_STATUS_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_STATUS_1, PMU_GLOBAL_ERROR_STATUS_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_INT_MASK_1, PMU_GLOBAL_ERROR_INT_MASK_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_INT_EN_1, PMU_GLOBAL_ERROR_INT_EN_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_INT_DIS_1, PMU_GLOBAL_ERROR_INT_DIS_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_STATUS_2, PMU_GLOBAL_ERROR_STATUS_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_INT_MASK_2, PMU_GLOBAL_ERROR_INT_MASK_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_INT_EN_2, PMU_GLOBAL_ERROR_INT_EN_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_INT_DIS_2, PMU_GLOBAL_ERROR_INT_DIS_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_POR_MASK_1, PMU_GLOBAL_ERROR_POR_MASK_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_POR_EN_1, PMU_GLOBAL_ERROR_POR_EN_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_POR_DIS_1, PMU_GLOBAL_ERROR_POR_DIS_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_POR_MASK_2, PMU_GLOBAL_ERROR_POR_MASK_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_POR_EN_2, PMU_GLOBAL_ERROR_POR_EN_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_POR_DIS_2, PMU_GLOBAL_ERROR_POR_DIS_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SRST_MASK_1, PMU_GLOBAL_ERROR_SRST_MASK_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SRST_EN_1, PMU_GLOBAL_ERROR_SRST_EN_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SRST_DIS_1, PMU_GLOBAL_ERROR_SRST_DIS_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SRST_MASK_2, PMU_GLOBAL_ERROR_SRST_MASK_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SRST_EN_2, PMU_GLOBAL_ERROR_SRST_EN_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SRST_DIS_2, PMU_GLOBAL_ERROR_SRST_DIS_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SIG_MASK_1, PMU_GLOBAL_ERROR_SIG_MASK_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SIG_EN_1, PMU_GLOBAL_ERROR_SIG_EN_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SIG_DIS_1, PMU_GLOBAL_ERROR_SIG_DIS_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SIG_MASK_2, PMU_GLOBAL_ERROR_SIG_MASK_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SIG_EN_2, PMU_GLOBAL_ERROR_SIG_EN_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_SIG_DIS_2, PMU_GLOBAL_ERROR_SIG_DIS_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_EN_1, PMU_GLOBAL_ERROR_EN_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ERROR_EN_2, PMU_GLOBAL_ERROR_EN_2_DEFVAL);
set_reset_data( PMU_GLOBAL_AIB_CNTRL, PMU_GLOBAL_AIB_CNTRL_DEFVAL);
set_reset_data( PMU_GLOBAL_AIB_STATUS, PMU_GLOBAL_AIB_STATUS_DEFVAL);
set_reset_data( PMU_GLOBAL_GLOBAL_RESET, PMU_GLOBAL_GLOBAL_RESET_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_STATUS, PMU_GLOBAL_ROM_VALIDATION_STATUS_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_0, PMU_GLOBAL_ROM_VALIDATION_DIGEST_0_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_1, PMU_GLOBAL_ROM_VALIDATION_DIGEST_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_2, PMU_GLOBAL_ROM_VALIDATION_DIGEST_2_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_3, PMU_GLOBAL_ROM_VALIDATION_DIGEST_3_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_4, PMU_GLOBAL_ROM_VALIDATION_DIGEST_4_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_5, PMU_GLOBAL_ROM_VALIDATION_DIGEST_5_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_6, PMU_GLOBAL_ROM_VALIDATION_DIGEST_6_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_7, PMU_GLOBAL_ROM_VALIDATION_DIGEST_7_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_8, PMU_GLOBAL_ROM_VALIDATION_DIGEST_8_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_9, PMU_GLOBAL_ROM_VALIDATION_DIGEST_9_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_10, PMU_GLOBAL_ROM_VALIDATION_DIGEST_10_DEFVAL);
set_reset_data( PMU_GLOBAL_ROM_VALIDATION_DIGEST_11, PMU_GLOBAL_ROM_VALIDATION_DIGEST_11_DEFVAL);
set_reset_data( PMU_GLOBAL_SAFETY_GATE, PMU_GLOBAL_SAFETY_GATE_DEFVAL);
set_reset_data( PMU_GLOBAL_MBIST_RST, PMU_GLOBAL_MBIST_RST_DEFVAL);
set_reset_data( PMU_GLOBAL_MBIST_PG_EN, PMU_GLOBAL_MBIST_PG_EN_DEFVAL);
set_reset_data( PMU_GLOBAL_MBIST_SETUP, PMU_GLOBAL_MBIST_SETUP_DEFVAL);
set_reset_data( PMU_GLOBAL_MBIST_DONE, PMU_GLOBAL_MBIST_DONE_DEFVAL);
set_reset_data( PMU_GLOBAL_MBIST_GOOD, PMU_GLOBAL_MBIST_GOOD_DEFVAL);
set_reset_data( PMU_GLOBAL_SAFETY_CHK, PMU_GLOBAL_SAFETY_CHK_DEFVAL);
set_reset_data( PMU_GLOBAL_ECO_1, PMU_GLOBAL_ECO_1_DEFVAL);
set_reset_data( PMU_GLOBAL_ECO_2, PMU_GLOBAL_ECO_2_DEFVAL);
set_reset_data( PMU_IOMODULE_IRQ_MODE, PMU_IOMODULE_IRQ_MODE_DEFVAL);
set_reset_data( PMU_IOMODULE_GPO0, PMU_IOMODULE_GPO0_DEFVAL);
set_reset_data( PMU_IOMODULE_GPO1, PMU_IOMODULE_GPO1_DEFVAL);
set_reset_data( PMU_IOMODULE_GPO2, PMU_IOMODULE_GPO2_DEFVAL);
set_reset_data( PMU_IOMODULE_GPO3, PMU_IOMODULE_GPO3_DEFVAL);
set_reset_data( PMU_IOMODULE_GPI0, PMU_IOMODULE_GPI0_DEFVAL);
set_reset_data( PMU_IOMODULE_GPI1, PMU_IOMODULE_GPI1_DEFVAL);
set_reset_data( PMU_IOMODULE_GPI2, PMU_IOMODULE_GPI2_DEFVAL);
set_reset_data( PMU_IOMODULE_GPI3, PMU_IOMODULE_GPI3_DEFVAL);
set_reset_data( PMU_IOMODULE_IRQ_STATUS, PMU_IOMODULE_IRQ_STATUS_DEFVAL);
set_reset_data( PMU_IOMODULE_IRQ_PENDING, PMU_IOMODULE_IRQ_PENDING_DEFVAL);
set_reset_data( PMU_IOMODULE_IRQ_ENABLE, PMU_IOMODULE_IRQ_ENABLE_DEFVAL);
set_reset_data( PMU_IOMODULE_IRQ_ACK, PMU_IOMODULE_IRQ_ACK_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT0_PRELOAD, PMU_IOMODULE_PIT0_PRELOAD_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT0_COUNTER, PMU_IOMODULE_PIT0_COUNTER_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT0_CONTROL, PMU_IOMODULE_PIT0_CONTROL_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT1_PRELOAD, PMU_IOMODULE_PIT1_PRELOAD_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT1_COUNTER, PMU_IOMODULE_PIT1_COUNTER_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT1_CONTROL, PMU_IOMODULE_PIT1_CONTROL_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT2_PRELOAD, PMU_IOMODULE_PIT2_PRELOAD_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT2_COUNTER, PMU_IOMODULE_PIT2_COUNTER_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT2_CONTROL, PMU_IOMODULE_PIT2_CONTROL_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT3_PRELOAD, PMU_IOMODULE_PIT3_PRELOAD_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT3_COUNTER, PMU_IOMODULE_PIT3_COUNTER_DEFVAL);
set_reset_data( PMU_IOMODULE_PIT3_CONTROL, PMU_IOMODULE_PIT3_CONTROL_DEFVAL);
set_reset_data( PMU_IOMODULE_INSTRUCTION_INJECT_ADDR, PMU_IOMODULE_INSTRUCTION_INJECT_ADDR_DEFVAL);
set_reset_data( PMU_IOMODULE_INSTRUCTION_INJECT, PMU_IOMODULE_INSTRUCTION_INJECT_DEFVAL);
set_reset_data( PMU_LOCAL_ACPU0_PWR_CNTRL, PMU_LOCAL_ACPU0_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_ACPU0_PWR_STATUS, PMU_LOCAL_ACPU0_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_ACPU1_PWR_CNTRL, PMU_LOCAL_ACPU1_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_ACPU1_PWR_STATUS, PMU_LOCAL_ACPU1_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_ACPU2_PWR_CNTRL, PMU_LOCAL_ACPU2_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_ACPU2_PWR_STATUS, PMU_LOCAL_ACPU2_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_ACPU3_PWR_CNTRL, PMU_LOCAL_ACPU3_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_ACPU3_PWR_STATUS, PMU_LOCAL_ACPU3_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_PP0_PWR_CNTRL, PMU_LOCAL_PP0_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_PP0_PWR_STATUS, PMU_LOCAL_PP0_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_PP1_PWR_CNTRL, PMU_LOCAL_PP1_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_PP1_PWR_STATUS, PMU_LOCAL_PP1_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_USB0_PWR_CNTRL, PMU_LOCAL_USB0_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_USB0_PWR_STATUS, PMU_LOCAL_USB0_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_USB1_PWR_CNTRL, PMU_LOCAL_USB1_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_USB1_PWR_STATUS, PMU_LOCAL_USB1_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_RPU_PWR_CNTRL, PMU_LOCAL_RPU_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_RPU_PWR_STATUS, PMU_LOCAL_RPU_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_L2_PWR_CNTRL, PMU_LOCAL_L2_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_L2_RET_CNTRL, PMU_LOCAL_L2_RET_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_L2_CE_CNTRL, PMU_LOCAL_L2_CE_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_L2_PWR_STATUS, PMU_LOCAL_L2_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_OCM_PWR_CNTRL, PMU_LOCAL_OCM_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_OCM_RET_CNTRL, PMU_LOCAL_OCM_RET_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_OCM_CE_CNTRL, PMU_LOCAL_OCM_CE_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_OCM_PWR_STATUS, PMU_LOCAL_OCM_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_TCM_PWR_CNTRL, PMU_LOCAL_TCM_PWR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_TCM_RET_CNTRL, PMU_LOCAL_TCM_RET_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_TCM_CE_CNTRL, PMU_LOCAL_TCM_CE_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_TCM_PWR_STATUS, PMU_LOCAL_TCM_PWR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_DOMAIN_ISO_CNTRL, PMU_LOCAL_DOMAIN_ISO_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_LOC_PWR_STATE, PMU_LOCAL_LOC_PWR_STATE_DEFVAL);
set_reset_data( PMU_LOCAL_LOC_AUX_PWR_STATE, PMU_LOCAL_LOC_AUX_PWR_STATE_DEFVAL);
set_reset_data( PMU_LOCAL_LOCAL_RESET, PMU_LOCAL_LOCAL_RESET_DEFVAL);
set_reset_data( PMU_LOCAL_LOCAL_CNTRL, PMU_LOCAL_LOCAL_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_GPO1_READ, PMU_LOCAL_GPO1_READ_DEFVAL);
set_reset_data( PMU_LOCAL_GPO2_READ, PMU_LOCAL_GPO2_READ_DEFVAL);
set_reset_data( PMU_LOCAL_GPO3_READ, PMU_LOCAL_GPO3_READ_DEFVAL);
set_reset_data( PMU_LOCAL_GPI1_ENABLE, PMU_LOCAL_GPI1_ENABLE_DEFVAL);
set_reset_data( PMU_LOCAL_GPI2_ENABLE, PMU_LOCAL_GPI2_ENABLE_DEFVAL);
set_reset_data( PMU_LOCAL_GPI3_ENABLE, PMU_LOCAL_GPI3_ENABLE_DEFVAL);
set_reset_data( PMU_LOCAL_LOCAL_GEN_STORAGE0, PMU_LOCAL_LOCAL_GEN_STORAGE0_DEFVAL);
set_reset_data( PMU_LOCAL_LOCAL_GEN_STORAGE1, PMU_LOCAL_LOCAL_GEN_STORAGE1_DEFVAL);
set_reset_data( PMU_LOCAL_LOCAL_GEN_STORAGE2, PMU_LOCAL_LOCAL_GEN_STORAGE2_DEFVAL);
set_reset_data( PMU_LOCAL_LOCAL_GEN_STORAGE3, PMU_LOCAL_LOCAL_GEN_STORAGE3_DEFVAL);
set_reset_data( PMU_LOCAL_PERS_LOC_GEN_STORAGE0, PMU_LOCAL_PERS_LOC_GEN_STORAGE0_DEFVAL);
set_reset_data( PMU_LOCAL_PERS_LOC_GEN_STORAGE1, PMU_LOCAL_PERS_LOC_GEN_STORAGE1_DEFVAL);
set_reset_data( PMU_LOCAL_PERS_LOC_GEN_STORAGE2, PMU_LOCAL_PERS_LOC_GEN_STORAGE2_DEFVAL);
set_reset_data( PMU_LOCAL_PERS_LOC_GEN_STORAGE3, PMU_LOCAL_PERS_LOC_GEN_STORAGE3_DEFVAL);
set_reset_data( PMU_LOCAL_ADDR_ERROR_STATUS, PMU_LOCAL_ADDR_ERROR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_ADDR_ERROR_INT_EN, PMU_LOCAL_ADDR_ERROR_INT_EN_DEFVAL);
set_reset_data( PMU_LOCAL_ADDR_ERROR_INT_DIS, PMU_LOCAL_ADDR_ERROR_INT_DIS_DEFVAL);
set_reset_data( PMU_LOCAL_MBISR_CNTRL, PMU_LOCAL_MBISR_CNTRL_DEFVAL);
set_reset_data( PMU_LOCAL_MBISR_STATUS, PMU_LOCAL_MBISR_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_PMU_PB_ERR, PMU_LOCAL_PMU_PB_ERR_DEFVAL);
set_reset_data( PMU_LOCAL_PMU_SERV_ERR, PMU_LOCAL_PMU_SERV_ERR_DEFVAL);
set_reset_data( PMU_LOCAL_PWR_ACK_ERR_LPD, PMU_LOCAL_PWR_ACK_ERR_LPD_DEFVAL);
set_reset_data( PMU_LOCAL_PWR_ACK_ERR_FPD, PMU_LOCAL_PWR_ACK_ERR_FPD_DEFVAL);
set_reset_data( PMU_LOCAL_SERV_LOGCLR_ERR, PMU_LOCAL_SERV_LOGCLR_ERR_DEFVAL);
set_reset_data( PMU_LOCAL_LOGCLR_TRIG, PMU_LOCAL_LOGCLR_TRIG_DEFVAL);
set_reset_data( PMU_LOCAL_LOGCLR_ACK, PMU_LOCAL_LOGCLR_ACK_DEFVAL);
set_reset_data( PMU_LOCAL_APU_WFI_STATUS, PMU_LOCAL_APU_WFI_STATUS_DEFVAL);
set_reset_data( PMU_LOCAL_MBIST_RST, PMU_LOCAL_MBIST_RST_DEFVAL);
set_reset_data( PMU_LOCAL_MBIST_PG_EN, PMU_LOCAL_MBIST_PG_EN_DEFVAL);
set_reset_data( PMU_LOCAL_MBIST_SETUP, PMU_LOCAL_MBIST_SETUP_DEFVAL);
set_reset_data( PMU_LOCAL_MBIST_DONE, PMU_LOCAL_MBIST_DONE_DEFVAL);
set_reset_data( PMU_LOCAL_MBIST_GOOD, PMU_LOCAL_MBIST_GOOD_DEFVAL);
set_reset_data( PMU_LOCAL_ECO_1, PMU_LOCAL_ECO_1_DEFVAL);
set_reset_data( PMU_LOCAL_ECO_2, PMU_LOCAL_ECO_2_DEFVAL);
set_reset_data( PUF_COMMAND, PUF_COMMAND_DEFVAL);
set_reset_data( PUF_CFG0, PUF_CFG0_DEFVAL);
set_reset_data( PUF_CFG1, PUF_CFG1_DEFVAL);
set_reset_data( PUF_SHUT, PUF_SHUT_DEFVAL);
set_reset_data( PUF_STATUS, PUF_STATUS_DEFVAL);
set_reset_data( PUF_SYN_DAT, PUF_SYN_DAT_DEFVAL);
set_reset_data( PUF_DBG0, PUF_DBG0_DEFVAL);
set_reset_data( PUF_DBG1, PUF_DBG1_DEFVAL);
set_reset_data( PUF_DBG2, PUF_DBG2_DEFVAL);
set_reset_data( PUF_CHASH, PUF_CHASH_DEFVAL);
set_reset_data( PUF_TM_STATUS, PUF_TM_STATUS_DEFVAL);
set_reset_data( PUF_TM_UL, PUF_TM_UL_DEFVAL);
set_reset_data( PUF_TM_LL, PUF_TM_LL_DEFVAL);
set_reset_data( PUF_TM_SW, PUF_TM_SW_DEFVAL);
set_reset_data( PUF_TM_TR, PUF_TM_TR_DEFVAL);
set_reset_data( PUF_TM_RAW, PUF_TM_RAW_DEFVAL);
set_reset_data( QSPI_CONFIG_REG, QSPI_CONFIG_REG_DEFVAL);
set_reset_data( QSPI_INTR_STATUS_REG, QSPI_INTR_STATUS_REG_DEFVAL);
set_reset_data( QSPI_INTRPT_EN_REG, QSPI_INTRPT_EN_REG_DEFVAL);
set_reset_data( QSPI_INTRPT_DIS_REG, QSPI_INTRPT_DIS_REG_DEFVAL);
set_reset_data( QSPI_QSPI_INTRPT_MASK_REG, QSPI_QSPI_INTRPT_MASK_REG_DEFVAL);
set_reset_data( QSPI_EN_REG, QSPI_EN_REG_DEFVAL);
set_reset_data( QSPI_DELAY_REG, QSPI_DELAY_REG_DEFVAL);
set_reset_data( QSPI_TXD0, QSPI_TXD0_DEFVAL);
set_reset_data( QSPI_RX_DATA_REG, QSPI_RX_DATA_REG_DEFVAL);
set_reset_data( QSPI_SLAVE_IDLE_COUNT_REG, QSPI_SLAVE_IDLE_COUNT_REG_DEFVAL);
set_reset_data( QSPI_TX_THRES_REG, QSPI_TX_THRES_REG_DEFVAL);
set_reset_data( QSPI_RX_THRES_REG, QSPI_RX_THRES_REG_DEFVAL);
set_reset_data( QSPI_GPIO, QSPI_GPIO_DEFVAL);
set_reset_data( QSPI_LPBK_DLY_ADJ, QSPI_LPBK_DLY_ADJ_DEFVAL);
set_reset_data( QSPI_TXD1, QSPI_TXD1_DEFVAL);
set_reset_data( QSPI_TXD2, QSPI_TXD2_DEFVAL);
set_reset_data( QSPI_TXD3, QSPI_TXD3_DEFVAL);
set_reset_data( QSPI_LQSPI_CFG, QSPI_LQSPI_CFG_DEFVAL);
set_reset_data( QSPI_LQSPI_STS, QSPI_LQSPI_STS_DEFVAL);
set_reset_data( QSPI_CMND_REG, QSPI_CMND_REG_DEFVAL);
set_reset_data( QSPI_TRANSFER_SIZE, QSPI_TRANSFER_SIZE_DEFVAL);
set_reset_data( QSPI_DUMMY_CYCLE_EN, QSPI_DUMMY_CYCLE_EN_DEFVAL);
set_reset_data( QSPI_MOD_ID, QSPI_MOD_ID_DEFVAL);
set_reset_data( QSPI_GQSPI_CFG, QSPI_GQSPI_CFG_DEFVAL);
set_reset_data( QSPI_GQSPI_ISR, QSPI_GQSPI_ISR_DEFVAL);
set_reset_data( QSPI_GQSPI_IER, QSPI_GQSPI_IER_DEFVAL);
set_reset_data( QSPI_GQSPI_IDR, QSPI_GQSPI_IDR_DEFVAL);
set_reset_data( QSPI_GQSPI_EN_REG, QSPI_GQSPI_EN_REG_DEFVAL);
set_reset_data( QSPI_GQSPI_TXD, QSPI_GQSPI_TXD_DEFVAL);
set_reset_data( QSPI_GQSPI_RXD, QSPI_GQSPI_RXD_DEFVAL);
set_reset_data( QSPI_GQSPI_TX_THRESH, QSPI_GQSPI_TX_THRESH_DEFVAL);
set_reset_data( QSPI_GQSPI_RX_THRESH, QSPI_GQSPI_RX_THRESH_DEFVAL);
set_reset_data( QSPI_GQSPI_GPIO, QSPI_GQSPI_GPIO_DEFVAL);
set_reset_data( QSPI_GQSPI_LPBK_DLY_ADJ, QSPI_GQSPI_LPBK_DLY_ADJ_DEFVAL);
set_reset_data( QSPI_GQSPI_GEN_FIFO, QSPI_GQSPI_GEN_FIFO_DEFVAL);
set_reset_data( QSPI_GQSPI_SEL, QSPI_GQSPI_SEL_DEFVAL);
set_reset_data( QSPI_GQSPI_FIFO_CTRL, QSPI_GQSPI_FIFO_CTRL_DEFVAL);
set_reset_data( QSPI_GQSPI_GF_THRESH, QSPI_GQSPI_GF_THRESH_DEFVAL);
set_reset_data( QSPI_GQSPI_POLL_CFG, QSPI_GQSPI_POLL_CFG_DEFVAL);
set_reset_data( QSPI_GQSPI_P_TIMEOUT, QSPI_GQSPI_P_TIMEOUT_DEFVAL);
set_reset_data( QSPI_GQSPI_XFER_STS, QSPI_GQSPI_XFER_STS_DEFVAL);
set_reset_data( QSPI_GQSPI_GF_SNAPSHOT, QSPI_GQSPI_GF_SNAPSHOT_DEFVAL);
set_reset_data( QSPI_GQSPI_RX_COPY, QSPI_GQSPI_RX_COPY_DEFVAL);
set_reset_data( QSPI_QSPI_DATA_DLY_ADJ, QSPI_QSPI_DATA_DLY_ADJ_DEFVAL);
set_reset_data( QSPI_GQSPI_MOD_ID, QSPI_GQSPI_MOD_ID_DEFVAL);
set_reset_data( QSPI_QSPIDMA_DST_ADDR, QSPI_QSPIDMA_DST_ADDR_DEFVAL);
set_reset_data( QSPI_QSPIDMA_DST_SIZE, QSPI_QSPIDMA_DST_SIZE_DEFVAL);
set_reset_data( QSPI_QSPIDMA_DST_STS, QSPI_QSPIDMA_DST_STS_DEFVAL);
set_reset_data( QSPI_QSPIDMA_DST_CTRL, QSPI_QSPIDMA_DST_CTRL_DEFVAL);
set_reset_data( QSPI_QSPIDMA_DST_I_STS, QSPI_QSPIDMA_DST_I_STS_DEFVAL);
set_reset_data( QSPI_QSPIDMA_DST_I_EN, QSPI_QSPIDMA_DST_I_EN_DEFVAL);
set_reset_data( QSPI_QSPIDMA_DST_I_DIS, QSPI_QSPIDMA_DST_I_DIS_DEFVAL);
set_reset_data( QSPI_QSPIDMA_DST_CTRL2, QSPI_QSPIDMA_DST_CTRL2_DEFVAL);
set_reset_data( QSPI_QSPIDMA_DST_ADDR_MSB, QSPI_QSPIDMA_DST_ADDR_MSB_DEFVAL);
set_reset_data( QSPI_QSPIDMA_FUTURE_ECO, QSPI_QSPIDMA_FUTURE_ECO_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_CONTROL_N, RCPU_GIC_CONTROL_N_CONTROL_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_PRI_MSK_C_N, RCPU_GIC_CONTROL_N_PRI_MSK_C_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_BP_C_N, RCPU_GIC_CONTROL_N_BP_C_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_INT_ACK_N, RCPU_GIC_CONTROL_N_INT_ACK_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_EOI_N, RCPU_GIC_CONTROL_N_EOI_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_RUN_PRIORITY_N, RCPU_GIC_CONTROL_N_RUN_PRIORITY_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_HI_PEND_N, RCPU_GIC_CONTROL_N_HI_PEND_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_ALIAS_NSBP_C_N, RCPU_GIC_CONTROL_N_ALIAS_NSBP_C_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_INTEG_EN_C_N, RCPU_GIC_CONTROL_N_INTEG_EN_C_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_INTERRUPT_OUT_N, RCPU_GIC_CONTROL_N_INTERRUPT_OUT_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_MATCH_C_N, RCPU_GIC_CONTROL_N_MATCH_C_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_ENABLE_C_N, RCPU_GIC_CONTROL_N_ENABLE_C_N_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_CPU_IF_IDENT, RCPU_GIC_CONTROL_N_CPU_IF_IDENT_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_PERIPH_ID_8, RCPU_GIC_CONTROL_N_PERIPH_ID_8_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_PERIPH_ID_0, RCPU_GIC_CONTROL_N_PERIPH_ID_0_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_PERIPH_ID_1, RCPU_GIC_CONTROL_N_PERIPH_ID_1_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_PERIPH_ID_2, RCPU_GIC_CONTROL_N_PERIPH_ID_2_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_PERIPH_ID_3, RCPU_GIC_CONTROL_N_PERIPH_ID_3_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_PERIPH_ID_4, RCPU_GIC_CONTROL_N_PERIPH_ID_4_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_PERIPH_ID_5, RCPU_GIC_CONTROL_N_PERIPH_ID_5_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_PERIPH_ID_6, RCPU_GIC_CONTROL_N_PERIPH_ID_6_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_PERIPH_ID_7, RCPU_GIC_CONTROL_N_PERIPH_ID_7_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_COMPONENT_ID_0, RCPU_GIC_CONTROL_N_COMPONENT_ID_0_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_COMPONENT_ID_1, RCPU_GIC_CONTROL_N_COMPONENT_ID_1_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_COMPONENT_ID_2, RCPU_GIC_CONTROL_N_COMPONENT_ID_2_DEFVAL);
set_reset_data( RCPU_GIC_CONTROL_N_COMPONENT_ID_3, RCPU_GIC_CONTROL_N_COMPONENT_ID_3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_ENABLE, RCPU_GIC_ENABLE_ENABLE_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_IC_TYPE, RCPU_GIC_ENABLE_IC_TYPE_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_DIST_IDENT, RCPU_GIC_ENABLE_DIST_IDENT_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SGI_SECURITY_IF_N, RCPU_GIC_ENABLE_SGI_SECURITY_IF_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PPI_SECURITY_IF_N, RCPU_GIC_ENABLE_PPI_SECURITY_IF_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_SECURITY0, RCPU_GIC_ENABLE_SPI_SECURITY0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_SECURITY1, RCPU_GIC_ENABLE_SPI_SECURITY1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_SECURITY2, RCPU_GIC_ENABLE_SPI_SECURITY2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_SECURITY3, RCPU_GIC_ENABLE_SPI_SECURITY3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_SECURITY4, RCPU_GIC_ENABLE_SPI_SECURITY4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PPI_ENABLE_SET_IF_N, RCPU_GIC_ENABLE_PPI_ENABLE_SET_IF_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ENABLE_SET0, RCPU_GIC_ENABLE_SPI_ENABLE_SET0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ENABLE_SET1, RCPU_GIC_ENABLE_SPI_ENABLE_SET1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ENABLE_SET2, RCPU_GIC_ENABLE_SPI_ENABLE_SET2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ENABLE_SET3, RCPU_GIC_ENABLE_SPI_ENABLE_SET3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ENABLE_SET4, RCPU_GIC_ENABLE_SPI_ENABLE_SET4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PPI_ENABLE_CLR_IF_N, RCPU_GIC_ENABLE_PPI_ENABLE_CLR_IF_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ENABLE_CLR0, RCPU_GIC_ENABLE_SPI_ENABLE_CLR0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ENABLE_CLR1, RCPU_GIC_ENABLE_SPI_ENABLE_CLR1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ENABLE_CLR2, RCPU_GIC_ENABLE_SPI_ENABLE_CLR2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ENABLE_CLR3, RCPU_GIC_ENABLE_SPI_ENABLE_CLR3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ENABLE_CLR4, RCPU_GIC_ENABLE_SPI_ENABLE_CLR4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SGI_PENDING_SET_IF_N, RCPU_GIC_ENABLE_SGI_PENDING_SET_IF_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PPI_PENDING_SET_IF_N, RCPU_GIC_ENABLE_PPI_PENDING_SET_IF_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_PENDING_SET0, RCPU_GIC_ENABLE_SPI_PENDING_SET0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_PENDING_SET1, RCPU_GIC_ENABLE_SPI_PENDING_SET1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_PENDING_SET2, RCPU_GIC_ENABLE_SPI_PENDING_SET2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_PENDING_SET3, RCPU_GIC_ENABLE_SPI_PENDING_SET3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_PENDING_SET4, RCPU_GIC_ENABLE_SPI_PENDING_SET4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SGI_PENDING_CLR_IF_N, RCPU_GIC_ENABLE_SGI_PENDING_CLR_IF_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PPI_PENDING_CLR_IF_N, RCPU_GIC_ENABLE_PPI_PENDING_CLR_IF_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_PENDING_CLR0, RCPU_GIC_ENABLE_SPI_PENDING_CLR0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_PENDING_CLR1, RCPU_GIC_ENABLE_SPI_PENDING_CLR1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_PENDING_CLR2, RCPU_GIC_ENABLE_SPI_PENDING_CLR2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_PENDING_CLR3, RCPU_GIC_ENABLE_SPI_PENDING_CLR3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_PENDING_CLR4, RCPU_GIC_ENABLE_SPI_PENDING_CLR4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SGI_ACTIVE_IF_N, RCPU_GIC_ENABLE_SGI_ACTIVE_IF_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PPI_ACTIVE_IF_N, RCPU_GIC_ENABLE_PPI_ACTIVE_IF_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ACTIVE0, RCPU_GIC_ENABLE_SPI_ACTIVE0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ACTIVE1, RCPU_GIC_ENABLE_SPI_ACTIVE1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ACTIVE2, RCPU_GIC_ENABLE_SPI_ACTIVE2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ACTIVE3, RCPU_GIC_ENABLE_SPI_ACTIVE3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_ACTIVE4, RCPU_GIC_ENABLE_SPI_ACTIVE4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N0, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N1, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N2, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N3, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N4, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N5, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N5_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N6, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N6_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N7, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N7_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N8, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N8_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N9, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N9_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N10, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N10_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N11, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N11_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N12, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N12_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N13, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N13_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N14, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N14_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N15, RCPU_GIC_ENABLE_PRIORITY_SGI_INTID_IF_N15_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N0, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N1, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N2, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N3, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N4, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N5, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N5_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N6, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N6_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N7, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N7_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N8, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N8_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N9, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N9_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N10, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N10_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N11, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N11_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N12, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N12_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N13, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N13_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N14, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N14_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N15, RCPU_GIC_ENABLE_PRIORITY_PPI_INTID_IF_N15_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID0, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID1, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID2, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID3, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID4, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID5, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID5_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID6, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID6_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID7, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID7_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID8, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID8_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID9, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID9_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID10, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID10_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID11, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID11_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID12, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID12_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID13, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID13_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID14, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID14_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID15, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID15_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID16, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID16_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID17, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID17_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID18, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID18_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID19, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID19_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID20, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID20_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID21, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID21_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID22, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID22_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID23, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID23_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID24, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID24_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID25, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID25_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID26, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID26_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID27, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID27_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID28, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID28_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID29, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID29_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID30, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID30_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID31, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID31_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID32, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID32_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID33, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID33_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID34, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID34_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID35, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID35_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID36, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID36_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID37, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID37_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID38, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID38_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID39, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID39_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID40, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID40_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID41, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID41_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID42, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID42_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID43, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID43_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID44, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID44_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID45, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID45_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID46, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID46_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID47, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID47_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID48, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID48_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID49, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID49_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID50, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID50_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID51, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID51_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID52, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID52_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID53, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID53_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID54, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID54_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID55, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID55_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID56, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID56_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID57, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID57_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID58, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID58_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID59, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID59_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID60, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID60_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID61, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID61_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID62, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID62_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID63, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID63_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID64, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID64_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID65, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID65_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID66, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID66_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID67, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID67_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID68, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID68_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID69, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID69_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID70, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID70_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID71, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID71_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID72, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID72_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID73, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID73_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID74, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID74_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID75, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID75_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID76, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID76_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID77, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID77_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID78, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID78_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID79, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID79_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID80, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID80_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID81, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID81_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID82, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID82_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID83, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID83_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID84, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID84_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID85, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID85_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID86, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID86_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID87, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID87_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID88, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID88_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID89, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID89_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID90, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID90_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID91, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID91_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID92, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID92_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID93, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID93_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID94, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID94_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID95, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID95_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID96, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID96_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID97, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID97_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID98, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID98_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID99, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID99_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID100, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID100_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID101, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID101_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID102, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID102_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID103, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID103_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID104, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID104_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID105, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID105_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID106, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID106_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID107, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID107_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID108, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID108_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID109, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID109_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID110, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID110_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID111, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID111_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID112, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID112_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID113, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID113_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID114, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID114_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID115, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID115_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID116, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID116_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID117, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID117_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID118, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID118_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID119, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID119_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID120, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID120_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID121, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID121_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID122, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID122_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID123, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID123_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID124, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID124_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID125, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID125_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID126, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID126_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID127, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID127_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID128, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID128_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID129, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID129_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID130, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID130_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID131, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID131_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID132, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID132_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID133, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID133_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID134, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID134_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID135, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID135_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID136, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID136_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID137, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID137_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID138, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID138_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID139, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID139_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID140, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID140_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID141, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID141_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID142, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID142_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID143, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID143_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID144, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID144_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID145, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID145_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID146, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID146_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID147, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID147_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID148, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID148_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID149, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID149_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID150, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID150_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID151, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID151_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID152, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID152_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID153, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID153_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID154, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID154_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID155, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID155_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID156, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID156_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID157, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID157_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID158, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID158_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PRIORITY_SPI_INTID159, RCPU_GIC_ENABLE_PRIORITY_SPI_INTID159_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID0, RCPU_GIC_ENABLE_TARGETS_SPI_INTID0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID1, RCPU_GIC_ENABLE_TARGETS_SPI_INTID1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID2, RCPU_GIC_ENABLE_TARGETS_SPI_INTID2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID3, RCPU_GIC_ENABLE_TARGETS_SPI_INTID3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID4, RCPU_GIC_ENABLE_TARGETS_SPI_INTID4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID5, RCPU_GIC_ENABLE_TARGETS_SPI_INTID5_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID6, RCPU_GIC_ENABLE_TARGETS_SPI_INTID6_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID7, RCPU_GIC_ENABLE_TARGETS_SPI_INTID7_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID8, RCPU_GIC_ENABLE_TARGETS_SPI_INTID8_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID9, RCPU_GIC_ENABLE_TARGETS_SPI_INTID9_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID10, RCPU_GIC_ENABLE_TARGETS_SPI_INTID10_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID11, RCPU_GIC_ENABLE_TARGETS_SPI_INTID11_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID12, RCPU_GIC_ENABLE_TARGETS_SPI_INTID12_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID13, RCPU_GIC_ENABLE_TARGETS_SPI_INTID13_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID14, RCPU_GIC_ENABLE_TARGETS_SPI_INTID14_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID15, RCPU_GIC_ENABLE_TARGETS_SPI_INTID15_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID16, RCPU_GIC_ENABLE_TARGETS_SPI_INTID16_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID17, RCPU_GIC_ENABLE_TARGETS_SPI_INTID17_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID18, RCPU_GIC_ENABLE_TARGETS_SPI_INTID18_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID19, RCPU_GIC_ENABLE_TARGETS_SPI_INTID19_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID20, RCPU_GIC_ENABLE_TARGETS_SPI_INTID20_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID21, RCPU_GIC_ENABLE_TARGETS_SPI_INTID21_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID22, RCPU_GIC_ENABLE_TARGETS_SPI_INTID22_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID23, RCPU_GIC_ENABLE_TARGETS_SPI_INTID23_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID24, RCPU_GIC_ENABLE_TARGETS_SPI_INTID24_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID25, RCPU_GIC_ENABLE_TARGETS_SPI_INTID25_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID26, RCPU_GIC_ENABLE_TARGETS_SPI_INTID26_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID27, RCPU_GIC_ENABLE_TARGETS_SPI_INTID27_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID28, RCPU_GIC_ENABLE_TARGETS_SPI_INTID28_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID29, RCPU_GIC_ENABLE_TARGETS_SPI_INTID29_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID30, RCPU_GIC_ENABLE_TARGETS_SPI_INTID30_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID31, RCPU_GIC_ENABLE_TARGETS_SPI_INTID31_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID32, RCPU_GIC_ENABLE_TARGETS_SPI_INTID32_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID33, RCPU_GIC_ENABLE_TARGETS_SPI_INTID33_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID34, RCPU_GIC_ENABLE_TARGETS_SPI_INTID34_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID35, RCPU_GIC_ENABLE_TARGETS_SPI_INTID35_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID36, RCPU_GIC_ENABLE_TARGETS_SPI_INTID36_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID37, RCPU_GIC_ENABLE_TARGETS_SPI_INTID37_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID38, RCPU_GIC_ENABLE_TARGETS_SPI_INTID38_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID39, RCPU_GIC_ENABLE_TARGETS_SPI_INTID39_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID40, RCPU_GIC_ENABLE_TARGETS_SPI_INTID40_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID41, RCPU_GIC_ENABLE_TARGETS_SPI_INTID41_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID42, RCPU_GIC_ENABLE_TARGETS_SPI_INTID42_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID43, RCPU_GIC_ENABLE_TARGETS_SPI_INTID43_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID44, RCPU_GIC_ENABLE_TARGETS_SPI_INTID44_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID45, RCPU_GIC_ENABLE_TARGETS_SPI_INTID45_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID46, RCPU_GIC_ENABLE_TARGETS_SPI_INTID46_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID47, RCPU_GIC_ENABLE_TARGETS_SPI_INTID47_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID48, RCPU_GIC_ENABLE_TARGETS_SPI_INTID48_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID49, RCPU_GIC_ENABLE_TARGETS_SPI_INTID49_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID50, RCPU_GIC_ENABLE_TARGETS_SPI_INTID50_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID51, RCPU_GIC_ENABLE_TARGETS_SPI_INTID51_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID52, RCPU_GIC_ENABLE_TARGETS_SPI_INTID52_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID53, RCPU_GIC_ENABLE_TARGETS_SPI_INTID53_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID54, RCPU_GIC_ENABLE_TARGETS_SPI_INTID54_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID55, RCPU_GIC_ENABLE_TARGETS_SPI_INTID55_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID56, RCPU_GIC_ENABLE_TARGETS_SPI_INTID56_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID57, RCPU_GIC_ENABLE_TARGETS_SPI_INTID57_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID58, RCPU_GIC_ENABLE_TARGETS_SPI_INTID58_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID59, RCPU_GIC_ENABLE_TARGETS_SPI_INTID59_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID60, RCPU_GIC_ENABLE_TARGETS_SPI_INTID60_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID61, RCPU_GIC_ENABLE_TARGETS_SPI_INTID61_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID62, RCPU_GIC_ENABLE_TARGETS_SPI_INTID62_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID63, RCPU_GIC_ENABLE_TARGETS_SPI_INTID63_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID64, RCPU_GIC_ENABLE_TARGETS_SPI_INTID64_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID65, RCPU_GIC_ENABLE_TARGETS_SPI_INTID65_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID66, RCPU_GIC_ENABLE_TARGETS_SPI_INTID66_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID67, RCPU_GIC_ENABLE_TARGETS_SPI_INTID67_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID68, RCPU_GIC_ENABLE_TARGETS_SPI_INTID68_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID69, RCPU_GIC_ENABLE_TARGETS_SPI_INTID69_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID70, RCPU_GIC_ENABLE_TARGETS_SPI_INTID70_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID71, RCPU_GIC_ENABLE_TARGETS_SPI_INTID71_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID72, RCPU_GIC_ENABLE_TARGETS_SPI_INTID72_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID73, RCPU_GIC_ENABLE_TARGETS_SPI_INTID73_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID74, RCPU_GIC_ENABLE_TARGETS_SPI_INTID74_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID75, RCPU_GIC_ENABLE_TARGETS_SPI_INTID75_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID76, RCPU_GIC_ENABLE_TARGETS_SPI_INTID76_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID77, RCPU_GIC_ENABLE_TARGETS_SPI_INTID77_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID78, RCPU_GIC_ENABLE_TARGETS_SPI_INTID78_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID79, RCPU_GIC_ENABLE_TARGETS_SPI_INTID79_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID80, RCPU_GIC_ENABLE_TARGETS_SPI_INTID80_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID81, RCPU_GIC_ENABLE_TARGETS_SPI_INTID81_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID82, RCPU_GIC_ENABLE_TARGETS_SPI_INTID82_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID83, RCPU_GIC_ENABLE_TARGETS_SPI_INTID83_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID84, RCPU_GIC_ENABLE_TARGETS_SPI_INTID84_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID85, RCPU_GIC_ENABLE_TARGETS_SPI_INTID85_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID86, RCPU_GIC_ENABLE_TARGETS_SPI_INTID86_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID87, RCPU_GIC_ENABLE_TARGETS_SPI_INTID87_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID88, RCPU_GIC_ENABLE_TARGETS_SPI_INTID88_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID89, RCPU_GIC_ENABLE_TARGETS_SPI_INTID89_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID90, RCPU_GIC_ENABLE_TARGETS_SPI_INTID90_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID91, RCPU_GIC_ENABLE_TARGETS_SPI_INTID91_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID92, RCPU_GIC_ENABLE_TARGETS_SPI_INTID92_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID93, RCPU_GIC_ENABLE_TARGETS_SPI_INTID93_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID94, RCPU_GIC_ENABLE_TARGETS_SPI_INTID94_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID95, RCPU_GIC_ENABLE_TARGETS_SPI_INTID95_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID96, RCPU_GIC_ENABLE_TARGETS_SPI_INTID96_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID97, RCPU_GIC_ENABLE_TARGETS_SPI_INTID97_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID98, RCPU_GIC_ENABLE_TARGETS_SPI_INTID98_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID99, RCPU_GIC_ENABLE_TARGETS_SPI_INTID99_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID100, RCPU_GIC_ENABLE_TARGETS_SPI_INTID100_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID101, RCPU_GIC_ENABLE_TARGETS_SPI_INTID101_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID102, RCPU_GIC_ENABLE_TARGETS_SPI_INTID102_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID103, RCPU_GIC_ENABLE_TARGETS_SPI_INTID103_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID104, RCPU_GIC_ENABLE_TARGETS_SPI_INTID104_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID105, RCPU_GIC_ENABLE_TARGETS_SPI_INTID105_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID106, RCPU_GIC_ENABLE_TARGETS_SPI_INTID106_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID107, RCPU_GIC_ENABLE_TARGETS_SPI_INTID107_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID108, RCPU_GIC_ENABLE_TARGETS_SPI_INTID108_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID109, RCPU_GIC_ENABLE_TARGETS_SPI_INTID109_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID110, RCPU_GIC_ENABLE_TARGETS_SPI_INTID110_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID111, RCPU_GIC_ENABLE_TARGETS_SPI_INTID111_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID112, RCPU_GIC_ENABLE_TARGETS_SPI_INTID112_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID113, RCPU_GIC_ENABLE_TARGETS_SPI_INTID113_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID114, RCPU_GIC_ENABLE_TARGETS_SPI_INTID114_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID115, RCPU_GIC_ENABLE_TARGETS_SPI_INTID115_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID116, RCPU_GIC_ENABLE_TARGETS_SPI_INTID116_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID117, RCPU_GIC_ENABLE_TARGETS_SPI_INTID117_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID118, RCPU_GIC_ENABLE_TARGETS_SPI_INTID118_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID119, RCPU_GIC_ENABLE_TARGETS_SPI_INTID119_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID120, RCPU_GIC_ENABLE_TARGETS_SPI_INTID120_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID121, RCPU_GIC_ENABLE_TARGETS_SPI_INTID121_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID122, RCPU_GIC_ENABLE_TARGETS_SPI_INTID122_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID123, RCPU_GIC_ENABLE_TARGETS_SPI_INTID123_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID124, RCPU_GIC_ENABLE_TARGETS_SPI_INTID124_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID125, RCPU_GIC_ENABLE_TARGETS_SPI_INTID125_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID126, RCPU_GIC_ENABLE_TARGETS_SPI_INTID126_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID127, RCPU_GIC_ENABLE_TARGETS_SPI_INTID127_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID128, RCPU_GIC_ENABLE_TARGETS_SPI_INTID128_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID129, RCPU_GIC_ENABLE_TARGETS_SPI_INTID129_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID130, RCPU_GIC_ENABLE_TARGETS_SPI_INTID130_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID131, RCPU_GIC_ENABLE_TARGETS_SPI_INTID131_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID132, RCPU_GIC_ENABLE_TARGETS_SPI_INTID132_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID133, RCPU_GIC_ENABLE_TARGETS_SPI_INTID133_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID134, RCPU_GIC_ENABLE_TARGETS_SPI_INTID134_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID135, RCPU_GIC_ENABLE_TARGETS_SPI_INTID135_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID136, RCPU_GIC_ENABLE_TARGETS_SPI_INTID136_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID137, RCPU_GIC_ENABLE_TARGETS_SPI_INTID137_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID138, RCPU_GIC_ENABLE_TARGETS_SPI_INTID138_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID139, RCPU_GIC_ENABLE_TARGETS_SPI_INTID139_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID140, RCPU_GIC_ENABLE_TARGETS_SPI_INTID140_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID141, RCPU_GIC_ENABLE_TARGETS_SPI_INTID141_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID142, RCPU_GIC_ENABLE_TARGETS_SPI_INTID142_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID143, RCPU_GIC_ENABLE_TARGETS_SPI_INTID143_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID144, RCPU_GIC_ENABLE_TARGETS_SPI_INTID144_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID145, RCPU_GIC_ENABLE_TARGETS_SPI_INTID145_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID146, RCPU_GIC_ENABLE_TARGETS_SPI_INTID146_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID147, RCPU_GIC_ENABLE_TARGETS_SPI_INTID147_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID148, RCPU_GIC_ENABLE_TARGETS_SPI_INTID148_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID149, RCPU_GIC_ENABLE_TARGETS_SPI_INTID149_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID150, RCPU_GIC_ENABLE_TARGETS_SPI_INTID150_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID151, RCPU_GIC_ENABLE_TARGETS_SPI_INTID151_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID152, RCPU_GIC_ENABLE_TARGETS_SPI_INTID152_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID153, RCPU_GIC_ENABLE_TARGETS_SPI_INTID153_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID154, RCPU_GIC_ENABLE_TARGETS_SPI_INTID154_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID155, RCPU_GIC_ENABLE_TARGETS_SPI_INTID155_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID156, RCPU_GIC_ENABLE_TARGETS_SPI_INTID156_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID157, RCPU_GIC_ENABLE_TARGETS_SPI_INTID157_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID158, RCPU_GIC_ENABLE_TARGETS_SPI_INTID158_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_TARGETS_SPI_INTID159, RCPU_GIC_ENABLE_TARGETS_SPI_INTID159_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_CONFIG0, RCPU_GIC_ENABLE_SPI_CONFIG0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_CONFIG1, RCPU_GIC_ENABLE_SPI_CONFIG1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_CONFIG2, RCPU_GIC_ENABLE_SPI_CONFIG2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_CONFIG3, RCPU_GIC_ENABLE_SPI_CONFIG3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI_CONFIG4, RCPU_GIC_ENABLE_SPI_CONFIG4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PPI_IF_N, RCPU_GIC_ENABLE_PPI_IF_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SPI, RCPU_GIC_ENABLE_SPI_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_LEGACY_INT_N, RCPU_GIC_ENABLE_LEGACY_INT_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_MATCH_D_N, RCPU_GIC_ENABLE_MATCH_D_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_ENABLE_D_N, RCPU_GIC_ENABLE_ENABLE_D_N_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_SGI_CONTROL, RCPU_GIC_ENABLE_SGI_CONTROL_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PERIPH_ID_8, RCPU_GIC_ENABLE_PERIPH_ID_8_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PERIPH_ID_0, RCPU_GIC_ENABLE_PERIPH_ID_0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PERIPH_ID_1, RCPU_GIC_ENABLE_PERIPH_ID_1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PERIPH_ID_2, RCPU_GIC_ENABLE_PERIPH_ID_2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PERIPH_ID_3, RCPU_GIC_ENABLE_PERIPH_ID_3_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PERIPH_ID_4, RCPU_GIC_ENABLE_PERIPH_ID_4_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PERIPH_ID_5, RCPU_GIC_ENABLE_PERIPH_ID_5_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PERIPH_ID_6, RCPU_GIC_ENABLE_PERIPH_ID_6_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_PERIPH_ID_7, RCPU_GIC_ENABLE_PERIPH_ID_7_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_COMPONENT_ID_0, RCPU_GIC_ENABLE_COMPONENT_ID_0_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_COMPONENT_ID_1, RCPU_GIC_ENABLE_COMPONENT_ID_1_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_COMPONENT_ID_2, RCPU_GIC_ENABLE_COMPONENT_ID_2_DEFVAL);
set_reset_data( RCPU_GIC_ENABLE_COMPONENT_ID_3, RCPU_GIC_ENABLE_COMPONENT_ID_3_DEFVAL);
set_reset_data( RPU_RPU_GLBL_CNTL, RPU_RPU_GLBL_CNTL_DEFVAL);
set_reset_data( RPU_RPU_GLBL_STATUS, RPU_RPU_GLBL_STATUS_DEFVAL);
set_reset_data( RPU_RPU_ERR_CNTL, RPU_RPU_ERR_CNTL_DEFVAL);
set_reset_data( RPU_RPU_RAM, RPU_RPU_RAM_DEFVAL);
set_reset_data( RPU_RPU_CACHE_DATA, RPU_RPU_CACHE_DATA_DEFVAL);
set_reset_data( RPU_RPU_CACHE_SYN, RPU_RPU_CACHE_SYN_DEFVAL);
set_reset_data( RPU_RPU_TCM_DATA, RPU_RPU_TCM_DATA_DEFVAL);
set_reset_data( RPU_RPU_TCM_SYN, RPU_RPU_TCM_SYN_DEFVAL);
set_reset_data( RPU_RPU_ERR_INJ, RPU_RPU_ERR_INJ_DEFVAL);
set_reset_data( RPU_RPU_INTR_0, RPU_RPU_INTR_0_DEFVAL);
set_reset_data( RPU_RPU_INTR_1, RPU_RPU_INTR_1_DEFVAL);
set_reset_data( RPU_RPU_INTR_2, RPU_RPU_INTR_2_DEFVAL);
set_reset_data( RPU_RPU_INTR_3, RPU_RPU_INTR_3_DEFVAL);
set_reset_data( RPU_RPU_INTR_4, RPU_RPU_INTR_4_DEFVAL);
set_reset_data( RPU_RPU_INTR_MASK_0, RPU_RPU_INTR_MASK_0_DEFVAL);
set_reset_data( RPU_RPU_INTR_MASK_1, RPU_RPU_INTR_MASK_1_DEFVAL);
set_reset_data( RPU_RPU_INTR_MASK_2, RPU_RPU_INTR_MASK_2_DEFVAL);
set_reset_data( RPU_RPU_INTR_MASK_3, RPU_RPU_INTR_MASK_3_DEFVAL);
set_reset_data( RPU_RPU_INTR_MASK_4, RPU_RPU_INTR_MASK_4_DEFVAL);
set_reset_data( RPU_RPU_CCF_VAL, RPU_RPU_CCF_VAL_DEFVAL);
set_reset_data( RPU_RPU_SAFETY_CHK, RPU_RPU_SAFETY_CHK_DEFVAL);
set_reset_data( RPU_RPU, RPU_RPU_DEFVAL);
set_reset_data( RPU_RPU_0_CFG, RPU_RPU_0_CFG_DEFVAL);
set_reset_data( RPU_RPU_0_STATUS, RPU_RPU_0_STATUS_DEFVAL);
set_reset_data( RPU_RPU_0_PWRDWN, RPU_RPU_0_PWRDWN_DEFVAL);
set_reset_data( RPU_RPU_0_ISR, RPU_RPU_0_ISR_DEFVAL);
set_reset_data( RPU_RPU_0_IMR, RPU_RPU_0_IMR_DEFVAL);
set_reset_data( RPU_RPU_0_IEN, RPU_RPU_0_IEN_DEFVAL);
set_reset_data( RPU_RPU_0_IDS, RPU_RPU_0_IDS_DEFVAL);
set_reset_data( RPU_RPU_0_SLV_BASE, RPU_RPU_0_SLV_BASE_DEFVAL);
set_reset_data( RPU_RPU_0_AXI_OVER, RPU_RPU_0_AXI_OVER_DEFVAL);
set_reset_data( RPU_RPU_1_CFG, RPU_RPU_1_CFG_DEFVAL);
set_reset_data( RPU_RPU_1_STATUS, RPU_RPU_1_STATUS_DEFVAL);
set_reset_data( RPU_RPU_1_PWRDWN, RPU_RPU_1_PWRDWN_DEFVAL);
set_reset_data( RPU_RPU_1_ISR, RPU_RPU_1_ISR_DEFVAL);
set_reset_data( RPU_RPU_1_IMR, RPU_RPU_1_IMR_DEFVAL);
set_reset_data( RPU_RPU_1_IEN, RPU_RPU_1_IEN_DEFVAL);
set_reset_data( RPU_RPU_1_IDS, RPU_RPU_1_IDS_DEFVAL);
set_reset_data( RPU_RPU_1_SLV_BASE, RPU_RPU_1_SLV_BASE_DEFVAL);
set_reset_data( RPU_RPU_1_AXI_OVER, RPU_RPU_1_AXI_OVER_DEFVAL);
set_reset_data( RSA_CORE_RSA_WR_DATA, RSA_CORE_RSA_WR_DATA_DEFVAL);
set_reset_data( RSA_CORE_RSA_WR_ADDR, RSA_CORE_RSA_WR_ADDR_DEFVAL);
set_reset_data( RSA_CORE_RSA_RD_DATA, RSA_CORE_RSA_RD_DATA_DEFVAL);
set_reset_data( RSA_CORE_RSA_RD_ADDR, RSA_CORE_RSA_RD_ADDR_DEFVAL);
set_reset_data( RSA_CORE_CTRL, RSA_CORE_CTRL_DEFVAL);
set_reset_data( RSA_CORE_STATUS, RSA_CORE_STATUS_DEFVAL);
set_reset_data( RSA_CORE_MINV0, RSA_CORE_MINV0_DEFVAL);
set_reset_data( RSA_CORE_MINV1, RSA_CORE_MINV1_DEFVAL);
set_reset_data( RSA_CORE_MINV2, RSA_CORE_MINV2_DEFVAL);
set_reset_data( RSA_CORE_MINV3, RSA_CORE_MINV3_DEFVAL);
set_reset_data( RSA_CORE_ZERO, RSA_CORE_ZERO_DEFVAL);
set_reset_data( RSA_WR_DATA_0, RSA_WR_DATA_0_DEFVAL);
set_reset_data( RSA_WR_DATA_1, RSA_WR_DATA_1_DEFVAL);
set_reset_data( RSA_WR_DATA_2, RSA_WR_DATA_2_DEFVAL);
set_reset_data( RSA_WR_DATA_3, RSA_WR_DATA_3_DEFVAL);
set_reset_data( RSA_WR_DATA_4, RSA_WR_DATA_4_DEFVAL);
set_reset_data( RSA_WR_DATA_5, RSA_WR_DATA_5_DEFVAL);
set_reset_data( RSA_WR_ADDR, RSA_WR_ADDR_DEFVAL);
set_reset_data( RSA_RD_DATA_0, RSA_RD_DATA_0_DEFVAL);
set_reset_data( RSA_RD_DATA_1, RSA_RD_DATA_1_DEFVAL);
set_reset_data( RSA_RD_DATA_2, RSA_RD_DATA_2_DEFVAL);
set_reset_data( RSA_RD_DATA_3, RSA_RD_DATA_3_DEFVAL);
set_reset_data( RSA_RD_DATA_4, RSA_RD_DATA_4_DEFVAL);
set_reset_data( RSA_RD_DATA_5, RSA_RD_DATA_5_DEFVAL);
set_reset_data( RSA_RD_ADDR, RSA_RD_ADDR_DEFVAL);
set_reset_data( RSA_RSA_CFG, RSA_RSA_CFG_DEFVAL);
set_reset_data( RSA_RSA_ISR, RSA_RSA_ISR_DEFVAL);
set_reset_data( RSA_RSA_IMR, RSA_RSA_IMR_DEFVAL);
set_reset_data( RSA_RSA_IER, RSA_RSA_IER_DEFVAL);
set_reset_data( RSA_RSA_IDR, RSA_RSA_IDR_DEFVAL);
set_reset_data( RTC_SET_TIME_WRITE, RTC_SET_TIME_WRITE_DEFVAL);
set_reset_data( RTC_SET_TIME_READ, RTC_SET_TIME_READ_DEFVAL);
set_reset_data( RTC_CALIB_WRITE, RTC_CALIB_WRITE_DEFVAL);
set_reset_data( RTC_CALIB_READ, RTC_CALIB_READ_DEFVAL);
set_reset_data( RTC_CURRENT_TIME, RTC_CURRENT_TIME_DEFVAL);
set_reset_data( RTC_CURRENT_TICK, RTC_CURRENT_TICK_DEFVAL);
set_reset_data( RTC_ALARM, RTC_ALARM_DEFVAL);
set_reset_data( RTC_RTC_INT_STATUS, RTC_RTC_INT_STATUS_DEFVAL);
set_reset_data( RTC_RTC_INT_EN, RTC_RTC_INT_EN_DEFVAL);
set_reset_data( RTC_RTC_INT_DIS, RTC_RTC_INT_DIS_DEFVAL);
set_reset_data( RTC_ADDR_ERROR, RTC_ADDR_ERROR_DEFVAL);
set_reset_data( RTC_ADDR_ERROR_INT_EN, RTC_ADDR_ERROR_INT_EN_DEFVAL);
set_reset_data( RTC_ADDR_ERROR_INT_DIS, RTC_ADDR_ERROR_INT_DIS_DEFVAL);
set_reset_data( RTC_CONTROL, RTC_CONTROL_DEFVAL);
set_reset_data( RTC_SAFETY_CHK, RTC_SAFETY_CHK_DEFVAL);
set_reset_data( RTC_ECO, RTC_ECO_DEFVAL);
set_reset_data( SATA_AHCI_HBA_CAP, SATA_AHCI_HBA_CAP_DEFVAL);
set_reset_data( SATA_AHCI_HBA_GHC, SATA_AHCI_HBA_GHC_DEFVAL);
set_reset_data( SATA_AHCI_HBA_IS, SATA_AHCI_HBA_IS_DEFVAL);
set_reset_data( SATA_AHCI_HBA_PI, SATA_AHCI_HBA_PI_DEFVAL);
set_reset_data( SATA_AHCI_HBA_VS, SATA_AHCI_HBA_VS_DEFVAL);
set_reset_data( SATA_AHCI_HBA_CCC_CTL, SATA_AHCI_HBA_CCC_CTL_DEFVAL);
set_reset_data( SATA_AHCI_HBA_CCC_PORTS, SATA_AHCI_HBA_CCC_PORTS_DEFVAL);
set_reset_data( SATA_AHCI_HBA_EM_LOC, SATA_AHCI_HBA_EM_LOC_DEFVAL);
set_reset_data( SATA_AHCI_HBA_EM_CTL, SATA_AHCI_HBA_EM_CTL_DEFVAL);
set_reset_data( SATA_AHCI_HBA_CAP2, SATA_AHCI_HBA_CAP2_DEFVAL);
set_reset_data( SATA_AHCI_HBA_BOHC, SATA_AHCI_HBA_BOHC_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXCLB, SATA_AHCI_PORT0_CNTRL_PXCLB_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXCLBU, SATA_AHCI_PORT0_CNTRL_PXCLBU_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXFB, SATA_AHCI_PORT0_CNTRL_PXFB_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXFBU, SATA_AHCI_PORT0_CNTRL_PXFBU_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXIS, SATA_AHCI_PORT0_CNTRL_PXIS_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXIE, SATA_AHCI_PORT0_CNTRL_PXIE_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXCMD, SATA_AHCI_PORT0_CNTRL_PXCMD_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXTFD, SATA_AHCI_PORT0_CNTRL_PXTFD_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXSIG, SATA_AHCI_PORT0_CNTRL_PXSIG_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXSSTS, SATA_AHCI_PORT0_CNTRL_PXSSTS_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXSCTL, SATA_AHCI_PORT0_CNTRL_PXSCTL_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXSERR, SATA_AHCI_PORT0_CNTRL_PXSERR_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXSACT, SATA_AHCI_PORT0_CNTRL_PXSACT_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXCI, SATA_AHCI_PORT0_CNTRL_PXCI_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXSNTF, SATA_AHCI_PORT0_CNTRL_PXSNTF_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXFBS, SATA_AHCI_PORT0_CNTRL_PXFBS_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PXDEVSLP, SATA_AHCI_PORT0_CNTRL_PXDEVSLP_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_PBERR, SATA_AHCI_PORT0_CNTRL_PBERR_DEFVAL);
set_reset_data( SATA_AHCI_PORT0_CNTRL_CMDS, SATA_AHCI_PORT0_CNTRL_CMDS_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXCLB, SATA_AHCI_PORT1_CNTRL_PXCLB_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXCLBU, SATA_AHCI_PORT1_CNTRL_PXCLBU_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXFB, SATA_AHCI_PORT1_CNTRL_PXFB_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXFBU, SATA_AHCI_PORT1_CNTRL_PXFBU_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXIS, SATA_AHCI_PORT1_CNTRL_PXIS_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXIE, SATA_AHCI_PORT1_CNTRL_PXIE_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXCMD, SATA_AHCI_PORT1_CNTRL_PXCMD_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXTFD, SATA_AHCI_PORT1_CNTRL_PXTFD_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXSIG, SATA_AHCI_PORT1_CNTRL_PXSIG_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXSSTS, SATA_AHCI_PORT1_CNTRL_PXSSTS_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXSCTL, SATA_AHCI_PORT1_CNTRL_PXSCTL_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXSERR, SATA_AHCI_PORT1_CNTRL_PXSERR_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXSACT, SATA_AHCI_PORT1_CNTRL_PXSACT_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXCI, SATA_AHCI_PORT1_CNTRL_PXCI_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXSNTF, SATA_AHCI_PORT1_CNTRL_PXSNTF_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXFBS, SATA_AHCI_PORT1_CNTRL_PXFBS_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PXDEVSLP, SATA_AHCI_PORT1_CNTRL_PXDEVSLP_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_PBERR, SATA_AHCI_PORT1_CNTRL_PBERR_DEFVAL);
set_reset_data( SATA_AHCI_PORT1_CNTRL_CMDS, SATA_AHCI_PORT1_CNTRL_CMDS_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PCTRL, SATA_AHCI_VENDOR_PCTRL_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PCFG, SATA_AHCI_VENDOR_PCFG_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PPCFG, SATA_AHCI_VENDOR_PPCFG_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PP2C, SATA_AHCI_VENDOR_PP2C_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PP3C, SATA_AHCI_VENDOR_PP3C_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PP4C, SATA_AHCI_VENDOR_PP4C_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PP5C, SATA_AHCI_VENDOR_PP5C_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_AXICC, SATA_AHCI_VENDOR_AXICC_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PAXIC, SATA_AHCI_VENDOR_PAXIC_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_AXIPC, SATA_AHCI_VENDOR_AXIPC_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PTC, SATA_AHCI_VENDOR_PTC_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PTS, SATA_AHCI_VENDOR_PTS_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PLC, SATA_AHCI_VENDOR_PLC_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PLC1, SATA_AHCI_VENDOR_PLC1_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PLC2, SATA_AHCI_VENDOR_PLC2_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PLS, SATA_AHCI_VENDOR_PLS_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PLS1, SATA_AHCI_VENDOR_PLS1_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PCMDC, SATA_AHCI_VENDOR_PCMDC_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_PPCS, SATA_AHCI_VENDOR_PPCS_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_AMS, SATA_AHCI_VENDOR_AMS_DEFVAL);
set_reset_data( SATA_AHCI_VENDOR_TCR, SATA_AHCI_VENDOR_TCR_DEFVAL);
set_reset_data( SD0_REG_SDMASYSADDRLO, SD0_REG_SDMASYSADDRLO_DEFVAL);
set_reset_data( SD0_REG_SDMASYSADDRHI, SD0_REG_SDMASYSADDRHI_DEFVAL);
set_reset_data( SD0_REG_BLOCKSIZE, SD0_REG_BLOCKSIZE_DEFVAL);
set_reset_data( SD0_REG_BLOCKCOUNT, SD0_REG_BLOCKCOUNT_DEFVAL);
set_reset_data( SD0_REG_ARGUMENT1LO, SD0_REG_ARGUMENT1LO_DEFVAL);
set_reset_data( SD0_REG_ARGUMENT1HI, SD0_REG_ARGUMENT1HI_DEFVAL);
set_reset_data( SD0_REG_TRANSFERMODE, SD0_REG_TRANSFERMODE_DEFVAL);
set_reset_data( SD0_REG_COMMAND, SD0_REG_COMMAND_DEFVAL);
set_reset_data( SD0_REG_RESPONSE0, SD0_REG_RESPONSE0_DEFVAL);
set_reset_data( SD0_REG_RESPONSE1, SD0_REG_RESPONSE1_DEFVAL);
set_reset_data( SD0_REG_RESPONSE2, SD0_REG_RESPONSE2_DEFVAL);
set_reset_data( SD0_REG_RESPONSE3, SD0_REG_RESPONSE3_DEFVAL);
set_reset_data( SD0_REG_RESPONSE4, SD0_REG_RESPONSE4_DEFVAL);
set_reset_data( SD0_REG_RESPONSE5, SD0_REG_RESPONSE5_DEFVAL);
set_reset_data( SD0_REG_RESPONSE6, SD0_REG_RESPONSE6_DEFVAL);
set_reset_data( SD0_REG_RESPONSE7, SD0_REG_RESPONSE7_DEFVAL);
set_reset_data( SD0_REG_DATAPORT, SD0_REG_DATAPORT_DEFVAL);
set_reset_data( SD0_REG_PRESENTSTATE, SD0_REG_PRESENTSTATE_DEFVAL);
set_reset_data( SD0_REG_HOSTCONTROL1, SD0_REG_HOSTCONTROL1_DEFVAL);
set_reset_data( SD0_REG_POWERCONTROL, SD0_REG_POWERCONTROL_DEFVAL);
set_reset_data( SD0_REG_BLOCKGAPCONTROL, SD0_REG_BLOCKGAPCONTROL_DEFVAL);
set_reset_data( SD0_REG_WAKEUPCONTROL, SD0_REG_WAKEUPCONTROL_DEFVAL);
set_reset_data( SD0_REG_CLOCKCONTROL, SD0_REG_CLOCKCONTROL_DEFVAL);
set_reset_data( SD0_REG_TIMEOUTCONTROL, SD0_REG_TIMEOUTCONTROL_DEFVAL);
set_reset_data( SD0_REG_SOFTWARERESET, SD0_REG_SOFTWARERESET_DEFVAL);
set_reset_data( SD0_REG_NORMALINTRSTS, SD0_REG_NORMALINTRSTS_DEFVAL);
set_reset_data( SD0_REG_ERRORINTRSTS, SD0_REG_ERRORINTRSTS_DEFVAL);
set_reset_data( SD0_REG_NORMALINTRSTSENA, SD0_REG_NORMALINTRSTSENA_DEFVAL);
set_reset_data( SD0_REG_ERRORINTRSTSENA, SD0_REG_ERRORINTRSTSENA_DEFVAL);
set_reset_data( SD0_REG_NORMALINTRSIGENA, SD0_REG_NORMALINTRSIGENA_DEFVAL);
set_reset_data( SD0_REG_ERRORINTRSIGENA, SD0_REG_ERRORINTRSIGENA_DEFVAL);
set_reset_data( SD0_REG_AUTOCMDERRSTS, SD0_REG_AUTOCMDERRSTS_DEFVAL);
set_reset_data( SD0_REG_HOSTCONTROL2, SD0_REG_HOSTCONTROL2_DEFVAL);
set_reset_data( SD0_REG_CAPABILITIES, SD0_REG_CAPABILITIES_DEFVAL);
set_reset_data( SD0_REG_MAXCURRENTCAP, SD0_REG_MAXCURRENTCAP_DEFVAL);
set_reset_data( SD0_REG_FORCEEVENTFORAUTOCMDERRORSTATUS, SD0_REG_FORCEEVENTFORAUTOCMDERRORSTATUS_DEFVAL);
set_reset_data( SD0_REG_FORCEEVENTFORERRINTSTS, SD0_REG_FORCEEVENTFORERRINTSTS_DEFVAL);
set_reset_data( SD0_REG_ADMAERRSTS, SD0_REG_ADMAERRSTS_DEFVAL);
set_reset_data( SD0_REG_ADMASYSADDR0, SD0_REG_ADMASYSADDR0_DEFVAL);
set_reset_data( SD0_REG_ADMASYSADDR1, SD0_REG_ADMASYSADDR1_DEFVAL);
set_reset_data( SD0_REG_ADMASYSADDR2, SD0_REG_ADMASYSADDR2_DEFVAL);
set_reset_data( SD0_REG_ADMASYSADDR3, SD0_REG_ADMASYSADDR3_DEFVAL);
set_reset_data( SD0_REG_PRESETVALUE0, SD0_REG_PRESETVALUE0_DEFVAL);
set_reset_data( SD0_REG_PRESETVALUE1, SD0_REG_PRESETVALUE1_DEFVAL);
set_reset_data( SD0_REG_PRESETVALUE2, SD0_REG_PRESETVALUE2_DEFVAL);
set_reset_data( SD0_REG_PRESETVALUE3, SD0_REG_PRESETVALUE3_DEFVAL);
set_reset_data( SD0_REG_PRESETVALUE4, SD0_REG_PRESETVALUE4_DEFVAL);
set_reset_data( SD0_REG_PRESETVALUE5, SD0_REG_PRESETVALUE5_DEFVAL);
set_reset_data( SD0_REG_PRESETVALUE6, SD0_REG_PRESETVALUE6_DEFVAL);
set_reset_data( SD0_REG_PRESETVALUE7, SD0_REG_PRESETVALUE7_DEFVAL);
set_reset_data( SD0_REG_BOOTTIMEOUTCNT, SD0_REG_BOOTTIMEOUTCNT_DEFVAL);
set_reset_data( SD0_REG_SLOTINTRSTS, SD0_REG_SLOTINTRSTS_DEFVAL);
set_reset_data( SD0_REG_HOSTCONTROLLERVER, SD0_REG_HOSTCONTROLLERVER_DEFVAL);
set_reset_data( SD1_REG_SDMASYSADDRLO, SD1_REG_SDMASYSADDRLO_DEFVAL);
set_reset_data( SD1_REG_SDMASYSADDRHI, SD1_REG_SDMASYSADDRHI_DEFVAL);
set_reset_data( SD1_REG_BLOCKSIZE, SD1_REG_BLOCKSIZE_DEFVAL);
set_reset_data( SD1_REG_BLOCKCOUNT, SD1_REG_BLOCKCOUNT_DEFVAL);
set_reset_data( SD1_REG_ARGUMENT1LO, SD1_REG_ARGUMENT1LO_DEFVAL);
set_reset_data( SD1_REG_ARGUMENT1HI, SD1_REG_ARGUMENT1HI_DEFVAL);
set_reset_data( SD1_REG_TRANSFERMODE, SD1_REG_TRANSFERMODE_DEFVAL);
set_reset_data( SD1_REG_COMMAND, SD1_REG_COMMAND_DEFVAL);
set_reset_data( SD1_REG_RESPONSE0, SD1_REG_RESPONSE0_DEFVAL);
set_reset_data( SD1_REG_RESPONSE1, SD1_REG_RESPONSE1_DEFVAL);
set_reset_data( SD1_REG_RESPONSE2, SD1_REG_RESPONSE2_DEFVAL);
set_reset_data( SD1_REG_RESPONSE3, SD1_REG_RESPONSE3_DEFVAL);
set_reset_data( SD1_REG_RESPONSE4, SD1_REG_RESPONSE4_DEFVAL);
set_reset_data( SD1_REG_RESPONSE5, SD1_REG_RESPONSE5_DEFVAL);
set_reset_data( SD1_REG_RESPONSE6, SD1_REG_RESPONSE6_DEFVAL);
set_reset_data( SD1_REG_RESPONSE7, SD1_REG_RESPONSE7_DEFVAL);
set_reset_data( SD1_REG_DATAPORT, SD1_REG_DATAPORT_DEFVAL);
set_reset_data( SD1_REG_PRESENTSTATE, SD1_REG_PRESENTSTATE_DEFVAL);
set_reset_data( SD1_REG_HOSTCONTROL1, SD1_REG_HOSTCONTROL1_DEFVAL);
set_reset_data( SD1_REG_POWERCONTROL, SD1_REG_POWERCONTROL_DEFVAL);
set_reset_data( SD1_REG_BLOCKGAPCONTROL, SD1_REG_BLOCKGAPCONTROL_DEFVAL);
set_reset_data( SD1_REG_WAKEUPCONTROL, SD1_REG_WAKEUPCONTROL_DEFVAL);
set_reset_data( SD1_REG_CLOCKCONTROL, SD1_REG_CLOCKCONTROL_DEFVAL);
set_reset_data( SD1_REG_TIMEOUTCONTROL, SD1_REG_TIMEOUTCONTROL_DEFVAL);
set_reset_data( SD1_REG_SOFTWARERESET, SD1_REG_SOFTWARERESET_DEFVAL);
set_reset_data( SD1_REG_NORMALINTRSTS, SD1_REG_NORMALINTRSTS_DEFVAL);
set_reset_data( SD1_REG_ERRORINTRSTS, SD1_REG_ERRORINTRSTS_DEFVAL);
set_reset_data( SD1_REG_NORMALINTRSTSENA, SD1_REG_NORMALINTRSTSENA_DEFVAL);
set_reset_data( SD1_REG_ERRORINTRSTSENA, SD1_REG_ERRORINTRSTSENA_DEFVAL);
set_reset_data( SD1_REG_NORMALINTRSIGENA, SD1_REG_NORMALINTRSIGENA_DEFVAL);
set_reset_data( SD1_REG_ERRORINTRSIGENA, SD1_REG_ERRORINTRSIGENA_DEFVAL);
set_reset_data( SD1_REG_AUTOCMDERRSTS, SD1_REG_AUTOCMDERRSTS_DEFVAL);
set_reset_data( SD1_REG_HOSTCONTROL2, SD1_REG_HOSTCONTROL2_DEFVAL);
set_reset_data( SD1_REG_CAPABILITIES, SD1_REG_CAPABILITIES_DEFVAL);
set_reset_data( SD1_REG_MAXCURRENTCAP, SD1_REG_MAXCURRENTCAP_DEFVAL);
set_reset_data( SD1_REG_FORCEEVENTFORAUTOCMDERRORSTATUS, SD1_REG_FORCEEVENTFORAUTOCMDERRORSTATUS_DEFVAL);
set_reset_data( SD1_REG_FORCEEVENTFORERRINTSTS, SD1_REG_FORCEEVENTFORERRINTSTS_DEFVAL);
set_reset_data( SD1_REG_ADMAERRSTS, SD1_REG_ADMAERRSTS_DEFVAL);
set_reset_data( SD1_REG_ADMASYSADDR0, SD1_REG_ADMASYSADDR0_DEFVAL);
set_reset_data( SD1_REG_ADMASYSADDR1, SD1_REG_ADMASYSADDR1_DEFVAL);
set_reset_data( SD1_REG_ADMASYSADDR2, SD1_REG_ADMASYSADDR2_DEFVAL);
set_reset_data( SD1_REG_ADMASYSADDR3, SD1_REG_ADMASYSADDR3_DEFVAL);
set_reset_data( SD1_REG_PRESETVALUE0, SD1_REG_PRESETVALUE0_DEFVAL);
set_reset_data( SD1_REG_PRESETVALUE1, SD1_REG_PRESETVALUE1_DEFVAL);
set_reset_data( SD1_REG_PRESETVALUE2, SD1_REG_PRESETVALUE2_DEFVAL);
set_reset_data( SD1_REG_PRESETVALUE3, SD1_REG_PRESETVALUE3_DEFVAL);
set_reset_data( SD1_REG_PRESETVALUE4, SD1_REG_PRESETVALUE4_DEFVAL);
set_reset_data( SD1_REG_PRESETVALUE5, SD1_REG_PRESETVALUE5_DEFVAL);
set_reset_data( SD1_REG_PRESETVALUE6, SD1_REG_PRESETVALUE6_DEFVAL);
set_reset_data( SD1_REG_PRESETVALUE7, SD1_REG_PRESETVALUE7_DEFVAL);
set_reset_data( SD1_REG_BOOTTIMEOUTCNT, SD1_REG_BOOTTIMEOUTCNT_DEFVAL);
set_reset_data( SD1_REG_SLOTINTRSTS, SD1_REG_SLOTINTRSTS_DEFVAL);
set_reset_data( SD1_REG_HOSTCONTROLLERVER, SD1_REG_HOSTCONTROLLERVER_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_0, SERDES_L0_TX_ANA_TM_0_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_3, SERDES_L0_TX_ANA_TM_3_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_4, SERDES_L0_TX_ANA_TM_4_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_5, SERDES_L0_TX_ANA_TM_5_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_9, SERDES_L0_TX_ANA_TM_9_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_10, SERDES_L0_TX_ANA_TM_10_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_13, SERDES_L0_TX_ANA_TM_13_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_14, SERDES_L0_TX_ANA_TM_14_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_15, SERDES_L0_TX_ANA_TM_15_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_16, SERDES_L0_TX_ANA_TM_16_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_18, SERDES_L0_TX_ANA_TM_18_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_19, SERDES_L0_TX_ANA_TM_19_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_20, SERDES_L0_TX_ANA_TM_20_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_21, SERDES_L0_TX_ANA_TM_21_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_61, SERDES_L0_TX_DIG_TM_61_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_62, SERDES_L0_TX_DIG_TM_62_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_65, SERDES_L0_TX_DIG_TM_65_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_67, SERDES_L0_TX_DIG_TM_67_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_68, SERDES_L0_TX_DIG_TM_68_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_69, SERDES_L0_TX_DIG_TM_69_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_76, SERDES_L0_TX_DIG_TM_76_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_77, SERDES_L0_TX_DIG_TM_77_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_78, SERDES_L0_TX_DIG_TM_78_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_79, SERDES_L0_TX_DIG_TM_79_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_80, SERDES_L0_TX_DIG_TM_80_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_81, SERDES_L0_TX_DIG_TM_81_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_82, SERDES_L0_TX_DIG_TM_82_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_83, SERDES_L0_TX_DIG_TM_83_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_84, SERDES_L0_TX_DIG_TM_84_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_85, SERDES_L0_TX_ANA_TM_85_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_87, SERDES_L0_TX_ANA_TM_87_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_88, SERDES_L0_TX_ANA_TM_88_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_89, SERDES_L0_TX_ANA_TM_89_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_90, SERDES_L0_TX_ANA_TM_90_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_91, SERDES_L0_TX_DIG_TM_91_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_92, SERDES_L0_TX_DIG_TM_92_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_95, SERDES_L0_TX_ANA_TM_95_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_96, SERDES_L0_TX_ANA_TM_96_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_97, SERDES_L0_TX_ANA_TM_97_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_98, SERDES_L0_TX_DIG_TM_98_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_99, SERDES_L0_TX_DIG_TM_99_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_100, SERDES_L0_TX_DIG_TM_100_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_101, SERDES_L0_TX_DIG_TM_101_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_102, SERDES_L0_TX_DIG_TM_102_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_103, SERDES_L0_TX_DIG_TM_103_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_104, SERDES_L0_TX_DIG_TM_104_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_105, SERDES_L0_TX_DIG_TM_105_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_106, SERDES_L0_TX_DIG_TM_106_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_107, SERDES_L0_TX_DIG_TM_107_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_108, SERDES_L0_TX_DIG_TM_108_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_109, SERDES_L0_TX_DIG_TM_109_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_110, SERDES_L0_TX_DIG_TM_110_DEFVAL);
set_reset_data( SERDES_L0_TX_DIG_TM_111, SERDES_L0_TX_DIG_TM_111_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_112, SERDES_L0_TX_ANA_TM_112_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_113, SERDES_L0_TX_ANA_TM_113_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_114, SERDES_L0_TX_ANA_TM_114_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_115, SERDES_L0_TX_ANA_TM_115_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_116, SERDES_L0_TX_ANA_TM_116_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_117, SERDES_L0_TX_ANA_TM_117_DEFVAL);
set_reset_data( SERDES_L0_TX_ANA_TM_118, SERDES_L0_TX_ANA_TM_118_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_0, SERDES_L0_TXPMA_TM_0_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_1, SERDES_L0_TXPMA_TM_1_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_2, SERDES_L0_TXPMA_TM_2_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_3, SERDES_L0_TXPMA_TM_3_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_4, SERDES_L0_TXPMA_TM_4_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_5, SERDES_L0_TXPMA_TM_5_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_6, SERDES_L0_TXPMA_TM_6_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_7, SERDES_L0_TXPMA_TM_7_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_8, SERDES_L0_TXPMA_TM_8_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_9, SERDES_L0_TXPMA_TM_9_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_10, SERDES_L0_TXPMA_TM_10_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_11, SERDES_L0_TXPMA_TM_11_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_12, SERDES_L0_TXPMA_TM_12_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_13, SERDES_L0_TXPMA_TM_13_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_14, SERDES_L0_TXPMA_TM_14_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_15, SERDES_L0_TXPMA_TM_15_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_16, SERDES_L0_TXPMA_TM_16_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_17, SERDES_L0_TXPMA_TM_17_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_18, SERDES_L0_TXPMA_TM_18_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_19, SERDES_L0_TXPMA_TM_19_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_20, SERDES_L0_TXPMA_TM_20_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_21, SERDES_L0_TXPMA_TM_21_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_22, SERDES_L0_TXPMA_TM_22_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_23, SERDES_L0_TXPMA_TM_23_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_24, SERDES_L0_TXPMA_TM_24_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_25, SERDES_L0_TXPMA_TM_25_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_26, SERDES_L0_TXPMA_TM_26_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_TM_27, SERDES_L0_TXPMA_TM_27_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_ST_0, SERDES_L0_TXPMA_ST_0_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_ST_1, SERDES_L0_TXPMA_ST_1_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_ST_2, SERDES_L0_TXPMA_ST_2_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_ST_3, SERDES_L0_TXPMA_ST_3_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_ST_4, SERDES_L0_TXPMA_ST_4_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_ST_5, SERDES_L0_TXPMA_ST_5_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_ST_6, SERDES_L0_TXPMA_ST_6_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_ST_7, SERDES_L0_TXPMA_ST_7_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_ST_8, SERDES_L0_TXPMA_ST_8_DEFVAL);
set_reset_data( SERDES_L0_TXPMA_ST_9, SERDES_L0_TXPMA_ST_9_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_0, SERDES_L0_TXPMD_TM_0_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_1, SERDES_L0_TXPMD_TM_1_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_2, SERDES_L0_TXPMD_TM_2_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_3, SERDES_L0_TXPMD_TM_3_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_4, SERDES_L0_TXPMD_TM_4_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_5, SERDES_L0_TXPMD_TM_5_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_6, SERDES_L0_TXPMD_TM_6_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_7, SERDES_L0_TXPMD_TM_7_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_8, SERDES_L0_TXPMD_TM_8_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_9, SERDES_L0_TXPMD_TM_9_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_10, SERDES_L0_TXPMD_TM_10_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_11, SERDES_L0_TXPMD_TM_11_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_12, SERDES_L0_TXPMD_TM_12_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_13, SERDES_L0_TXPMD_TM_13_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_14, SERDES_L0_TXPMD_TM_14_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_15, SERDES_L0_TXPMD_TM_15_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_16, SERDES_L0_TXPMD_TM_16_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_17, SERDES_L0_TXPMD_TM_17_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_18, SERDES_L0_TXPMD_TM_18_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_19, SERDES_L0_TXPMD_TM_19_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_20, SERDES_L0_TXPMD_TM_20_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_21, SERDES_L0_TXPMD_TM_21_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_22, SERDES_L0_TXPMD_TM_22_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_23, SERDES_L0_TXPMD_TM_23_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_24, SERDES_L0_TXPMD_TM_24_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_25, SERDES_L0_TXPMD_TM_25_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_26, SERDES_L0_TXPMD_TM_26_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_27, SERDES_L0_TXPMD_TM_27_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_28, SERDES_L0_TXPMD_TM_28_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_29, SERDES_L0_TXPMD_TM_29_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_30, SERDES_L0_TXPMD_TM_30_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_31, SERDES_L0_TXPMD_TM_31_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_32, SERDES_L0_TXPMD_TM_32_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_33, SERDES_L0_TXPMD_TM_33_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_34, SERDES_L0_TXPMD_TM_34_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_35, SERDES_L0_TXPMD_TM_35_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_36, SERDES_L0_TXPMD_TM_36_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_37, SERDES_L0_TXPMD_TM_37_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_38, SERDES_L0_TXPMD_TM_38_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_39, SERDES_L0_TXPMD_TM_39_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_40, SERDES_L0_TXPMD_TM_40_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_41, SERDES_L0_TXPMD_TM_41_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_42, SERDES_L0_TXPMD_TM_42_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_43, SERDES_L0_TXPMD_TM_43_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_44, SERDES_L0_TXPMD_TM_44_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_45, SERDES_L0_TXPMD_TM_45_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_46, SERDES_L0_TXPMD_TM_46_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_47, SERDES_L0_TXPMD_TM_47_DEFVAL);
set_reset_data( SERDES_L0_TXPMD_TM_48, SERDES_L0_TXPMD_TM_48_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_1, SERDES_L0_TM_ANA_BYP_1_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_2, SERDES_L0_TM_ANA_BYP_2_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_3, SERDES_L0_TM_ANA_BYP_3_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_4, SERDES_L0_TM_ANA_BYP_4_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_5, SERDES_L0_TM_ANA_BYP_5_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_7, SERDES_L0_TM_ANA_BYP_7_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_8, SERDES_L0_TM_ANA_BYP_8_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_9, SERDES_L0_TM_ANA_BYP_9_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_10, SERDES_L0_TM_ANA_BYP_10_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_11, SERDES_L0_TM_ANA_BYP_11_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_12, SERDES_L0_TM_ANA_BYP_12_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_13, SERDES_L0_TM_ANA_BYP_13_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_14, SERDES_L0_TM_ANA_BYP_14_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_15, SERDES_L0_TM_ANA_BYP_15_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_16, SERDES_L0_TM_ANA_BYP_16_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_17, SERDES_L0_TM_ANA_BYP_17_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_18, SERDES_L0_TM_ANA_BYP_18_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_20, SERDES_L0_TM_ANA_BYP_20_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_21, SERDES_L0_TM_ANA_BYP_21_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_22, SERDES_L0_TM_ANA_BYP_22_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BYP_23, SERDES_L0_TM_ANA_BYP_23_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_1, SERDES_L0_TM_DIG_1_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_2, SERDES_L0_TM_DIG_2_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_3, SERDES_L0_TM_DIG_3_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_4, SERDES_L0_TM_DIG_4_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_5, SERDES_L0_TM_DIG_5_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_6, SERDES_L0_TM_DIG_6_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_7, SERDES_L0_TM_DIG_7_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_8, SERDES_L0_TM_DIG_8_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_9, SERDES_L0_TM_DIG_9_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_10, SERDES_L0_TM_DIG_10_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_11, SERDES_L0_TM_DIG_11_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_12, SERDES_L0_TM_DIG_12_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_13, SERDES_L0_TM_DIG_13_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_14, SERDES_L0_TM_DIG_14_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_15, SERDES_L0_TM_DIG_15_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_16, SERDES_L0_TM_DIG_16_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_17, SERDES_L0_TM_DIG_17_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_18, SERDES_L0_TM_DIG_18_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_19, SERDES_L0_TM_DIG_19_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_20, SERDES_L0_TM_DIG_20_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_21, SERDES_L0_TM_DIG_21_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_22, SERDES_L0_TM_DIG_22_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_23, SERDES_L0_TM_DIG_23_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_24, SERDES_L0_TM_DIG_24_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_25, SERDES_L0_TM_DIG_25_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_26, SERDES_L0_TM_DIG_26_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_27, SERDES_L0_TM_DIG_27_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_28, SERDES_L0_TM_DIG_28_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_29, SERDES_L0_TM_DIG_29_DEFVAL);
set_reset_data( SERDES_L0_TM_AUX_0, SERDES_L0_TM_AUX_0_DEFVAL);
set_reset_data( SERDES_L0_TM_AUX_1, SERDES_L0_TM_AUX_1_DEFVAL);
set_reset_data( SERDES_L0_TM_AUX_2, SERDES_L0_TM_AUX_2_DEFVAL);
set_reset_data( SERDES_L0_TM_AUX_3, SERDES_L0_TM_AUX_3_DEFVAL);
set_reset_data( SERDES_L0_TM_AUX_4, SERDES_L0_TM_AUX_4_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_30, SERDES_L0_TM_DIG_30_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_31, SERDES_L0_TM_DIG_31_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_32, SERDES_L0_TM_DIG_32_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_33, SERDES_L0_TM_DIG_33_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_34, SERDES_L0_TM_DIG_34_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_35, SERDES_L0_TM_DIG_35_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_36, SERDES_L0_TM_DIG_36_DEFVAL);
set_reset_data( SERDES_L0_TM_DIG_37, SERDES_L0_TM_DIG_37_DEFVAL);
set_reset_data( SERDES_L0_TM_LFPS_1, SERDES_L0_TM_LFPS_1_DEFVAL);
set_reset_data( SERDES_L0_TM_LFPS_2, SERDES_L0_TM_LFPS_2_DEFVAL);
set_reset_data( SERDES_L0_TM_LFPS_3, SERDES_L0_TM_LFPS_3_DEFVAL);
set_reset_data( SERDES_L0_TM_LFPS_4, SERDES_L0_TM_LFPS_4_DEFVAL);
set_reset_data( SERDES_L0_TM_RXPMA_1, SERDES_L0_TM_RXPMA_1_DEFVAL);
set_reset_data( SERDES_L0_TM_BSCAN_1, SERDES_L0_TM_BSCAN_1_DEFVAL);
set_reset_data( SERDES_L0_TM_MPHY_SQ_1, SERDES_L0_TM_MPHY_SQ_1_DEFVAL);
set_reset_data( SERDES_L0_TM_LSRX_1, SERDES_L0_TM_LSRX_1_DEFVAL);
set_reset_data( SERDES_L0_TM_LSRX_2, SERDES_L0_TM_LSRX_2_DEFVAL);
set_reset_data( SERDES_L0_TM_SIGDET_1, SERDES_L0_TM_SIGDET_1_DEFVAL);
set_reset_data( SERDES_L0_TM_SIGDET_2, SERDES_L0_TM_SIGDET_2_DEFVAL);
set_reset_data( SERDES_L0_TM_DFT_1, SERDES_L0_TM_DFT_1_DEFVAL);
set_reset_data( SERDES_L0_TM_DFT_2, SERDES_L0_TM_DFT_2_DEFVAL);
set_reset_data( SERDES_L0_TM_DFT_3, SERDES_L0_TM_DFT_3_DEFVAL);
set_reset_data( SERDES_L0_TM_DFT_4, SERDES_L0_TM_DFT_4_DEFVAL);
set_reset_data( SERDES_L0_TM_DFT_5, SERDES_L0_TM_DFT_5_DEFVAL);
set_reset_data( SERDES_L0_TM_DFT_6, SERDES_L0_TM_DFT_6_DEFVAL);
set_reset_data( SERDES_L0_TM_DFT_7, SERDES_L0_TM_DFT_7_DEFVAL);
set_reset_data( SERDES_L0_TM_DFT_8, SERDES_L0_TM_DFT_8_DEFVAL);
set_reset_data( SERDES_L0_TM_DFT_9, SERDES_L0_TM_DFT_9_DEFVAL);
set_reset_data( SERDES_L0_TM_DFT_10, SERDES_L0_TM_DFT_10_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_1, SERDES_L0_TM_BG_1_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_2, SERDES_L0_TM_BG_2_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_3, SERDES_L0_TM_BG_3_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_4, SERDES_L0_TM_BG_4_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_5, SERDES_L0_TM_BG_5_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_6, SERDES_L0_TM_BG_6_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_7, SERDES_L0_TM_BG_7_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_8, SERDES_L0_TM_BG_8_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_9, SERDES_L0_TM_BG_9_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_10, SERDES_L0_TM_BG_10_DEFVAL);
set_reset_data( SERDES_L0_TM_SD0, SERDES_L0_TM_SD0_DEFVAL);
set_reset_data( SERDES_L0_TM_SD1, SERDES_L0_TM_SD1_DEFVAL);
set_reset_data( SERDES_L0_TM_SD2, SERDES_L0_TM_SD2_DEFVAL);
set_reset_data( SERDES_L0_TM_SD3, SERDES_L0_TM_SD3_DEFVAL);
set_reset_data( SERDES_L0_TM_SD4, SERDES_L0_TM_SD4_DEFVAL);
set_reset_data( SERDES_L0_TM_SD5, SERDES_L0_TM_SD5_DEFVAL);
set_reset_data( SERDES_L0_TM_SD6, SERDES_L0_TM_SD6_DEFVAL);
set_reset_data( SERDES_L0_TM_MISC1, SERDES_L0_TM_MISC1_DEFVAL);
set_reset_data( SERDES_L0_TM_MISC2, SERDES_L0_TM_MISC2_DEFVAL);
set_reset_data( SERDES_L0_TM_EYE_SURF0, SERDES_L0_TM_EYE_SURF0_DEFVAL);
set_reset_data( SERDES_L0_TM_EYE_SURF1, SERDES_L0_TM_EYE_SURF1_DEFVAL);
set_reset_data( SERDES_L0_TM_EYE_SURF2, SERDES_L0_TM_EYE_SURF2_DEFVAL);
set_reset_data( SERDES_L0_TM_EYE_SURF3, SERDES_L0_TM_EYE_SURF3_DEFVAL);
set_reset_data( SERDES_L0_TM_EYE_SURF4, SERDES_L0_TM_EYE_SURF4_DEFVAL);
set_reset_data( SERDES_L0_TM_EYE_SURF5, SERDES_L0_TM_EYE_SURF5_DEFVAL);
set_reset_data( SERDES_L0_TM_EYE_SURF6, SERDES_L0_TM_EYE_SURF6_DEFVAL);
set_reset_data( SERDES_L0_TM_EYE_SURF7, SERDES_L0_TM_EYE_SURF7_DEFVAL);
set_reset_data( SERDES_L0_TM_EYE_SURF8, SERDES_L0_TM_EYE_SURF8_DEFVAL);
set_reset_data( SERDES_L0_TM_EYE_SURF9, SERDES_L0_TM_EYE_SURF9_DEFVAL);
set_reset_data( SERDES_L0_TM_SPARE, SERDES_L0_TM_SPARE_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_EQ1, SERDES_L0_TM_ANA_EQ1_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_E_PI0, SERDES_L0_TM_ANA_E_PI0_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_IQ_PI0, SERDES_L0_TM_ANA_IQ_PI0_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_MISC0, SERDES_L0_TM_ANA_MISC0_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_CODE_IQ_PH0, SERDES_L0_TM_SAMP_CODE_IQ_PH0_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_CODE_IQ_PH90, SERDES_L0_TM_SAMP_CODE_IQ_PH90_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_CODE_IQ_PH180, SERDES_L0_TM_SAMP_CODE_IQ_PH180_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_CODE_IQ_PH270, SERDES_L0_TM_SAMP_CODE_IQ_PH270_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_CODE_E_PH0, SERDES_L0_TM_SAMP_CODE_E_PH0_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_CODE_E_PH180, SERDES_L0_TM_SAMP_CODE_E_PH180_DEFVAL);
set_reset_data( SERDES_L0_TM_IQ_ILL0, SERDES_L0_TM_IQ_ILL0_DEFVAL);
set_reset_data( SERDES_L0_TM_IQ_ILL1, SERDES_L0_TM_IQ_ILL1_DEFVAL);
set_reset_data( SERDES_L0_TM_IQ_ILL2, SERDES_L0_TM_IQ_ILL2_DEFVAL);
set_reset_data( SERDES_L0_TM_IQ_ILL3, SERDES_L0_TM_IQ_ILL3_DEFVAL);
set_reset_data( SERDES_L0_TM_IQ_ILL4, SERDES_L0_TM_IQ_ILL4_DEFVAL);
set_reset_data( SERDES_L0_TM_IQ_ILL5, SERDES_L0_TM_IQ_ILL5_DEFVAL);
set_reset_data( SERDES_L0_TM_IQ_ILL6, SERDES_L0_TM_IQ_ILL6_DEFVAL);
set_reset_data( SERDES_L0_TM_IQ_ILL7, SERDES_L0_TM_IQ_ILL7_DEFVAL);
set_reset_data( SERDES_L0_TM_IQ_ILL8, SERDES_L0_TM_IQ_ILL8_DEFVAL);
set_reset_data( SERDES_L0_TM_IQ_ILL9, SERDES_L0_TM_IQ_ILL9_DEFVAL);
set_reset_data( SERDES_L0_TM_IQ_ILL10, SERDES_L0_TM_IQ_ILL10_DEFVAL);
set_reset_data( SERDES_L0_TM_E_ILL0, SERDES_L0_TM_E_ILL0_DEFVAL);
set_reset_data( SERDES_L0_TM_E_ILL1, SERDES_L0_TM_E_ILL1_DEFVAL);
set_reset_data( SERDES_L0_TM_E_ILL2, SERDES_L0_TM_E_ILL2_DEFVAL);
set_reset_data( SERDES_L0_TM_E_ILL3, SERDES_L0_TM_E_ILL3_DEFVAL);
set_reset_data( SERDES_L0_TM_E_ILL4, SERDES_L0_TM_E_ILL4_DEFVAL);
set_reset_data( SERDES_L0_TM_E_ILL5, SERDES_L0_TM_E_ILL5_DEFVAL);
set_reset_data( SERDES_L0_TM_E_ILL6, SERDES_L0_TM_E_ILL6_DEFVAL);
set_reset_data( SERDES_L0_TM_E_ILL7, SERDES_L0_TM_E_ILL7_DEFVAL);
set_reset_data( SERDES_L0_TM_E_ILL8, SERDES_L0_TM_E_ILL8_DEFVAL);
set_reset_data( SERDES_L0_TM_E_ILL9, SERDES_L0_TM_E_ILL9_DEFVAL);
set_reset_data( SERDES_L0_TM_E_ILL10, SERDES_L0_TM_E_ILL10_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ0, SERDES_L0_TM_EQ0_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ1, SERDES_L0_TM_EQ1_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ2, SERDES_L0_TM_EQ2_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ3, SERDES_L0_TM_EQ3_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ4, SERDES_L0_TM_EQ4_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ5, SERDES_L0_TM_EQ5_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ6, SERDES_L0_TM_EQ6_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ7, SERDES_L0_TM_EQ7_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ8, SERDES_L0_TM_EQ8_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ9, SERDES_L0_TM_EQ9_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ10, SERDES_L0_TM_EQ10_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ11, SERDES_L0_TM_EQ11_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL7, SERDES_L0_TM_ILL7_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL8, SERDES_L0_TM_ILL8_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL9, SERDES_L0_TM_ILL9_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL10, SERDES_L0_TM_ILL10_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL11, SERDES_L0_TM_ILL11_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL12, SERDES_L0_TM_ILL12_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL13, SERDES_L0_TM_ILL13_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL14, SERDES_L0_TM_ILL14_DEFVAL);
set_reset_data( SERDES_L0_TM_FRZ_FSM0, SERDES_L0_TM_FRZ_FSM0_DEFVAL);
set_reset_data( SERDES_L0_TM_FRZ_FSM1, SERDES_L0_TM_FRZ_FSM1_DEFVAL);
set_reset_data( SERDES_L0_TM_RST_DLY, SERDES_L0_TM_RST_DLY_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL15, SERDES_L0_TM_ILL15_DEFVAL);
set_reset_data( SERDES_L0_TM_MISC3, SERDES_L0_TM_MISC3_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ_OFFS1, SERDES_L0_TM_EQ_OFFS1_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP0, SERDES_L0_TM_SAMP0_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ12, SERDES_L0_TM_EQ12_DEFVAL);
set_reset_data( SERDES_L0_TM_MISC4, SERDES_L0_TM_MISC4_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_STATUS0, SERDES_L0_TM_SAMP_STATUS0_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_STATUS1, SERDES_L0_TM_SAMP_STATUS1_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_STATUS2, SERDES_L0_TM_SAMP_STATUS2_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_STATUS3, SERDES_L0_TM_SAMP_STATUS3_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_STATUS4, SERDES_L0_TM_SAMP_STATUS4_DEFVAL);
set_reset_data( SERDES_L0_TM_SAMP_STATUS5, SERDES_L0_TM_SAMP_STATUS5_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS0, SERDES_L0_TM_ILL_STATUS0_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS1, SERDES_L0_TM_ILL_STATUS1_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS2, SERDES_L0_TM_ILL_STATUS2_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS3, SERDES_L0_TM_ILL_STATUS3_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS4, SERDES_L0_TM_ILL_STATUS4_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS5, SERDES_L0_TM_ILL_STATUS5_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS6, SERDES_L0_TM_ILL_STATUS6_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS7, SERDES_L0_TM_ILL_STATUS7_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS8, SERDES_L0_TM_ILL_STATUS8_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS9, SERDES_L0_TM_ILL_STATUS9_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS10, SERDES_L0_TM_ILL_STATUS10_DEFVAL);
set_reset_data( SERDES_L0_TM_ILL_STATUS11, SERDES_L0_TM_ILL_STATUS11_DEFVAL);
set_reset_data( SERDES_L0_TM_MISC_ST_0, SERDES_L0_TM_MISC_ST_0_DEFVAL);
set_reset_data( SERDES_L0_TM_SD_ST_0, SERDES_L0_TM_SD_ST_0_DEFVAL);
set_reset_data( SERDES_L0_TM_EYESURF_ST0, SERDES_L0_TM_EYESURF_ST0_DEFVAL);
set_reset_data( SERDES_L0_TM_EYESURF_ST1, SERDES_L0_TM_EYESURF_ST1_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ_ST0, SERDES_L0_TM_EQ_ST0_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ_ST1, SERDES_L0_TM_EQ_ST1_DEFVAL);
set_reset_data( SERDES_L0_TM_EQ_ST2, SERDES_L0_TM_EQ_ST2_DEFVAL);
set_reset_data( SERDES_L0_TM_RXPMA_ST1, SERDES_L0_TM_RXPMA_ST1_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR0, SERDES_L0_TM_CDR0_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR1, SERDES_L0_TM_CDR1_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR2, SERDES_L0_TM_CDR2_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR3, SERDES_L0_TM_CDR3_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR4, SERDES_L0_TM_CDR4_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR5, SERDES_L0_TM_CDR5_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR6, SERDES_L0_TM_CDR6_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR7, SERDES_L0_TM_CDR7_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR8, SERDES_L0_TM_CDR8_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR9, SERDES_L0_TM_CDR9_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR10, SERDES_L0_TM_CDR10_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR11, SERDES_L0_TM_CDR11_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR12, SERDES_L0_TM_CDR12_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR13, SERDES_L0_TM_CDR13_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR14, SERDES_L0_TM_CDR14_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR15, SERDES_L0_TM_CDR15_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR16, SERDES_L0_TM_CDR16_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR17, SERDES_L0_TM_CDR17_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR18, SERDES_L0_TM_CDR18_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR19, SERDES_L0_TM_CDR19_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR20, SERDES_L0_TM_CDR20_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR21, SERDES_L0_TM_CDR21_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR22, SERDES_L0_TM_CDR22_DEFVAL);
set_reset_data( SERDES_L0_TM_CDR23, SERDES_L0_TM_CDR23_DEFVAL);
set_reset_data( SERDES_L0_TM_MISC0, SERDES_L0_TM_MISC0_DEFVAL);
set_reset_data( SERDES_L0_TM_HSRX_ST0, SERDES_L0_TM_HSRX_ST0_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_LS_CLOCK, SERDES_L0_TM_PLL_LS_CLOCK_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_LOOP_FILT, SERDES_L0_TM_PLL_LOOP_FILT_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG2, SERDES_L0_TM_PLL_DIG2_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_FBDIV, SERDES_L0_TM_PLL_FBDIV_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG4, SERDES_L0_TM_PLL_DIG4_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG5, SERDES_L0_TM_PLL_DIG5_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG6, SERDES_L0_TM_PLL_DIG6_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG7, SERDES_L0_TM_PLL_DIG7_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_CPUMP_CODE_1, SERDES_L0_TM_PLL_CPUMP_CODE_1_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG9, SERDES_L0_TM_PLL_DIG9_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_COARSE_CODE_LSB, SERDES_L0_TM_PLL_COARSE_CODE_LSB_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG11, SERDES_L0_TM_PLL_DIG11_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG12, SERDES_L0_TM_PLL_DIG12_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_CONST_PMOS, SERDES_L0_TM_PLL_CONST_PMOS_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG14, SERDES_L0_TM_PLL_DIG14_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG15, SERDES_L0_TM_PLL_DIG15_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG16, SERDES_L0_TM_PLL_DIG16_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG17, SERDES_L0_TM_PLL_DIG17_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG18, SERDES_L0_TM_PLL_DIG18_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG19, SERDES_L0_TM_PLL_DIG19_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG20, SERDES_L0_TM_PLL_DIG20_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG21, SERDES_L0_TM_PLL_DIG21_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG22, SERDES_L0_TM_PLL_DIG22_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG23, SERDES_L0_TM_PLL_DIG23_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG24, SERDES_L0_TM_PLL_DIG24_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG25, SERDES_L0_TM_PLL_DIG25_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG26, SERDES_L0_TM_PLL_DIG26_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_CLK_DIST_NTRIM_LSB, SERDES_L0_TM_PLL_CLK_DIST_NTRIM_LSB_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_CLK_DIST_PTRIM_LSB, SERDES_L0_TM_PLL_CLK_DIST_PTRIM_LSB_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG_29, SERDES_L0_TM_PLL_DIG_29_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG_30, SERDES_L0_TM_PLL_DIG_30_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG_31, SERDES_L0_TM_PLL_DIG_31_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG_32, SERDES_L0_TM_PLL_DIG_32_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG_33, SERDES_L0_TM_PLL_DIG_33_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG_34, SERDES_L0_TM_PLL_DIG_34_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG_35, SERDES_L0_TM_PLL_DIG_35_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG_36, SERDES_L0_TM_PLL_DIG_36_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_DIG_37, SERDES_L0_TM_PLL_DIG_37_DEFVAL);
set_reset_data( SERDES_L0_TM_PLL_COARSE_CODE_SAT_MSB, SERDES_L0_TM_PLL_COARSE_CODE_SAT_MSB_DEFVAL);
set_reset_data( SERDES_L0_MPHY_CFG_HIB8, SERDES_L0_MPHY_CFG_HIB8_DEFVAL);
set_reset_data( SERDES_L0_MPHY_CFG_MODE, SERDES_L0_MPHY_CFG_MODE_DEFVAL);
set_reset_data( SERDES_L0_MPHY_CFG_HS_GEAR, SERDES_L0_MPHY_CFG_HS_GEAR_DEFVAL);
set_reset_data( SERDES_L0_MPHY_CFG_HS_RATE, SERDES_L0_MPHY_CFG_HS_RATE_DEFVAL);
set_reset_data( SERDES_L0_MPHY_CFG_PWM, SERDES_L0_MPHY_CFG_PWM_DEFVAL);
set_reset_data( SERDES_L0_PLL_OPDIV_LS, SERDES_L0_PLL_OPDIV_LS_DEFVAL);
set_reset_data( SERDES_L0_MPHY_CFG_UPDT, SERDES_L0_MPHY_CFG_UPDT_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_DIV_CNTRLS, SERDES_L0_PLL_TM_DIV_CNTRLS_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G1A_LSB, SERDES_L0_PLL_FBDIV_G1A_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G1B_LSB, SERDES_L0_PLL_FBDIV_G1B_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G2A_LSB, SERDES_L0_PLL_FBDIV_G2A_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G2B_LSB, SERDES_L0_PLL_FBDIV_G2B_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G3A_LSB, SERDES_L0_PLL_FBDIV_G3A_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G3B_LSB, SERDES_L0_PLL_FBDIV_G3B_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G1A_MSB, SERDES_L0_PLL_FBDIV_G1A_MSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G1B_MSB, SERDES_L0_PLL_FBDIV_G1B_MSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G2A_MSB, SERDES_L0_PLL_FBDIV_G2A_MSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G2B_MSB, SERDES_L0_PLL_FBDIV_G2B_MSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G3A_MSB, SERDES_L0_PLL_FBDIV_G3A_MSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_G3B_MSB, SERDES_L0_PLL_FBDIV_G3B_MSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_IPDIV, SERDES_L0_PLL_IPDIV_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_FRAC_0_LSB, SERDES_L0_PLL_FBDIV_FRAC_0_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_FRAC_1, SERDES_L0_PLL_FBDIV_FRAC_1_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_FRAC_2, SERDES_L0_PLL_FBDIV_FRAC_2_DEFVAL);
set_reset_data( SERDES_L0_PLL_FBDIV_FRAC_3_MSB, SERDES_L0_PLL_FBDIV_FRAC_3_MSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_PWR_SEQ_WAIT_TIME, SERDES_L0_PLL_PWR_SEQ_WAIT_TIME_DEFVAL);
set_reset_data( SERDES_L0_PLL_SS_STEPS_0_LSB, SERDES_L0_PLL_SS_STEPS_0_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_SS_STEPS_1_MSB, SERDES_L0_PLL_SS_STEPS_1_MSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_SS_STEP_SIZE_0_LSB, SERDES_L0_PLL_SS_STEP_SIZE_0_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_SS_STEP_SIZE_1, SERDES_L0_PLL_SS_STEP_SIZE_1_DEFVAL);
set_reset_data( SERDES_L0_PLL_SS_STEP_SIZE_2, SERDES_L0_PLL_SS_STEP_SIZE_2_DEFVAL);
set_reset_data( SERDES_L0_PLL_SS_STEP_SIZE_3_MSB, SERDES_L0_PLL_SS_STEP_SIZE_3_MSB_DEFVAL);
set_reset_data( SERDES_L0_TM_MASK_CFG_UPDT, SERDES_L0_TM_MASK_CFG_UPDT_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_FORCE_DIV, SERDES_L0_PLL_TM_FORCE_DIV_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_COARSE_CODE_1_LSB, SERDES_L0_PLL_TM_COARSE_CODE_1_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_COARSE_CODE_2_LSB, SERDES_L0_PLL_TM_COARSE_CODE_2_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_COARSE_CODE_3_LSB, SERDES_L0_PLL_TM_COARSE_CODE_3_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_COARSE_CODE_4_LSB, SERDES_L0_PLL_TM_COARSE_CODE_4_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_COARSE_CODE_5_LSB, SERDES_L0_PLL_TM_COARSE_CODE_5_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_COARSE_CODE_6_LSB, SERDES_L0_PLL_TM_COARSE_CODE_6_LSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_COARSE_CODE_1_2_MSB, SERDES_L0_PLL_TM_COARSE_CODE_1_2_MSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_COARSE_CODE_3_4_MSB, SERDES_L0_PLL_TM_COARSE_CODE_3_4_MSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_COARSE_CODE_5_6_MSB, SERDES_L0_PLL_TM_COARSE_CODE_5_6_MSB_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_SHARED_0, SERDES_L0_PLL_TM_SHARED_0_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_FRAC_OFFSET_0, SERDES_L0_PLL_TM_FRAC_OFFSET_0_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_FRAC_OFFSET_1, SERDES_L0_PLL_TM_FRAC_OFFSET_1_DEFVAL);
set_reset_data( SERDES_L0_PLL_TM_FRAC_OFFSET_2, SERDES_L0_PLL_TM_FRAC_OFFSET_2_DEFVAL);
set_reset_data( SERDES_L0_PLL_STATUS_READ_0, SERDES_L0_PLL_STATUS_READ_0_DEFVAL);
set_reset_data( SERDES_L0_PLL_STATUS_READ_1, SERDES_L0_PLL_STATUS_READ_1_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_PROG0, SERDES_L0_TM_BG_PROG0_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_PROG1, SERDES_L0_TM_BG_PROG1_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT0, SERDES_L0_TM_ANA_BG_TESTBIT0_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT1, SERDES_L0_TM_ANA_BG_TESTBIT1_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT2, SERDES_L0_TM_ANA_BG_TESTBIT2_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT3, SERDES_L0_TM_ANA_BG_TESTBIT3_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT4, SERDES_L0_TM_ANA_BG_TESTBIT4_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT5, SERDES_L0_TM_ANA_BG_TESTBIT5_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT6, SERDES_L0_TM_ANA_BG_TESTBIT6_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT7, SERDES_L0_TM_ANA_BG_TESTBIT7_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT8, SERDES_L0_TM_ANA_BG_TESTBIT8_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT9, SERDES_L0_TM_ANA_BG_TESTBIT9_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT10, SERDES_L0_TM_ANA_BG_TESTBIT10_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT11, SERDES_L0_TM_ANA_BG_TESTBIT11_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT12, SERDES_L0_TM_ANA_BG_TESTBIT12_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT13, SERDES_L0_TM_ANA_BG_TESTBIT13_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT14, SERDES_L0_TM_ANA_BG_TESTBIT14_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT15, SERDES_L0_TM_ANA_BG_TESTBIT15_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT16, SERDES_L0_TM_ANA_BG_TESTBIT16_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT17, SERDES_L0_TM_ANA_BG_TESTBIT17_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT18, SERDES_L0_TM_ANA_BG_TESTBIT18_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT19, SERDES_L0_TM_ANA_BG_TESTBIT19_DEFVAL);
set_reset_data( SERDES_L0_TM_ANA_BG_TESTBIT20, SERDES_L0_TM_ANA_BG_TESTBIT20_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_PROG2, SERDES_L0_TM_BG_PROG2_DEFVAL);
set_reset_data( SERDES_L0_L0_REF_CLK_SEL, SERDES_L0_L0_REF_CLK_SEL_DEFVAL);
set_reset_data( SERDES_L0_L1_REF_CLK_SEL, SERDES_L0_L1_REF_CLK_SEL_DEFVAL);
set_reset_data( SERDES_L0_L2_REF_CLK_SEL, SERDES_L0_L2_REF_CLK_SEL_DEFVAL);
set_reset_data( SERDES_L0_L3_REF_CLK_SEL, SERDES_L0_L3_REF_CLK_SEL_DEFVAL);
set_reset_data( SERDES_L0_L0_REF_CLK_PULLDN, SERDES_L0_L0_REF_CLK_PULLDN_DEFVAL);
set_reset_data( SERDES_L0_L1_REF_CLK_PULLDN, SERDES_L0_L1_REF_CLK_PULLDN_DEFVAL);
set_reset_data( SERDES_L0_L2_REF_CLK_PULLDN, SERDES_L0_L2_REF_CLK_PULLDN_DEFVAL);
set_reset_data( SERDES_L0_L3_REF_CLK_PULLDN, SERDES_L0_L3_REF_CLK_PULLDN_DEFVAL);
set_reset_data( SERDES_L0_TM_PG_CTRL0, SERDES_L0_TM_PG_CTRL0_DEFVAL);
set_reset_data( SERDES_L0_TM_PG_CTRL1, SERDES_L0_TM_PG_CTRL1_DEFVAL);
set_reset_data( SERDES_L0_TM_SLICER0_CTRL, SERDES_L0_TM_SLICER0_CTRL_DEFVAL);
set_reset_data( SERDES_L0_TM_SLICER01_BIAS_PROG0, SERDES_L0_TM_SLICER01_BIAS_PROG0_DEFVAL);
set_reset_data( SERDES_L0_TM_SLICER01_BIAS_PROG1, SERDES_L0_TM_SLICER01_BIAS_PROG1_DEFVAL);
set_reset_data( SERDES_L0_TM_SLICER1_CTRL, SERDES_L0_TM_SLICER1_CTRL_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_IPTAT_PROG, SERDES_L0_TM_BG_IPTAT_PROG_DEFVAL);
set_reset_data( SERDES_L0_TM_PG_MUX_SEL, SERDES_L0_TM_PG_MUX_SEL_DEFVAL);
set_reset_data( SERDES_L0_BG_SLICER_SPARE, SERDES_L0_BG_SLICER_SPARE_DEFVAL);
set_reset_data( SERDES_L0_TM_1US_COUNT, SERDES_L0_TM_1US_COUNT_DEFVAL);
set_reset_data( SERDES_L0_TM_BG_SETTLING_TIME, SERDES_L0_TM_BG_SETTLING_TIME_DEFVAL);
set_reset_data( SERDES_L0_SLICER0_ENABLE, SERDES_L0_SLICER0_ENABLE_DEFVAL);
set_reset_data( SERDES_L0_SLICER1_ENABLE, SERDES_L0_SLICER1_ENABLE_DEFVAL);
set_reset_data( SERDES_L0_SLICER0_BYPASS, SERDES_L0_SLICER0_BYPASS_DEFVAL);
set_reset_data( SERDES_L0_SLICER1_BYPASS, SERDES_L0_SLICER1_BYPASS_DEFVAL);
set_reset_data( SERDES_L0_BG_POWER_GOOD_STATUS, SERDES_L0_BG_POWER_GOOD_STATUS_DEFVAL);
set_reset_data( SERDES_L0_SUPPLY_POWER_GOOD_STATUS, SERDES_L0_SUPPLY_POWER_GOOD_STATUS_DEFVAL);
set_reset_data( SERDES_L0_BG_ISO_CTRL, SERDES_L0_BG_ISO_CTRL_DEFVAL);
set_reset_data( SERDES_L0_UPHY_GLOBAL_CTRL, SERDES_L0_UPHY_GLOBAL_CTRL_DEFVAL);
set_reset_data( SERDES_L0_BIST_CTRL_1, SERDES_L0_BIST_CTRL_1_DEFVAL);
set_reset_data( SERDES_L0_BIST_CTRL_2, SERDES_L0_BIST_CTRL_2_DEFVAL);
set_reset_data( SERDES_L0_BIST_RUN_LEN_L, SERDES_L0_BIST_RUN_LEN_L_DEFVAL);
set_reset_data( SERDES_L0_BIST_ERR_INJ_POINT_L, SERDES_L0_BIST_ERR_INJ_POINT_L_DEFVAL);
set_reset_data( SERDES_L0_BIST_RUNLEN_ERR_INJ_H, SERDES_L0_BIST_RUNLEN_ERR_INJ_H_DEFVAL);
set_reset_data( SERDES_L0_BIST_IDLE_TIME, SERDES_L0_BIST_IDLE_TIME_DEFVAL);
set_reset_data( SERDES_L0_BIST_MARKER_L, SERDES_L0_BIST_MARKER_L_DEFVAL);
set_reset_data( SERDES_L0_BIST_IDLE_CHAR_L, SERDES_L0_BIST_IDLE_CHAR_L_DEFVAL);
set_reset_data( SERDES_L0_BIST_MARKER_IDLE_H, SERDES_L0_BIST_MARKER_IDLE_H_DEFVAL);
set_reset_data( SERDES_L0_BIST_LOW_PULSE_TIME, SERDES_L0_BIST_LOW_PULSE_TIME_DEFVAL);
set_reset_data( SERDES_L0_BIST_TOTAL_PULSE_TIME, SERDES_L0_BIST_TOTAL_PULSE_TIME_DEFVAL);
set_reset_data( SERDES_L0_BIST_TEST_PAT_1, SERDES_L0_BIST_TEST_PAT_1_DEFVAL);
set_reset_data( SERDES_L0_BIST_TEST_PAT_2, SERDES_L0_BIST_TEST_PAT_2_DEFVAL);
set_reset_data( SERDES_L0_BIST_TEST_PAT_3, SERDES_L0_BIST_TEST_PAT_3_DEFVAL);
set_reset_data( SERDES_L0_BIST_TEST_PAT_4, SERDES_L0_BIST_TEST_PAT_4_DEFVAL);
set_reset_data( SERDES_L0_BIST_TEST_PAT_MSBS, SERDES_L0_BIST_TEST_PAT_MSBS_DEFVAL);
set_reset_data( SERDES_L0_BIST_PKT_NUM, SERDES_L0_BIST_PKT_NUM_DEFVAL);
set_reset_data( SERDES_L0_BIST_FRM_IDLE_TIME, SERDES_L0_BIST_FRM_IDLE_TIME_DEFVAL);
set_reset_data( SERDES_L0_BIST_PKT_CTR_L, SERDES_L0_BIST_PKT_CTR_L_DEFVAL);
set_reset_data( SERDES_L0_BIST_PKT_CTR_H, SERDES_L0_BIST_PKT_CTR_H_DEFVAL);
set_reset_data( SERDES_L0_BIST_ERR_CTR_L, SERDES_L0_BIST_ERR_CTR_L_DEFVAL);
set_reset_data( SERDES_L0_BIST_ERR_CTR_H, SERDES_L0_BIST_ERR_CTR_H_DEFVAL);
set_reset_data( SERDES_L0_CLK_DIV_CNT, SERDES_L0_CLK_DIV_CNT_DEFVAL);
set_reset_data( SERDES_L0_DATA_BUS_WID, SERDES_L0_DATA_BUS_WID_DEFVAL);
set_reset_data( SERDES_L0_ANADIG_BYPASS, SERDES_L0_ANADIG_BYPASS_DEFVAL);
set_reset_data( SERDES_L0_BIST_FILLER_OUT, SERDES_L0_BIST_FILLER_OUT_DEFVAL);
set_reset_data( SERDES_L0_BIST_FORCE_MK_RST, SERDES_L0_BIST_FORCE_MK_RST_DEFVAL);
set_reset_data( SERDES_L0_SPARE_IN, SERDES_L0_SPARE_IN_DEFVAL);
set_reset_data( SERDES_L0_SPARE_OUT, SERDES_L0_SPARE_OUT_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_0, SERDES_L1_TX_ANA_TM_0_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_3, SERDES_L1_TX_ANA_TM_3_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_4, SERDES_L1_TX_ANA_TM_4_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_5, SERDES_L1_TX_ANA_TM_5_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_9, SERDES_L1_TX_ANA_TM_9_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_10, SERDES_L1_TX_ANA_TM_10_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_13, SERDES_L1_TX_ANA_TM_13_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_14, SERDES_L1_TX_ANA_TM_14_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_15, SERDES_L1_TX_ANA_TM_15_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_16, SERDES_L1_TX_ANA_TM_16_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_18, SERDES_L1_TX_ANA_TM_18_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_19, SERDES_L1_TX_ANA_TM_19_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_20, SERDES_L1_TX_ANA_TM_20_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_21, SERDES_L1_TX_ANA_TM_21_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_61, SERDES_L1_TX_DIG_TM_61_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_62, SERDES_L1_TX_DIG_TM_62_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_65, SERDES_L1_TX_DIG_TM_65_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_67, SERDES_L1_TX_DIG_TM_67_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_68, SERDES_L1_TX_DIG_TM_68_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_69, SERDES_L1_TX_DIG_TM_69_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_76, SERDES_L1_TX_DIG_TM_76_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_77, SERDES_L1_TX_DIG_TM_77_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_78, SERDES_L1_TX_DIG_TM_78_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_79, SERDES_L1_TX_DIG_TM_79_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_80, SERDES_L1_TX_DIG_TM_80_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_81, SERDES_L1_TX_DIG_TM_81_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_82, SERDES_L1_TX_DIG_TM_82_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_83, SERDES_L1_TX_DIG_TM_83_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_84, SERDES_L1_TX_DIG_TM_84_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_85, SERDES_L1_TX_ANA_TM_85_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_87, SERDES_L1_TX_ANA_TM_87_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_88, SERDES_L1_TX_ANA_TM_88_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_89, SERDES_L1_TX_ANA_TM_89_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_90, SERDES_L1_TX_ANA_TM_90_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_91, SERDES_L1_TX_DIG_TM_91_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_92, SERDES_L1_TX_DIG_TM_92_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_95, SERDES_L1_TX_ANA_TM_95_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_96, SERDES_L1_TX_ANA_TM_96_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_97, SERDES_L1_TX_ANA_TM_97_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_98, SERDES_L1_TX_DIG_TM_98_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_99, SERDES_L1_TX_DIG_TM_99_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_100, SERDES_L1_TX_DIG_TM_100_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_101, SERDES_L1_TX_DIG_TM_101_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_102, SERDES_L1_TX_DIG_TM_102_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_103, SERDES_L1_TX_DIG_TM_103_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_104, SERDES_L1_TX_DIG_TM_104_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_105, SERDES_L1_TX_DIG_TM_105_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_106, SERDES_L1_TX_DIG_TM_106_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_107, SERDES_L1_TX_DIG_TM_107_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_108, SERDES_L1_TX_DIG_TM_108_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_109, SERDES_L1_TX_DIG_TM_109_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_110, SERDES_L1_TX_DIG_TM_110_DEFVAL);
set_reset_data( SERDES_L1_TX_DIG_TM_111, SERDES_L1_TX_DIG_TM_111_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_112, SERDES_L1_TX_ANA_TM_112_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_113, SERDES_L1_TX_ANA_TM_113_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_114, SERDES_L1_TX_ANA_TM_114_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_115, SERDES_L1_TX_ANA_TM_115_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_116, SERDES_L1_TX_ANA_TM_116_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_117, SERDES_L1_TX_ANA_TM_117_DEFVAL);
set_reset_data( SERDES_L1_TX_ANA_TM_118, SERDES_L1_TX_ANA_TM_118_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_0, SERDES_L1_TXPMA_TM_0_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_1, SERDES_L1_TXPMA_TM_1_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_2, SERDES_L1_TXPMA_TM_2_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_3, SERDES_L1_TXPMA_TM_3_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_4, SERDES_L1_TXPMA_TM_4_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_5, SERDES_L1_TXPMA_TM_5_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_6, SERDES_L1_TXPMA_TM_6_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_7, SERDES_L1_TXPMA_TM_7_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_8, SERDES_L1_TXPMA_TM_8_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_9, SERDES_L1_TXPMA_TM_9_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_10, SERDES_L1_TXPMA_TM_10_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_11, SERDES_L1_TXPMA_TM_11_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_12, SERDES_L1_TXPMA_TM_12_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_13, SERDES_L1_TXPMA_TM_13_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_14, SERDES_L1_TXPMA_TM_14_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_15, SERDES_L1_TXPMA_TM_15_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_16, SERDES_L1_TXPMA_TM_16_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_17, SERDES_L1_TXPMA_TM_17_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_18, SERDES_L1_TXPMA_TM_18_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_19, SERDES_L1_TXPMA_TM_19_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_20, SERDES_L1_TXPMA_TM_20_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_21, SERDES_L1_TXPMA_TM_21_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_22, SERDES_L1_TXPMA_TM_22_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_23, SERDES_L1_TXPMA_TM_23_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_24, SERDES_L1_TXPMA_TM_24_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_25, SERDES_L1_TXPMA_TM_25_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_26, SERDES_L1_TXPMA_TM_26_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_TM_27, SERDES_L1_TXPMA_TM_27_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_ST_0, SERDES_L1_TXPMA_ST_0_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_ST_1, SERDES_L1_TXPMA_ST_1_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_ST_2, SERDES_L1_TXPMA_ST_2_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_ST_3, SERDES_L1_TXPMA_ST_3_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_ST_4, SERDES_L1_TXPMA_ST_4_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_ST_5, SERDES_L1_TXPMA_ST_5_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_ST_6, SERDES_L1_TXPMA_ST_6_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_ST_7, SERDES_L1_TXPMA_ST_7_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_ST_8, SERDES_L1_TXPMA_ST_8_DEFVAL);
set_reset_data( SERDES_L1_TXPMA_ST_9, SERDES_L1_TXPMA_ST_9_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_0, SERDES_L1_TXPMD_TM_0_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_1, SERDES_L1_TXPMD_TM_1_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_2, SERDES_L1_TXPMD_TM_2_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_3, SERDES_L1_TXPMD_TM_3_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_4, SERDES_L1_TXPMD_TM_4_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_5, SERDES_L1_TXPMD_TM_5_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_6, SERDES_L1_TXPMD_TM_6_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_7, SERDES_L1_TXPMD_TM_7_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_8, SERDES_L1_TXPMD_TM_8_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_9, SERDES_L1_TXPMD_TM_9_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_10, SERDES_L1_TXPMD_TM_10_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_11, SERDES_L1_TXPMD_TM_11_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_12, SERDES_L1_TXPMD_TM_12_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_13, SERDES_L1_TXPMD_TM_13_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_14, SERDES_L1_TXPMD_TM_14_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_15, SERDES_L1_TXPMD_TM_15_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_16, SERDES_L1_TXPMD_TM_16_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_17, SERDES_L1_TXPMD_TM_17_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_18, SERDES_L1_TXPMD_TM_18_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_19, SERDES_L1_TXPMD_TM_19_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_20, SERDES_L1_TXPMD_TM_20_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_21, SERDES_L1_TXPMD_TM_21_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_22, SERDES_L1_TXPMD_TM_22_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_23, SERDES_L1_TXPMD_TM_23_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_24, SERDES_L1_TXPMD_TM_24_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_25, SERDES_L1_TXPMD_TM_25_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_26, SERDES_L1_TXPMD_TM_26_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_27, SERDES_L1_TXPMD_TM_27_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_28, SERDES_L1_TXPMD_TM_28_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_29, SERDES_L1_TXPMD_TM_29_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_30, SERDES_L1_TXPMD_TM_30_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_31, SERDES_L1_TXPMD_TM_31_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_32, SERDES_L1_TXPMD_TM_32_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_33, SERDES_L1_TXPMD_TM_33_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_34, SERDES_L1_TXPMD_TM_34_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_35, SERDES_L1_TXPMD_TM_35_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_36, SERDES_L1_TXPMD_TM_36_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_37, SERDES_L1_TXPMD_TM_37_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_38, SERDES_L1_TXPMD_TM_38_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_39, SERDES_L1_TXPMD_TM_39_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_40, SERDES_L1_TXPMD_TM_40_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_41, SERDES_L1_TXPMD_TM_41_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_42, SERDES_L1_TXPMD_TM_42_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_43, SERDES_L1_TXPMD_TM_43_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_44, SERDES_L1_TXPMD_TM_44_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_45, SERDES_L1_TXPMD_TM_45_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_46, SERDES_L1_TXPMD_TM_46_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_47, SERDES_L1_TXPMD_TM_47_DEFVAL);
set_reset_data( SERDES_L1_TXPMD_TM_48, SERDES_L1_TXPMD_TM_48_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_1, SERDES_L1_TM_ANA_BYP_1_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_2, SERDES_L1_TM_ANA_BYP_2_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_3, SERDES_L1_TM_ANA_BYP_3_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_4, SERDES_L1_TM_ANA_BYP_4_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_5, SERDES_L1_TM_ANA_BYP_5_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_7, SERDES_L1_TM_ANA_BYP_7_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_8, SERDES_L1_TM_ANA_BYP_8_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_9, SERDES_L1_TM_ANA_BYP_9_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_10, SERDES_L1_TM_ANA_BYP_10_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_11, SERDES_L1_TM_ANA_BYP_11_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_12, SERDES_L1_TM_ANA_BYP_12_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_13, SERDES_L1_TM_ANA_BYP_13_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_14, SERDES_L1_TM_ANA_BYP_14_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_15, SERDES_L1_TM_ANA_BYP_15_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_16, SERDES_L1_TM_ANA_BYP_16_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_17, SERDES_L1_TM_ANA_BYP_17_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_18, SERDES_L1_TM_ANA_BYP_18_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_20, SERDES_L1_TM_ANA_BYP_20_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_21, SERDES_L1_TM_ANA_BYP_21_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_22, SERDES_L1_TM_ANA_BYP_22_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_BYP_23, SERDES_L1_TM_ANA_BYP_23_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_1, SERDES_L1_TM_DIG_1_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_2, SERDES_L1_TM_DIG_2_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_3, SERDES_L1_TM_DIG_3_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_4, SERDES_L1_TM_DIG_4_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_5, SERDES_L1_TM_DIG_5_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_6, SERDES_L1_TM_DIG_6_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_7, SERDES_L1_TM_DIG_7_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_8, SERDES_L1_TM_DIG_8_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_9, SERDES_L1_TM_DIG_9_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_10, SERDES_L1_TM_DIG_10_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_11, SERDES_L1_TM_DIG_11_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_12, SERDES_L1_TM_DIG_12_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_13, SERDES_L1_TM_DIG_13_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_14, SERDES_L1_TM_DIG_14_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_15, SERDES_L1_TM_DIG_15_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_16, SERDES_L1_TM_DIG_16_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_17, SERDES_L1_TM_DIG_17_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_18, SERDES_L1_TM_DIG_18_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_19, SERDES_L1_TM_DIG_19_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_20, SERDES_L1_TM_DIG_20_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_21, SERDES_L1_TM_DIG_21_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_22, SERDES_L1_TM_DIG_22_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_23, SERDES_L1_TM_DIG_23_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_24, SERDES_L1_TM_DIG_24_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_25, SERDES_L1_TM_DIG_25_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_26, SERDES_L1_TM_DIG_26_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_27, SERDES_L1_TM_DIG_27_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_28, SERDES_L1_TM_DIG_28_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_29, SERDES_L1_TM_DIG_29_DEFVAL);
set_reset_data( SERDES_L1_TM_AUX_0, SERDES_L1_TM_AUX_0_DEFVAL);
set_reset_data( SERDES_L1_TM_AUX_1, SERDES_L1_TM_AUX_1_DEFVAL);
set_reset_data( SERDES_L1_TM_AUX_2, SERDES_L1_TM_AUX_2_DEFVAL);
set_reset_data( SERDES_L1_TM_AUX_3, SERDES_L1_TM_AUX_3_DEFVAL);
set_reset_data( SERDES_L1_TM_AUX_4, SERDES_L1_TM_AUX_4_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_30, SERDES_L1_TM_DIG_30_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_31, SERDES_L1_TM_DIG_31_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_32, SERDES_L1_TM_DIG_32_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_33, SERDES_L1_TM_DIG_33_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_34, SERDES_L1_TM_DIG_34_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_35, SERDES_L1_TM_DIG_35_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_36, SERDES_L1_TM_DIG_36_DEFVAL);
set_reset_data( SERDES_L1_TM_DIG_37, SERDES_L1_TM_DIG_37_DEFVAL);
set_reset_data( SERDES_L1_TM_LFPS_1, SERDES_L1_TM_LFPS_1_DEFVAL);
set_reset_data( SERDES_L1_TM_LFPS_2, SERDES_L1_TM_LFPS_2_DEFVAL);
set_reset_data( SERDES_L1_TM_LFPS_3, SERDES_L1_TM_LFPS_3_DEFVAL);
set_reset_data( SERDES_L1_TM_LFPS_4, SERDES_L1_TM_LFPS_4_DEFVAL);
set_reset_data( SERDES_L1_TM_RXPMA_1, SERDES_L1_TM_RXPMA_1_DEFVAL);
set_reset_data( SERDES_L1_TM_BSCAN_1, SERDES_L1_TM_BSCAN_1_DEFVAL);
set_reset_data( SERDES_L1_TM_MPHY_SQ_1, SERDES_L1_TM_MPHY_SQ_1_DEFVAL);
set_reset_data( SERDES_L1_TM_LSRX_1, SERDES_L1_TM_LSRX_1_DEFVAL);
set_reset_data( SERDES_L1_TM_LSRX_2, SERDES_L1_TM_LSRX_2_DEFVAL);
set_reset_data( SERDES_L1_TM_SIGDET_1, SERDES_L1_TM_SIGDET_1_DEFVAL);
set_reset_data( SERDES_L1_TM_SIGDET_2, SERDES_L1_TM_SIGDET_2_DEFVAL);
set_reset_data( SERDES_L1_TM_DFT_1, SERDES_L1_TM_DFT_1_DEFVAL);
set_reset_data( SERDES_L1_TM_DFT_2, SERDES_L1_TM_DFT_2_DEFVAL);
set_reset_data( SERDES_L1_TM_DFT_3, SERDES_L1_TM_DFT_3_DEFVAL);
set_reset_data( SERDES_L1_TM_DFT_4, SERDES_L1_TM_DFT_4_DEFVAL);
set_reset_data( SERDES_L1_TM_DFT_5, SERDES_L1_TM_DFT_5_DEFVAL);
set_reset_data( SERDES_L1_TM_DFT_6, SERDES_L1_TM_DFT_6_DEFVAL);
set_reset_data( SERDES_L1_TM_DFT_7, SERDES_L1_TM_DFT_7_DEFVAL);
set_reset_data( SERDES_L1_TM_DFT_8, SERDES_L1_TM_DFT_8_DEFVAL);
set_reset_data( SERDES_L1_TM_DFT_9, SERDES_L1_TM_DFT_9_DEFVAL);
set_reset_data( SERDES_L1_TM_DFT_10, SERDES_L1_TM_DFT_10_DEFVAL);
set_reset_data( SERDES_L1_TM_BG_1, SERDES_L1_TM_BG_1_DEFVAL);
set_reset_data( SERDES_L1_TM_BG_2, SERDES_L1_TM_BG_2_DEFVAL);
set_reset_data( SERDES_L1_TM_BG_3, SERDES_L1_TM_BG_3_DEFVAL);
set_reset_data( SERDES_L1_TM_BG_4, SERDES_L1_TM_BG_4_DEFVAL);
set_reset_data( SERDES_L1_TM_BG_5, SERDES_L1_TM_BG_5_DEFVAL);
set_reset_data( SERDES_L1_TM_BG_6, SERDES_L1_TM_BG_6_DEFVAL);
set_reset_data( SERDES_L1_TM_BG_7, SERDES_L1_TM_BG_7_DEFVAL);
set_reset_data( SERDES_L1_TM_BG_8, SERDES_L1_TM_BG_8_DEFVAL);
set_reset_data( SERDES_L1_TM_BG_9, SERDES_L1_TM_BG_9_DEFVAL);
set_reset_data( SERDES_L1_TM_BG_10, SERDES_L1_TM_BG_10_DEFVAL);
set_reset_data( SERDES_L1_TM_SD0, SERDES_L1_TM_SD0_DEFVAL);
set_reset_data( SERDES_L1_TM_SD1, SERDES_L1_TM_SD1_DEFVAL);
set_reset_data( SERDES_L1_TM_SD2, SERDES_L1_TM_SD2_DEFVAL);
set_reset_data( SERDES_L1_TM_SD3, SERDES_L1_TM_SD3_DEFVAL);
set_reset_data( SERDES_L1_TM_SD4, SERDES_L1_TM_SD4_DEFVAL);
set_reset_data( SERDES_L1_TM_SD5, SERDES_L1_TM_SD5_DEFVAL);
set_reset_data( SERDES_L1_TM_SD6, SERDES_L1_TM_SD6_DEFVAL);
set_reset_data( SERDES_L1_TM_MISC1, SERDES_L1_TM_MISC1_DEFVAL);
set_reset_data( SERDES_L1_TM_MISC2, SERDES_L1_TM_MISC2_DEFVAL);
set_reset_data( SERDES_L1_TM_EYE_SURF0, SERDES_L1_TM_EYE_SURF0_DEFVAL);
set_reset_data( SERDES_L1_TM_EYE_SURF1, SERDES_L1_TM_EYE_SURF1_DEFVAL);
set_reset_data( SERDES_L1_TM_EYE_SURF2, SERDES_L1_TM_EYE_SURF2_DEFVAL);
set_reset_data( SERDES_L1_TM_EYE_SURF3, SERDES_L1_TM_EYE_SURF3_DEFVAL);
set_reset_data( SERDES_L1_TM_EYE_SURF4, SERDES_L1_TM_EYE_SURF4_DEFVAL);
set_reset_data( SERDES_L1_TM_EYE_SURF5, SERDES_L1_TM_EYE_SURF5_DEFVAL);
set_reset_data( SERDES_L1_TM_EYE_SURF6, SERDES_L1_TM_EYE_SURF6_DEFVAL);
set_reset_data( SERDES_L1_TM_EYE_SURF7, SERDES_L1_TM_EYE_SURF7_DEFVAL);
set_reset_data( SERDES_L1_TM_EYE_SURF8, SERDES_L1_TM_EYE_SURF8_DEFVAL);
set_reset_data( SERDES_L1_TM_EYE_SURF9, SERDES_L1_TM_EYE_SURF9_DEFVAL);
set_reset_data( SERDES_L1_TM_SPARE, SERDES_L1_TM_SPARE_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_EQ1, SERDES_L1_TM_ANA_EQ1_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_E_PI0, SERDES_L1_TM_ANA_E_PI0_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_IQ_PI0, SERDES_L1_TM_ANA_IQ_PI0_DEFVAL);
set_reset_data( SERDES_L1_TM_ANA_MISC0, SERDES_L1_TM_ANA_MISC0_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_CODE_IQ_PH0, SERDES_L1_TM_SAMP_CODE_IQ_PH0_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_CODE_IQ_PH90, SERDES_L1_TM_SAMP_CODE_IQ_PH90_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_CODE_IQ_PH180, SERDES_L1_TM_SAMP_CODE_IQ_PH180_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_CODE_IQ_PH270, SERDES_L1_TM_SAMP_CODE_IQ_PH270_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_CODE_E_PH0, SERDES_L1_TM_SAMP_CODE_E_PH0_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_CODE_E_PH180, SERDES_L1_TM_SAMP_CODE_E_PH180_DEFVAL);
set_reset_data( SERDES_L1_TM_IQ_ILL0, SERDES_L1_TM_IQ_ILL0_DEFVAL);
set_reset_data( SERDES_L1_TM_IQ_ILL1, SERDES_L1_TM_IQ_ILL1_DEFVAL);
set_reset_data( SERDES_L1_TM_IQ_ILL2, SERDES_L1_TM_IQ_ILL2_DEFVAL);
set_reset_data( SERDES_L1_TM_IQ_ILL3, SERDES_L1_TM_IQ_ILL3_DEFVAL);
set_reset_data( SERDES_L1_TM_IQ_ILL4, SERDES_L1_TM_IQ_ILL4_DEFVAL);
set_reset_data( SERDES_L1_TM_IQ_ILL5, SERDES_L1_TM_IQ_ILL5_DEFVAL);
set_reset_data( SERDES_L1_TM_IQ_ILL6, SERDES_L1_TM_IQ_ILL6_DEFVAL);
set_reset_data( SERDES_L1_TM_IQ_ILL7, SERDES_L1_TM_IQ_ILL7_DEFVAL);
set_reset_data( SERDES_L1_TM_IQ_ILL8, SERDES_L1_TM_IQ_ILL8_DEFVAL);
set_reset_data( SERDES_L1_TM_IQ_ILL9, SERDES_L1_TM_IQ_ILL9_DEFVAL);
set_reset_data( SERDES_L1_TM_IQ_ILL10, SERDES_L1_TM_IQ_ILL10_DEFVAL);
set_reset_data( SERDES_L1_TM_E_ILL0, SERDES_L1_TM_E_ILL0_DEFVAL);
set_reset_data( SERDES_L1_TM_E_ILL1, SERDES_L1_TM_E_ILL1_DEFVAL);
set_reset_data( SERDES_L1_TM_E_ILL2, SERDES_L1_TM_E_ILL2_DEFVAL);
set_reset_data( SERDES_L1_TM_E_ILL3, SERDES_L1_TM_E_ILL3_DEFVAL);
set_reset_data( SERDES_L1_TM_E_ILL4, SERDES_L1_TM_E_ILL4_DEFVAL);
set_reset_data( SERDES_L1_TM_E_ILL5, SERDES_L1_TM_E_ILL5_DEFVAL);
set_reset_data( SERDES_L1_TM_E_ILL6, SERDES_L1_TM_E_ILL6_DEFVAL);
set_reset_data( SERDES_L1_TM_E_ILL7, SERDES_L1_TM_E_ILL7_DEFVAL);
set_reset_data( SERDES_L1_TM_E_ILL8, SERDES_L1_TM_E_ILL8_DEFVAL);
set_reset_data( SERDES_L1_TM_E_ILL9, SERDES_L1_TM_E_ILL9_DEFVAL);
set_reset_data( SERDES_L1_TM_E_ILL10, SERDES_L1_TM_E_ILL10_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ0, SERDES_L1_TM_EQ0_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ1, SERDES_L1_TM_EQ1_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ2, SERDES_L1_TM_EQ2_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ3, SERDES_L1_TM_EQ3_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ4, SERDES_L1_TM_EQ4_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ5, SERDES_L1_TM_EQ5_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ6, SERDES_L1_TM_EQ6_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ7, SERDES_L1_TM_EQ7_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ8, SERDES_L1_TM_EQ8_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ9, SERDES_L1_TM_EQ9_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ10, SERDES_L1_TM_EQ10_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ11, SERDES_L1_TM_EQ11_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL7, SERDES_L1_TM_ILL7_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL8, SERDES_L1_TM_ILL8_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL9, SERDES_L1_TM_ILL9_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL10, SERDES_L1_TM_ILL10_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL11, SERDES_L1_TM_ILL11_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL12, SERDES_L1_TM_ILL12_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL13, SERDES_L1_TM_ILL13_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL14, SERDES_L1_TM_ILL14_DEFVAL);
set_reset_data( SERDES_L1_TM_FRZ_FSM0, SERDES_L1_TM_FRZ_FSM0_DEFVAL);
set_reset_data( SERDES_L1_TM_FRZ_FSM1, SERDES_L1_TM_FRZ_FSM1_DEFVAL);
set_reset_data( SERDES_L1_TM_RST_DLY, SERDES_L1_TM_RST_DLY_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL15, SERDES_L1_TM_ILL15_DEFVAL);
set_reset_data( SERDES_L1_TM_MISC3, SERDES_L1_TM_MISC3_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ_OFFS1, SERDES_L1_TM_EQ_OFFS1_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP0, SERDES_L1_TM_SAMP0_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ12, SERDES_L1_TM_EQ12_DEFVAL);
set_reset_data( SERDES_L1_TM_MISC4, SERDES_L1_TM_MISC4_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_STATUS0, SERDES_L1_TM_SAMP_STATUS0_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_STATUS1, SERDES_L1_TM_SAMP_STATUS1_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_STATUS2, SERDES_L1_TM_SAMP_STATUS2_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_STATUS3, SERDES_L1_TM_SAMP_STATUS3_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_STATUS4, SERDES_L1_TM_SAMP_STATUS4_DEFVAL);
set_reset_data( SERDES_L1_TM_SAMP_STATUS5, SERDES_L1_TM_SAMP_STATUS5_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS0, SERDES_L1_TM_ILL_STATUS0_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS1, SERDES_L1_TM_ILL_STATUS1_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS2, SERDES_L1_TM_ILL_STATUS2_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS3, SERDES_L1_TM_ILL_STATUS3_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS4, SERDES_L1_TM_ILL_STATUS4_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS5, SERDES_L1_TM_ILL_STATUS5_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS6, SERDES_L1_TM_ILL_STATUS6_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS7, SERDES_L1_TM_ILL_STATUS7_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS8, SERDES_L1_TM_ILL_STATUS8_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS9, SERDES_L1_TM_ILL_STATUS9_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS10, SERDES_L1_TM_ILL_STATUS10_DEFVAL);
set_reset_data( SERDES_L1_TM_ILL_STATUS11, SERDES_L1_TM_ILL_STATUS11_DEFVAL);
set_reset_data( SERDES_L1_TM_MISC_ST_0, SERDES_L1_TM_MISC_ST_0_DEFVAL);
set_reset_data( SERDES_L1_TM_SD_ST_0, SERDES_L1_TM_SD_ST_0_DEFVAL);
set_reset_data( SERDES_L1_TM_EYESURF_ST0, SERDES_L1_TM_EYESURF_ST0_DEFVAL);
set_reset_data( SERDES_L1_TM_EYESURF_ST1, SERDES_L1_TM_EYESURF_ST1_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ_ST0, SERDES_L1_TM_EQ_ST0_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ_ST1, SERDES_L1_TM_EQ_ST1_DEFVAL);
set_reset_data( SERDES_L1_TM_EQ_ST2, SERDES_L1_TM_EQ_ST2_DEFVAL);
set_reset_data( SERDES_L1_TM_RXPMA_ST1, SERDES_L1_TM_RXPMA_ST1_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR0, SERDES_L1_TM_CDR0_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR1, SERDES_L1_TM_CDR1_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR2, SERDES_L1_TM_CDR2_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR3, SERDES_L1_TM_CDR3_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR4, SERDES_L1_TM_CDR4_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR5, SERDES_L1_TM_CDR5_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR6, SERDES_L1_TM_CDR6_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR7, SERDES_L1_TM_CDR7_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR8, SERDES_L1_TM_CDR8_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR9, SERDES_L1_TM_CDR9_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR10, SERDES_L1_TM_CDR10_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR11, SERDES_L1_TM_CDR11_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR12, SERDES_L1_TM_CDR12_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR13, SERDES_L1_TM_CDR13_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR14, SERDES_L1_TM_CDR14_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR15, SERDES_L1_TM_CDR15_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR16, SERDES_L1_TM_CDR16_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR17, SERDES_L1_TM_CDR17_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR18, SERDES_L1_TM_CDR18_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR19, SERDES_L1_TM_CDR19_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR20, SERDES_L1_TM_CDR20_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR21, SERDES_L1_TM_CDR21_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR22, SERDES_L1_TM_CDR22_DEFVAL);
set_reset_data( SERDES_L1_TM_CDR23, SERDES_L1_TM_CDR23_DEFVAL);
set_reset_data( SERDES_L1_TM_MISC0, SERDES_L1_TM_MISC0_DEFVAL);
set_reset_data( SERDES_L1_TM_HSRX_ST0, SERDES_L1_TM_HSRX_ST0_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_LS_CLOCK, SERDES_L1_TM_PLL_LS_CLOCK_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_LOOP_FILT, SERDES_L1_TM_PLL_LOOP_FILT_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG2, SERDES_L1_TM_PLL_DIG2_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_FBDIV, SERDES_L1_TM_PLL_FBDIV_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG4, SERDES_L1_TM_PLL_DIG4_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG5, SERDES_L1_TM_PLL_DIG5_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG6, SERDES_L1_TM_PLL_DIG6_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG7, SERDES_L1_TM_PLL_DIG7_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_CPUMP_CODE_1, SERDES_L1_TM_PLL_CPUMP_CODE_1_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG9, SERDES_L1_TM_PLL_DIG9_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_COARSE_CODE_LSB, SERDES_L1_TM_PLL_COARSE_CODE_LSB_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG11, SERDES_L1_TM_PLL_DIG11_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG12, SERDES_L1_TM_PLL_DIG12_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_CONST_PMOS, SERDES_L1_TM_PLL_CONST_PMOS_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG14, SERDES_L1_TM_PLL_DIG14_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG15, SERDES_L1_TM_PLL_DIG15_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG16, SERDES_L1_TM_PLL_DIG16_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG17, SERDES_L1_TM_PLL_DIG17_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG18, SERDES_L1_TM_PLL_DIG18_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG19, SERDES_L1_TM_PLL_DIG19_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG20, SERDES_L1_TM_PLL_DIG20_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG21, SERDES_L1_TM_PLL_DIG21_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG22, SERDES_L1_TM_PLL_DIG22_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG23, SERDES_L1_TM_PLL_DIG23_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG24, SERDES_L1_TM_PLL_DIG24_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG25, SERDES_L1_TM_PLL_DIG25_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG26, SERDES_L1_TM_PLL_DIG26_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_CLK_DIST_NTRIM_LSB, SERDES_L1_TM_PLL_CLK_DIST_NTRIM_LSB_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_CLK_DIST_PTRIM_LSB, SERDES_L1_TM_PLL_CLK_DIST_PTRIM_LSB_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG_29, SERDES_L1_TM_PLL_DIG_29_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG_30, SERDES_L1_TM_PLL_DIG_30_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG_31, SERDES_L1_TM_PLL_DIG_31_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG_32, SERDES_L1_TM_PLL_DIG_32_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG_33, SERDES_L1_TM_PLL_DIG_33_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG_34, SERDES_L1_TM_PLL_DIG_34_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG_35, SERDES_L1_TM_PLL_DIG_35_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG_36, SERDES_L1_TM_PLL_DIG_36_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_DIG_37, SERDES_L1_TM_PLL_DIG_37_DEFVAL);
set_reset_data( SERDES_L1_TM_PLL_COARSE_CODE_SAT_MSB, SERDES_L1_TM_PLL_COARSE_CODE_SAT_MSB_DEFVAL);
set_reset_data( SERDES_L1_MPHY_CFG_HIB8, SERDES_L1_MPHY_CFG_HIB8_DEFVAL);
set_reset_data( SERDES_L1_MPHY_CFG_MODE, SERDES_L1_MPHY_CFG_MODE_DEFVAL);
set_reset_data( SERDES_L1_MPHY_CFG_HS_GEAR, SERDES_L1_MPHY_CFG_HS_GEAR_DEFVAL);
set_reset_data( SERDES_L1_MPHY_CFG_HS_RATE, SERDES_L1_MPHY_CFG_HS_RATE_DEFVAL);
set_reset_data( SERDES_L1_MPHY_CFG_PWM, SERDES_L1_MPHY_CFG_PWM_DEFVAL);
set_reset_data( SERDES_L1_PLL_OPDIV_LS, SERDES_L1_PLL_OPDIV_LS_DEFVAL);
set_reset_data( SERDES_L1_MPHY_CFG_UPDT, SERDES_L1_MPHY_CFG_UPDT_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_DIV_CNTRLS, SERDES_L1_PLL_TM_DIV_CNTRLS_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G1A_LSB, SERDES_L1_PLL_FBDIV_G1A_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G1B_LSB, SERDES_L1_PLL_FBDIV_G1B_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G2A_LSB, SERDES_L1_PLL_FBDIV_G2A_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G2B_LSB, SERDES_L1_PLL_FBDIV_G2B_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G3A_LSB, SERDES_L1_PLL_FBDIV_G3A_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G3B_LSB, SERDES_L1_PLL_FBDIV_G3B_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G1A_MSB, SERDES_L1_PLL_FBDIV_G1A_MSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G1B_MSB, SERDES_L1_PLL_FBDIV_G1B_MSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G2A_MSB, SERDES_L1_PLL_FBDIV_G2A_MSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G2B_MSB, SERDES_L1_PLL_FBDIV_G2B_MSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G3A_MSB, SERDES_L1_PLL_FBDIV_G3A_MSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_G3B_MSB, SERDES_L1_PLL_FBDIV_G3B_MSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_IPDIV, SERDES_L1_PLL_IPDIV_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_FRAC_0_LSB, SERDES_L1_PLL_FBDIV_FRAC_0_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_FRAC_1, SERDES_L1_PLL_FBDIV_FRAC_1_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_FRAC_2, SERDES_L1_PLL_FBDIV_FRAC_2_DEFVAL);
set_reset_data( SERDES_L1_PLL_FBDIV_FRAC_3_MSB, SERDES_L1_PLL_FBDIV_FRAC_3_MSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_PWR_SEQ_WAIT_TIME, SERDES_L1_PLL_PWR_SEQ_WAIT_TIME_DEFVAL);
set_reset_data( SERDES_L1_PLL_SS_STEPS_0_LSB, SERDES_L1_PLL_SS_STEPS_0_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_SS_STEPS_1_MSB, SERDES_L1_PLL_SS_STEPS_1_MSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_SS_STEP_SIZE_0_LSB, SERDES_L1_PLL_SS_STEP_SIZE_0_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_SS_STEP_SIZE_1, SERDES_L1_PLL_SS_STEP_SIZE_1_DEFVAL);
set_reset_data( SERDES_L1_PLL_SS_STEP_SIZE_2, SERDES_L1_PLL_SS_STEP_SIZE_2_DEFVAL);
set_reset_data( SERDES_L1_PLL_SS_STEP_SIZE_3_MSB, SERDES_L1_PLL_SS_STEP_SIZE_3_MSB_DEFVAL);
set_reset_data( SERDES_L1_TM_MASK_CFG_UPDT, SERDES_L1_TM_MASK_CFG_UPDT_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_FORCE_DIV, SERDES_L1_PLL_TM_FORCE_DIV_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_COARSE_CODE_1_LSB, SERDES_L1_PLL_TM_COARSE_CODE_1_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_COARSE_CODE_2_LSB, SERDES_L1_PLL_TM_COARSE_CODE_2_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_COARSE_CODE_3_LSB, SERDES_L1_PLL_TM_COARSE_CODE_3_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_COARSE_CODE_4_LSB, SERDES_L1_PLL_TM_COARSE_CODE_4_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_COARSE_CODE_5_LSB, SERDES_L1_PLL_TM_COARSE_CODE_5_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_COARSE_CODE_6_LSB, SERDES_L1_PLL_TM_COARSE_CODE_6_LSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_COARSE_CODE_1_2_MSB, SERDES_L1_PLL_TM_COARSE_CODE_1_2_MSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_COARSE_CODE_3_4_MSB, SERDES_L1_PLL_TM_COARSE_CODE_3_4_MSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_COARSE_CODE_5_6_MSB, SERDES_L1_PLL_TM_COARSE_CODE_5_6_MSB_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_SHARED_0, SERDES_L1_PLL_TM_SHARED_0_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_FRAC_OFFSET_0, SERDES_L1_PLL_TM_FRAC_OFFSET_0_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_FRAC_OFFSET_1, SERDES_L1_PLL_TM_FRAC_OFFSET_1_DEFVAL);
set_reset_data( SERDES_L1_PLL_TM_FRAC_OFFSET_2, SERDES_L1_PLL_TM_FRAC_OFFSET_2_DEFVAL);
set_reset_data( SERDES_L1_PLL_STATUS_READ_0, SERDES_L1_PLL_STATUS_READ_0_DEFVAL);
set_reset_data( SERDES_L1_PLL_STATUS_READ_1, SERDES_L1_PLL_STATUS_READ_1_DEFVAL);
set_reset_data( SERDES_L1_UPHY_GLOBAL_CTRL, SERDES_L1_UPHY_GLOBAL_CTRL_DEFVAL);
set_reset_data( SERDES_L1_BIST_CTRL_1, SERDES_L1_BIST_CTRL_1_DEFVAL);
set_reset_data( SERDES_L1_BIST_CTRL_2, SERDES_L1_BIST_CTRL_2_DEFVAL);
set_reset_data( SERDES_L1_BIST_RUN_LEN_L, SERDES_L1_BIST_RUN_LEN_L_DEFVAL);
set_reset_data( SERDES_L1_BIST_ERR_INJ_POINT_L, SERDES_L1_BIST_ERR_INJ_POINT_L_DEFVAL);
set_reset_data( SERDES_L1_BIST_RUNLEN_ERR_INJ_H, SERDES_L1_BIST_RUNLEN_ERR_INJ_H_DEFVAL);
set_reset_data( SERDES_L1_BIST_IDLE_TIME, SERDES_L1_BIST_IDLE_TIME_DEFVAL);
set_reset_data( SERDES_L1_BIST_MARKER_L, SERDES_L1_BIST_MARKER_L_DEFVAL);
set_reset_data( SERDES_L1_BIST_IDLE_CHAR_L, SERDES_L1_BIST_IDLE_CHAR_L_DEFVAL);
set_reset_data( SERDES_L1_BIST_MARKER_IDLE_H, SERDES_L1_BIST_MARKER_IDLE_H_DEFVAL);
set_reset_data( SERDES_L1_BIST_LOW_PULSE_TIME, SERDES_L1_BIST_LOW_PULSE_TIME_DEFVAL);
set_reset_data( SERDES_L1_BIST_TOTAL_PULSE_TIME, SERDES_L1_BIST_TOTAL_PULSE_TIME_DEFVAL);
set_reset_data( SERDES_L1_BIST_TEST_PAT_1, SERDES_L1_BIST_TEST_PAT_1_DEFVAL);
set_reset_data( SERDES_L1_BIST_TEST_PAT_2, SERDES_L1_BIST_TEST_PAT_2_DEFVAL);
set_reset_data( SERDES_L1_BIST_TEST_PAT_3, SERDES_L1_BIST_TEST_PAT_3_DEFVAL);
set_reset_data( SERDES_L1_BIST_TEST_PAT_4, SERDES_L1_BIST_TEST_PAT_4_DEFVAL);
set_reset_data( SERDES_L1_BIST_TEST_PAT_MSBS, SERDES_L1_BIST_TEST_PAT_MSBS_DEFVAL);
set_reset_data( SERDES_L1_BIST_PKT_NUM, SERDES_L1_BIST_PKT_NUM_DEFVAL);
set_reset_data( SERDES_L1_BIST_FRM_IDLE_TIME, SERDES_L1_BIST_FRM_IDLE_TIME_DEFVAL);
set_reset_data( SERDES_L1_BIST_PKT_CTR_L, SERDES_L1_BIST_PKT_CTR_L_DEFVAL);
set_reset_data( SERDES_L1_BIST_PKT_CTR_H, SERDES_L1_BIST_PKT_CTR_H_DEFVAL);
set_reset_data( SERDES_L1_BIST_ERR_CTR_L, SERDES_L1_BIST_ERR_CTR_L_DEFVAL);
set_reset_data( SERDES_L1_BIST_ERR_CTR_H, SERDES_L1_BIST_ERR_CTR_H_DEFVAL);
set_reset_data( SERDES_L1_CLK_DIV_CNT, SERDES_L1_CLK_DIV_CNT_DEFVAL);
set_reset_data( SERDES_L1_DATA_BUS_WID, SERDES_L1_DATA_BUS_WID_DEFVAL);
set_reset_data( SERDES_L1_ANADIG_BYPASS, SERDES_L1_ANADIG_BYPASS_DEFVAL);
set_reset_data( SERDES_L1_BIST_FILLER_OUT, SERDES_L1_BIST_FILLER_OUT_DEFVAL);
set_reset_data( SERDES_L1_BIST_FORCE_MK_RST, SERDES_L1_BIST_FORCE_MK_RST_DEFVAL);
set_reset_data( SERDES_L1_SPARE_IN, SERDES_L1_SPARE_IN_DEFVAL);
set_reset_data( SERDES_L1_SPARE_OUT, SERDES_L1_SPARE_OUT_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_0, SERDES_L2_TX_ANA_TM_0_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_3, SERDES_L2_TX_ANA_TM_3_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_4, SERDES_L2_TX_ANA_TM_4_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_5, SERDES_L2_TX_ANA_TM_5_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_9, SERDES_L2_TX_ANA_TM_9_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_10, SERDES_L2_TX_ANA_TM_10_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_13, SERDES_L2_TX_ANA_TM_13_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_14, SERDES_L2_TX_ANA_TM_14_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_15, SERDES_L2_TX_ANA_TM_15_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_16, SERDES_L2_TX_ANA_TM_16_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_18, SERDES_L2_TX_ANA_TM_18_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_19, SERDES_L2_TX_ANA_TM_19_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_20, SERDES_L2_TX_ANA_TM_20_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_21, SERDES_L2_TX_ANA_TM_21_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_61, SERDES_L2_TX_DIG_TM_61_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_62, SERDES_L2_TX_DIG_TM_62_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_65, SERDES_L2_TX_DIG_TM_65_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_67, SERDES_L2_TX_DIG_TM_67_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_68, SERDES_L2_TX_DIG_TM_68_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_69, SERDES_L2_TX_DIG_TM_69_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_76, SERDES_L2_TX_DIG_TM_76_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_77, SERDES_L2_TX_DIG_TM_77_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_78, SERDES_L2_TX_DIG_TM_78_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_79, SERDES_L2_TX_DIG_TM_79_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_80, SERDES_L2_TX_DIG_TM_80_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_81, SERDES_L2_TX_DIG_TM_81_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_82, SERDES_L2_TX_DIG_TM_82_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_83, SERDES_L2_TX_DIG_TM_83_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_84, SERDES_L2_TX_DIG_TM_84_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_85, SERDES_L2_TX_ANA_TM_85_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_87, SERDES_L2_TX_ANA_TM_87_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_88, SERDES_L2_TX_ANA_TM_88_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_89, SERDES_L2_TX_ANA_TM_89_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_90, SERDES_L2_TX_ANA_TM_90_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_91, SERDES_L2_TX_DIG_TM_91_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_92, SERDES_L2_TX_DIG_TM_92_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_95, SERDES_L2_TX_ANA_TM_95_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_96, SERDES_L2_TX_ANA_TM_96_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_97, SERDES_L2_TX_ANA_TM_97_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_98, SERDES_L2_TX_DIG_TM_98_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_99, SERDES_L2_TX_DIG_TM_99_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_100, SERDES_L2_TX_DIG_TM_100_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_101, SERDES_L2_TX_DIG_TM_101_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_102, SERDES_L2_TX_DIG_TM_102_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_103, SERDES_L2_TX_DIG_TM_103_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_104, SERDES_L2_TX_DIG_TM_104_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_105, SERDES_L2_TX_DIG_TM_105_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_106, SERDES_L2_TX_DIG_TM_106_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_107, SERDES_L2_TX_DIG_TM_107_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_108, SERDES_L2_TX_DIG_TM_108_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_109, SERDES_L2_TX_DIG_TM_109_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_110, SERDES_L2_TX_DIG_TM_110_DEFVAL);
set_reset_data( SERDES_L2_TX_DIG_TM_111, SERDES_L2_TX_DIG_TM_111_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_112, SERDES_L2_TX_ANA_TM_112_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_113, SERDES_L2_TX_ANA_TM_113_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_114, SERDES_L2_TX_ANA_TM_114_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_115, SERDES_L2_TX_ANA_TM_115_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_116, SERDES_L2_TX_ANA_TM_116_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_117, SERDES_L2_TX_ANA_TM_117_DEFVAL);
set_reset_data( SERDES_L2_TX_ANA_TM_118, SERDES_L2_TX_ANA_TM_118_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_0, SERDES_L2_TXPMA_TM_0_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_1, SERDES_L2_TXPMA_TM_1_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_2, SERDES_L2_TXPMA_TM_2_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_3, SERDES_L2_TXPMA_TM_3_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_4, SERDES_L2_TXPMA_TM_4_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_5, SERDES_L2_TXPMA_TM_5_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_6, SERDES_L2_TXPMA_TM_6_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_7, SERDES_L2_TXPMA_TM_7_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_8, SERDES_L2_TXPMA_TM_8_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_9, SERDES_L2_TXPMA_TM_9_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_10, SERDES_L2_TXPMA_TM_10_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_11, SERDES_L2_TXPMA_TM_11_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_12, SERDES_L2_TXPMA_TM_12_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_13, SERDES_L2_TXPMA_TM_13_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_14, SERDES_L2_TXPMA_TM_14_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_15, SERDES_L2_TXPMA_TM_15_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_16, SERDES_L2_TXPMA_TM_16_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_17, SERDES_L2_TXPMA_TM_17_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_18, SERDES_L2_TXPMA_TM_18_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_19, SERDES_L2_TXPMA_TM_19_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_20, SERDES_L2_TXPMA_TM_20_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_21, SERDES_L2_TXPMA_TM_21_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_22, SERDES_L2_TXPMA_TM_22_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_23, SERDES_L2_TXPMA_TM_23_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_24, SERDES_L2_TXPMA_TM_24_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_25, SERDES_L2_TXPMA_TM_25_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_26, SERDES_L2_TXPMA_TM_26_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_TM_27, SERDES_L2_TXPMA_TM_27_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_ST_0, SERDES_L2_TXPMA_ST_0_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_ST_1, SERDES_L2_TXPMA_ST_1_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_ST_2, SERDES_L2_TXPMA_ST_2_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_ST_3, SERDES_L2_TXPMA_ST_3_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_ST_4, SERDES_L2_TXPMA_ST_4_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_ST_5, SERDES_L2_TXPMA_ST_5_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_ST_6, SERDES_L2_TXPMA_ST_6_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_ST_7, SERDES_L2_TXPMA_ST_7_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_ST_8, SERDES_L2_TXPMA_ST_8_DEFVAL);
set_reset_data( SERDES_L2_TXPMA_ST_9, SERDES_L2_TXPMA_ST_9_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_0, SERDES_L2_TXPMD_TM_0_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_1, SERDES_L2_TXPMD_TM_1_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_2, SERDES_L2_TXPMD_TM_2_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_3, SERDES_L2_TXPMD_TM_3_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_4, SERDES_L2_TXPMD_TM_4_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_5, SERDES_L2_TXPMD_TM_5_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_6, SERDES_L2_TXPMD_TM_6_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_7, SERDES_L2_TXPMD_TM_7_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_8, SERDES_L2_TXPMD_TM_8_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_9, SERDES_L2_TXPMD_TM_9_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_10, SERDES_L2_TXPMD_TM_10_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_11, SERDES_L2_TXPMD_TM_11_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_12, SERDES_L2_TXPMD_TM_12_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_13, SERDES_L2_TXPMD_TM_13_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_14, SERDES_L2_TXPMD_TM_14_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_15, SERDES_L2_TXPMD_TM_15_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_16, SERDES_L2_TXPMD_TM_16_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_17, SERDES_L2_TXPMD_TM_17_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_18, SERDES_L2_TXPMD_TM_18_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_19, SERDES_L2_TXPMD_TM_19_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_20, SERDES_L2_TXPMD_TM_20_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_21, SERDES_L2_TXPMD_TM_21_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_22, SERDES_L2_TXPMD_TM_22_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_23, SERDES_L2_TXPMD_TM_23_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_24, SERDES_L2_TXPMD_TM_24_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_25, SERDES_L2_TXPMD_TM_25_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_26, SERDES_L2_TXPMD_TM_26_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_27, SERDES_L2_TXPMD_TM_27_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_28, SERDES_L2_TXPMD_TM_28_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_29, SERDES_L2_TXPMD_TM_29_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_30, SERDES_L2_TXPMD_TM_30_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_31, SERDES_L2_TXPMD_TM_31_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_32, SERDES_L2_TXPMD_TM_32_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_33, SERDES_L2_TXPMD_TM_33_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_34, SERDES_L2_TXPMD_TM_34_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_35, SERDES_L2_TXPMD_TM_35_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_36, SERDES_L2_TXPMD_TM_36_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_37, SERDES_L2_TXPMD_TM_37_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_38, SERDES_L2_TXPMD_TM_38_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_39, SERDES_L2_TXPMD_TM_39_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_40, SERDES_L2_TXPMD_TM_40_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_41, SERDES_L2_TXPMD_TM_41_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_42, SERDES_L2_TXPMD_TM_42_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_43, SERDES_L2_TXPMD_TM_43_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_44, SERDES_L2_TXPMD_TM_44_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_45, SERDES_L2_TXPMD_TM_45_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_46, SERDES_L2_TXPMD_TM_46_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_47, SERDES_L2_TXPMD_TM_47_DEFVAL);
set_reset_data( SERDES_L2_TXPMD_TM_48, SERDES_L2_TXPMD_TM_48_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_1, SERDES_L2_TM_ANA_BYP_1_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_2, SERDES_L2_TM_ANA_BYP_2_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_3, SERDES_L2_TM_ANA_BYP_3_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_4, SERDES_L2_TM_ANA_BYP_4_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_5, SERDES_L2_TM_ANA_BYP_5_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_7, SERDES_L2_TM_ANA_BYP_7_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_8, SERDES_L2_TM_ANA_BYP_8_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_9, SERDES_L2_TM_ANA_BYP_9_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_10, SERDES_L2_TM_ANA_BYP_10_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_11, SERDES_L2_TM_ANA_BYP_11_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_12, SERDES_L2_TM_ANA_BYP_12_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_13, SERDES_L2_TM_ANA_BYP_13_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_14, SERDES_L2_TM_ANA_BYP_14_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_15, SERDES_L2_TM_ANA_BYP_15_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_16, SERDES_L2_TM_ANA_BYP_16_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_17, SERDES_L2_TM_ANA_BYP_17_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_18, SERDES_L2_TM_ANA_BYP_18_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_20, SERDES_L2_TM_ANA_BYP_20_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_21, SERDES_L2_TM_ANA_BYP_21_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_22, SERDES_L2_TM_ANA_BYP_22_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_BYP_23, SERDES_L2_TM_ANA_BYP_23_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_1, SERDES_L2_TM_DIG_1_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_2, SERDES_L2_TM_DIG_2_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_3, SERDES_L2_TM_DIG_3_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_4, SERDES_L2_TM_DIG_4_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_5, SERDES_L2_TM_DIG_5_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_6, SERDES_L2_TM_DIG_6_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_7, SERDES_L2_TM_DIG_7_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_8, SERDES_L2_TM_DIG_8_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_9, SERDES_L2_TM_DIG_9_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_10, SERDES_L2_TM_DIG_10_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_11, SERDES_L2_TM_DIG_11_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_12, SERDES_L2_TM_DIG_12_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_13, SERDES_L2_TM_DIG_13_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_14, SERDES_L2_TM_DIG_14_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_15, SERDES_L2_TM_DIG_15_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_16, SERDES_L2_TM_DIG_16_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_17, SERDES_L2_TM_DIG_17_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_18, SERDES_L2_TM_DIG_18_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_19, SERDES_L2_TM_DIG_19_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_20, SERDES_L2_TM_DIG_20_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_21, SERDES_L2_TM_DIG_21_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_22, SERDES_L2_TM_DIG_22_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_23, SERDES_L2_TM_DIG_23_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_24, SERDES_L2_TM_DIG_24_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_25, SERDES_L2_TM_DIG_25_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_26, SERDES_L2_TM_DIG_26_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_27, SERDES_L2_TM_DIG_27_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_28, SERDES_L2_TM_DIG_28_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_29, SERDES_L2_TM_DIG_29_DEFVAL);
set_reset_data( SERDES_L2_TM_AUX_0, SERDES_L2_TM_AUX_0_DEFVAL);
set_reset_data( SERDES_L2_TM_AUX_1, SERDES_L2_TM_AUX_1_DEFVAL);
set_reset_data( SERDES_L2_TM_AUX_2, SERDES_L2_TM_AUX_2_DEFVAL);
set_reset_data( SERDES_L2_TM_AUX_3, SERDES_L2_TM_AUX_3_DEFVAL);
set_reset_data( SERDES_L2_TM_AUX_4, SERDES_L2_TM_AUX_4_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_30, SERDES_L2_TM_DIG_30_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_31, SERDES_L2_TM_DIG_31_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_32, SERDES_L2_TM_DIG_32_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_33, SERDES_L2_TM_DIG_33_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_34, SERDES_L2_TM_DIG_34_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_35, SERDES_L2_TM_DIG_35_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_36, SERDES_L2_TM_DIG_36_DEFVAL);
set_reset_data( SERDES_L2_TM_DIG_37, SERDES_L2_TM_DIG_37_DEFVAL);
set_reset_data( SERDES_L2_TM_LFPS_1, SERDES_L2_TM_LFPS_1_DEFVAL);
set_reset_data( SERDES_L2_TM_LFPS_2, SERDES_L2_TM_LFPS_2_DEFVAL);
set_reset_data( SERDES_L2_TM_LFPS_3, SERDES_L2_TM_LFPS_3_DEFVAL);
set_reset_data( SERDES_L2_TM_LFPS_4, SERDES_L2_TM_LFPS_4_DEFVAL);
set_reset_data( SERDES_L2_TM_RXPMA_1, SERDES_L2_TM_RXPMA_1_DEFVAL);
set_reset_data( SERDES_L2_TM_BSCAN_1, SERDES_L2_TM_BSCAN_1_DEFVAL);
set_reset_data( SERDES_L2_TM_MPHY_SQ_1, SERDES_L2_TM_MPHY_SQ_1_DEFVAL);
set_reset_data( SERDES_L2_TM_LSRX_1, SERDES_L2_TM_LSRX_1_DEFVAL);
set_reset_data( SERDES_L2_TM_LSRX_2, SERDES_L2_TM_LSRX_2_DEFVAL);
set_reset_data( SERDES_L2_TM_SIGDET_1, SERDES_L2_TM_SIGDET_1_DEFVAL);
set_reset_data( SERDES_L2_TM_SIGDET_2, SERDES_L2_TM_SIGDET_2_DEFVAL);
set_reset_data( SERDES_L2_TM_DFT_1, SERDES_L2_TM_DFT_1_DEFVAL);
set_reset_data( SERDES_L2_TM_DFT_2, SERDES_L2_TM_DFT_2_DEFVAL);
set_reset_data( SERDES_L2_TM_DFT_3, SERDES_L2_TM_DFT_3_DEFVAL);
set_reset_data( SERDES_L2_TM_DFT_4, SERDES_L2_TM_DFT_4_DEFVAL);
set_reset_data( SERDES_L2_TM_DFT_5, SERDES_L2_TM_DFT_5_DEFVAL);
set_reset_data( SERDES_L2_TM_DFT_6, SERDES_L2_TM_DFT_6_DEFVAL);
set_reset_data( SERDES_L2_TM_DFT_7, SERDES_L2_TM_DFT_7_DEFVAL);
set_reset_data( SERDES_L2_TM_DFT_8, SERDES_L2_TM_DFT_8_DEFVAL);
set_reset_data( SERDES_L2_TM_DFT_9, SERDES_L2_TM_DFT_9_DEFVAL);
set_reset_data( SERDES_L2_TM_DFT_10, SERDES_L2_TM_DFT_10_DEFVAL);
set_reset_data( SERDES_L2_TM_BG_1, SERDES_L2_TM_BG_1_DEFVAL);
set_reset_data( SERDES_L2_TM_BG_2, SERDES_L2_TM_BG_2_DEFVAL);
set_reset_data( SERDES_L2_TM_BG_3, SERDES_L2_TM_BG_3_DEFVAL);
set_reset_data( SERDES_L2_TM_BG_4, SERDES_L2_TM_BG_4_DEFVAL);
set_reset_data( SERDES_L2_TM_BG_5, SERDES_L2_TM_BG_5_DEFVAL);
set_reset_data( SERDES_L2_TM_BG_6, SERDES_L2_TM_BG_6_DEFVAL);
set_reset_data( SERDES_L2_TM_BG_7, SERDES_L2_TM_BG_7_DEFVAL);
set_reset_data( SERDES_L2_TM_BG_8, SERDES_L2_TM_BG_8_DEFVAL);
set_reset_data( SERDES_L2_TM_BG_9, SERDES_L2_TM_BG_9_DEFVAL);
set_reset_data( SERDES_L2_TM_BG_10, SERDES_L2_TM_BG_10_DEFVAL);
set_reset_data( SERDES_L2_TM_SD0, SERDES_L2_TM_SD0_DEFVAL);
set_reset_data( SERDES_L2_TM_SD1, SERDES_L2_TM_SD1_DEFVAL);
set_reset_data( SERDES_L2_TM_SD2, SERDES_L2_TM_SD2_DEFVAL);
set_reset_data( SERDES_L2_TM_SD3, SERDES_L2_TM_SD3_DEFVAL);
set_reset_data( SERDES_L2_TM_SD4, SERDES_L2_TM_SD4_DEFVAL);
set_reset_data( SERDES_L2_TM_SD5, SERDES_L2_TM_SD5_DEFVAL);
set_reset_data( SERDES_L2_TM_SD6, SERDES_L2_TM_SD6_DEFVAL);
set_reset_data( SERDES_L2_TM_MISC1, SERDES_L2_TM_MISC1_DEFVAL);
set_reset_data( SERDES_L2_TM_MISC2, SERDES_L2_TM_MISC2_DEFVAL);
set_reset_data( SERDES_L2_TM_EYE_SURF0, SERDES_L2_TM_EYE_SURF0_DEFVAL);
set_reset_data( SERDES_L2_TM_EYE_SURF1, SERDES_L2_TM_EYE_SURF1_DEFVAL);
set_reset_data( SERDES_L2_TM_EYE_SURF2, SERDES_L2_TM_EYE_SURF2_DEFVAL);
set_reset_data( SERDES_L2_TM_EYE_SURF3, SERDES_L2_TM_EYE_SURF3_DEFVAL);
set_reset_data( SERDES_L2_TM_EYE_SURF4, SERDES_L2_TM_EYE_SURF4_DEFVAL);
set_reset_data( SERDES_L2_TM_EYE_SURF5, SERDES_L2_TM_EYE_SURF5_DEFVAL);
set_reset_data( SERDES_L2_TM_EYE_SURF6, SERDES_L2_TM_EYE_SURF6_DEFVAL);
set_reset_data( SERDES_L2_TM_EYE_SURF7, SERDES_L2_TM_EYE_SURF7_DEFVAL);
set_reset_data( SERDES_L2_TM_EYE_SURF8, SERDES_L2_TM_EYE_SURF8_DEFVAL);
set_reset_data( SERDES_L2_TM_EYE_SURF9, SERDES_L2_TM_EYE_SURF9_DEFVAL);
set_reset_data( SERDES_L2_TM_SPARE, SERDES_L2_TM_SPARE_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_EQ1, SERDES_L2_TM_ANA_EQ1_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_E_PI0, SERDES_L2_TM_ANA_E_PI0_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_IQ_PI0, SERDES_L2_TM_ANA_IQ_PI0_DEFVAL);
set_reset_data( SERDES_L2_TM_ANA_MISC0, SERDES_L2_TM_ANA_MISC0_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_CODE_IQ_PH0, SERDES_L2_TM_SAMP_CODE_IQ_PH0_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_CODE_IQ_PH90, SERDES_L2_TM_SAMP_CODE_IQ_PH90_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_CODE_IQ_PH180, SERDES_L2_TM_SAMP_CODE_IQ_PH180_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_CODE_IQ_PH270, SERDES_L2_TM_SAMP_CODE_IQ_PH270_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_CODE_E_PH0, SERDES_L2_TM_SAMP_CODE_E_PH0_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_CODE_E_PH180, SERDES_L2_TM_SAMP_CODE_E_PH180_DEFVAL);
set_reset_data( SERDES_L2_TM_IQ_ILL0, SERDES_L2_TM_IQ_ILL0_DEFVAL);
set_reset_data( SERDES_L2_TM_IQ_ILL1, SERDES_L2_TM_IQ_ILL1_DEFVAL);
set_reset_data( SERDES_L2_TM_IQ_ILL2, SERDES_L2_TM_IQ_ILL2_DEFVAL);
set_reset_data( SERDES_L2_TM_IQ_ILL3, SERDES_L2_TM_IQ_ILL3_DEFVAL);
set_reset_data( SERDES_L2_TM_IQ_ILL4, SERDES_L2_TM_IQ_ILL4_DEFVAL);
set_reset_data( SERDES_L2_TM_IQ_ILL5, SERDES_L2_TM_IQ_ILL5_DEFVAL);
set_reset_data( SERDES_L2_TM_IQ_ILL6, SERDES_L2_TM_IQ_ILL6_DEFVAL);
set_reset_data( SERDES_L2_TM_IQ_ILL7, SERDES_L2_TM_IQ_ILL7_DEFVAL);
set_reset_data( SERDES_L2_TM_IQ_ILL8, SERDES_L2_TM_IQ_ILL8_DEFVAL);
set_reset_data( SERDES_L2_TM_IQ_ILL9, SERDES_L2_TM_IQ_ILL9_DEFVAL);
set_reset_data( SERDES_L2_TM_IQ_ILL10, SERDES_L2_TM_IQ_ILL10_DEFVAL);
set_reset_data( SERDES_L2_TM_E_ILL0, SERDES_L2_TM_E_ILL0_DEFVAL);
set_reset_data( SERDES_L2_TM_E_ILL1, SERDES_L2_TM_E_ILL1_DEFVAL);
set_reset_data( SERDES_L2_TM_E_ILL2, SERDES_L2_TM_E_ILL2_DEFVAL);
set_reset_data( SERDES_L2_TM_E_ILL3, SERDES_L2_TM_E_ILL3_DEFVAL);
set_reset_data( SERDES_L2_TM_E_ILL4, SERDES_L2_TM_E_ILL4_DEFVAL);
set_reset_data( SERDES_L2_TM_E_ILL5, SERDES_L2_TM_E_ILL5_DEFVAL);
set_reset_data( SERDES_L2_TM_E_ILL6, SERDES_L2_TM_E_ILL6_DEFVAL);
set_reset_data( SERDES_L2_TM_E_ILL7, SERDES_L2_TM_E_ILL7_DEFVAL);
set_reset_data( SERDES_L2_TM_E_ILL8, SERDES_L2_TM_E_ILL8_DEFVAL);
set_reset_data( SERDES_L2_TM_E_ILL9, SERDES_L2_TM_E_ILL9_DEFVAL);
set_reset_data( SERDES_L2_TM_E_ILL10, SERDES_L2_TM_E_ILL10_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ0, SERDES_L2_TM_EQ0_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ1, SERDES_L2_TM_EQ1_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ2, SERDES_L2_TM_EQ2_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ3, SERDES_L2_TM_EQ3_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ4, SERDES_L2_TM_EQ4_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ5, SERDES_L2_TM_EQ5_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ6, SERDES_L2_TM_EQ6_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ7, SERDES_L2_TM_EQ7_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ8, SERDES_L2_TM_EQ8_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ9, SERDES_L2_TM_EQ9_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ10, SERDES_L2_TM_EQ10_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ11, SERDES_L2_TM_EQ11_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL7, SERDES_L2_TM_ILL7_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL8, SERDES_L2_TM_ILL8_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL9, SERDES_L2_TM_ILL9_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL10, SERDES_L2_TM_ILL10_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL11, SERDES_L2_TM_ILL11_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL12, SERDES_L2_TM_ILL12_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL13, SERDES_L2_TM_ILL13_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL14, SERDES_L2_TM_ILL14_DEFVAL);
set_reset_data( SERDES_L2_TM_FRZ_FSM0, SERDES_L2_TM_FRZ_FSM0_DEFVAL);
set_reset_data( SERDES_L2_TM_FRZ_FSM1, SERDES_L2_TM_FRZ_FSM1_DEFVAL);
set_reset_data( SERDES_L2_TM_RST_DLY, SERDES_L2_TM_RST_DLY_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL15, SERDES_L2_TM_ILL15_DEFVAL);
set_reset_data( SERDES_L2_TM_MISC3, SERDES_L2_TM_MISC3_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ_OFFS1, SERDES_L2_TM_EQ_OFFS1_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP0, SERDES_L2_TM_SAMP0_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ12, SERDES_L2_TM_EQ12_DEFVAL);
set_reset_data( SERDES_L2_TM_MISC4, SERDES_L2_TM_MISC4_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_STATUS0, SERDES_L2_TM_SAMP_STATUS0_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_STATUS1, SERDES_L2_TM_SAMP_STATUS1_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_STATUS2, SERDES_L2_TM_SAMP_STATUS2_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_STATUS3, SERDES_L2_TM_SAMP_STATUS3_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_STATUS4, SERDES_L2_TM_SAMP_STATUS4_DEFVAL);
set_reset_data( SERDES_L2_TM_SAMP_STATUS5, SERDES_L2_TM_SAMP_STATUS5_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS0, SERDES_L2_TM_ILL_STATUS0_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS1, SERDES_L2_TM_ILL_STATUS1_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS2, SERDES_L2_TM_ILL_STATUS2_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS3, SERDES_L2_TM_ILL_STATUS3_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS4, SERDES_L2_TM_ILL_STATUS4_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS5, SERDES_L2_TM_ILL_STATUS5_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS6, SERDES_L2_TM_ILL_STATUS6_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS7, SERDES_L2_TM_ILL_STATUS7_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS8, SERDES_L2_TM_ILL_STATUS8_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS9, SERDES_L2_TM_ILL_STATUS9_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS10, SERDES_L2_TM_ILL_STATUS10_DEFVAL);
set_reset_data( SERDES_L2_TM_ILL_STATUS11, SERDES_L2_TM_ILL_STATUS11_DEFVAL);
set_reset_data( SERDES_L2_TM_MISC_ST_0, SERDES_L2_TM_MISC_ST_0_DEFVAL);
set_reset_data( SERDES_L2_TM_SD_ST_0, SERDES_L2_TM_SD_ST_0_DEFVAL);
set_reset_data( SERDES_L2_TM_EYESURF_ST0, SERDES_L2_TM_EYESURF_ST0_DEFVAL);
set_reset_data( SERDES_L2_TM_EYESURF_ST1, SERDES_L2_TM_EYESURF_ST1_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ_ST0, SERDES_L2_TM_EQ_ST0_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ_ST1, SERDES_L2_TM_EQ_ST1_DEFVAL);
set_reset_data( SERDES_L2_TM_EQ_ST2, SERDES_L2_TM_EQ_ST2_DEFVAL);
set_reset_data( SERDES_L2_TM_RXPMA_ST1, SERDES_L2_TM_RXPMA_ST1_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR0, SERDES_L2_TM_CDR0_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR1, SERDES_L2_TM_CDR1_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR2, SERDES_L2_TM_CDR2_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR3, SERDES_L2_TM_CDR3_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR4, SERDES_L2_TM_CDR4_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR5, SERDES_L2_TM_CDR5_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR6, SERDES_L2_TM_CDR6_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR7, SERDES_L2_TM_CDR7_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR8, SERDES_L2_TM_CDR8_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR9, SERDES_L2_TM_CDR9_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR10, SERDES_L2_TM_CDR10_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR11, SERDES_L2_TM_CDR11_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR12, SERDES_L2_TM_CDR12_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR13, SERDES_L2_TM_CDR13_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR14, SERDES_L2_TM_CDR14_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR15, SERDES_L2_TM_CDR15_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR16, SERDES_L2_TM_CDR16_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR17, SERDES_L2_TM_CDR17_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR18, SERDES_L2_TM_CDR18_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR19, SERDES_L2_TM_CDR19_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR20, SERDES_L2_TM_CDR20_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR21, SERDES_L2_TM_CDR21_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR22, SERDES_L2_TM_CDR22_DEFVAL);
set_reset_data( SERDES_L2_TM_CDR23, SERDES_L2_TM_CDR23_DEFVAL);
set_reset_data( SERDES_L2_TM_MISC0, SERDES_L2_TM_MISC0_DEFVAL);
set_reset_data( SERDES_L2_TM_HSRX_ST0, SERDES_L2_TM_HSRX_ST0_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_LS_CLOCK, SERDES_L2_TM_PLL_LS_CLOCK_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_LOOP_FILT, SERDES_L2_TM_PLL_LOOP_FILT_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG2, SERDES_L2_TM_PLL_DIG2_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_FBDIV, SERDES_L2_TM_PLL_FBDIV_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG4, SERDES_L2_TM_PLL_DIG4_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG5, SERDES_L2_TM_PLL_DIG5_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG6, SERDES_L2_TM_PLL_DIG6_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG7, SERDES_L2_TM_PLL_DIG7_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_CPUMP_CODE_1, SERDES_L2_TM_PLL_CPUMP_CODE_1_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG9, SERDES_L2_TM_PLL_DIG9_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_COARSE_CODE_LSB, SERDES_L2_TM_PLL_COARSE_CODE_LSB_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG11, SERDES_L2_TM_PLL_DIG11_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG12, SERDES_L2_TM_PLL_DIG12_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_CONST_PMOS, SERDES_L2_TM_PLL_CONST_PMOS_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG14, SERDES_L2_TM_PLL_DIG14_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG15, SERDES_L2_TM_PLL_DIG15_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG16, SERDES_L2_TM_PLL_DIG16_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG17, SERDES_L2_TM_PLL_DIG17_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG18, SERDES_L2_TM_PLL_DIG18_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG19, SERDES_L2_TM_PLL_DIG19_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG20, SERDES_L2_TM_PLL_DIG20_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG21, SERDES_L2_TM_PLL_DIG21_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG22, SERDES_L2_TM_PLL_DIG22_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG23, SERDES_L2_TM_PLL_DIG23_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG24, SERDES_L2_TM_PLL_DIG24_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG25, SERDES_L2_TM_PLL_DIG25_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG26, SERDES_L2_TM_PLL_DIG26_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_CLK_DIST_NTRIM_LSB, SERDES_L2_TM_PLL_CLK_DIST_NTRIM_LSB_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_CLK_DIST_PTRIM_LSB, SERDES_L2_TM_PLL_CLK_DIST_PTRIM_LSB_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG_29, SERDES_L2_TM_PLL_DIG_29_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG_30, SERDES_L2_TM_PLL_DIG_30_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG_31, SERDES_L2_TM_PLL_DIG_31_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG_32, SERDES_L2_TM_PLL_DIG_32_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG_33, SERDES_L2_TM_PLL_DIG_33_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG_34, SERDES_L2_TM_PLL_DIG_34_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG_35, SERDES_L2_TM_PLL_DIG_35_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG_36, SERDES_L2_TM_PLL_DIG_36_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_DIG_37, SERDES_L2_TM_PLL_DIG_37_DEFVAL);
set_reset_data( SERDES_L2_TM_PLL_COARSE_CODE_SAT_MSB, SERDES_L2_TM_PLL_COARSE_CODE_SAT_MSB_DEFVAL);
set_reset_data( SERDES_L2_MPHY_CFG_HIB8, SERDES_L2_MPHY_CFG_HIB8_DEFVAL);
set_reset_data( SERDES_L2_MPHY_CFG_MODE, SERDES_L2_MPHY_CFG_MODE_DEFVAL);
set_reset_data( SERDES_L2_MPHY_CFG_HS_GEAR, SERDES_L2_MPHY_CFG_HS_GEAR_DEFVAL);
set_reset_data( SERDES_L2_MPHY_CFG_HS_RATE, SERDES_L2_MPHY_CFG_HS_RATE_DEFVAL);
set_reset_data( SERDES_L2_MPHY_CFG_PWM, SERDES_L2_MPHY_CFG_PWM_DEFVAL);
set_reset_data( SERDES_L2_PLL_OPDIV_LS, SERDES_L2_PLL_OPDIV_LS_DEFVAL);
set_reset_data( SERDES_L2_MPHY_CFG_UPDT, SERDES_L2_MPHY_CFG_UPDT_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_DIV_CNTRLS, SERDES_L2_PLL_TM_DIV_CNTRLS_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G1A_LSB, SERDES_L2_PLL_FBDIV_G1A_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G1B_LSB, SERDES_L2_PLL_FBDIV_G1B_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G2A_LSB, SERDES_L2_PLL_FBDIV_G2A_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G2B_LSB, SERDES_L2_PLL_FBDIV_G2B_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G3A_LSB, SERDES_L2_PLL_FBDIV_G3A_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G3B_LSB, SERDES_L2_PLL_FBDIV_G3B_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G1A_MSB, SERDES_L2_PLL_FBDIV_G1A_MSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G1B_MSB, SERDES_L2_PLL_FBDIV_G1B_MSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G2A_MSB, SERDES_L2_PLL_FBDIV_G2A_MSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G2B_MSB, SERDES_L2_PLL_FBDIV_G2B_MSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G3A_MSB, SERDES_L2_PLL_FBDIV_G3A_MSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_G3B_MSB, SERDES_L2_PLL_FBDIV_G3B_MSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_IPDIV, SERDES_L2_PLL_IPDIV_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_FRAC_0_LSB, SERDES_L2_PLL_FBDIV_FRAC_0_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_FRAC_1, SERDES_L2_PLL_FBDIV_FRAC_1_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_FRAC_2, SERDES_L2_PLL_FBDIV_FRAC_2_DEFVAL);
set_reset_data( SERDES_L2_PLL_FBDIV_FRAC_3_MSB, SERDES_L2_PLL_FBDIV_FRAC_3_MSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_PWR_SEQ_WAIT_TIME, SERDES_L2_PLL_PWR_SEQ_WAIT_TIME_DEFVAL);
set_reset_data( SERDES_L2_PLL_SS_STEPS_0_LSB, SERDES_L2_PLL_SS_STEPS_0_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_SS_STEPS_1_MSB, SERDES_L2_PLL_SS_STEPS_1_MSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_SS_STEP_SIZE_0_LSB, SERDES_L2_PLL_SS_STEP_SIZE_0_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_SS_STEP_SIZE_1, SERDES_L2_PLL_SS_STEP_SIZE_1_DEFVAL);
set_reset_data( SERDES_L2_PLL_SS_STEP_SIZE_2, SERDES_L2_PLL_SS_STEP_SIZE_2_DEFVAL);
set_reset_data( SERDES_L2_PLL_SS_STEP_SIZE_3_MSB, SERDES_L2_PLL_SS_STEP_SIZE_3_MSB_DEFVAL);
set_reset_data( SERDES_L2_TM_MASK_CFG_UPDT, SERDES_L2_TM_MASK_CFG_UPDT_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_FORCE_DIV, SERDES_L2_PLL_TM_FORCE_DIV_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_COARSE_CODE_1_LSB, SERDES_L2_PLL_TM_COARSE_CODE_1_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_COARSE_CODE_2_LSB, SERDES_L2_PLL_TM_COARSE_CODE_2_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_COARSE_CODE_3_LSB, SERDES_L2_PLL_TM_COARSE_CODE_3_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_COARSE_CODE_4_LSB, SERDES_L2_PLL_TM_COARSE_CODE_4_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_COARSE_CODE_5_LSB, SERDES_L2_PLL_TM_COARSE_CODE_5_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_COARSE_CODE_6_LSB, SERDES_L2_PLL_TM_COARSE_CODE_6_LSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_COARSE_CODE_1_2_MSB, SERDES_L2_PLL_TM_COARSE_CODE_1_2_MSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_COARSE_CODE_3_4_MSB, SERDES_L2_PLL_TM_COARSE_CODE_3_4_MSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_COARSE_CODE_5_6_MSB, SERDES_L2_PLL_TM_COARSE_CODE_5_6_MSB_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_SHARED_0, SERDES_L2_PLL_TM_SHARED_0_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_FRAC_OFFSET_0, SERDES_L2_PLL_TM_FRAC_OFFSET_0_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_FRAC_OFFSET_1, SERDES_L2_PLL_TM_FRAC_OFFSET_1_DEFVAL);
set_reset_data( SERDES_L2_PLL_TM_FRAC_OFFSET_2, SERDES_L2_PLL_TM_FRAC_OFFSET_2_DEFVAL);
set_reset_data( SERDES_L2_PLL_STATUS_READ_0, SERDES_L2_PLL_STATUS_READ_0_DEFVAL);
set_reset_data( SERDES_L2_PLL_STATUS_READ_1, SERDES_L2_PLL_STATUS_READ_1_DEFVAL);
set_reset_data( SERDES_L2_UPHY_GLOBAL_CTRL, SERDES_L2_UPHY_GLOBAL_CTRL_DEFVAL);
set_reset_data( SERDES_L2_BIST_CTRL_1, SERDES_L2_BIST_CTRL_1_DEFVAL);
set_reset_data( SERDES_L2_BIST_CTRL_2, SERDES_L2_BIST_CTRL_2_DEFVAL);
set_reset_data( SERDES_L2_BIST_RUN_LEN_L, SERDES_L2_BIST_RUN_LEN_L_DEFVAL);
set_reset_data( SERDES_L2_BIST_ERR_INJ_POINT_L, SERDES_L2_BIST_ERR_INJ_POINT_L_DEFVAL);
set_reset_data( SERDES_L2_BIST_RUNLEN_ERR_INJ_H, SERDES_L2_BIST_RUNLEN_ERR_INJ_H_DEFVAL);
set_reset_data( SERDES_L2_BIST_IDLE_TIME, SERDES_L2_BIST_IDLE_TIME_DEFVAL);
set_reset_data( SERDES_L2_BIST_MARKER_L, SERDES_L2_BIST_MARKER_L_DEFVAL);
set_reset_data( SERDES_L2_BIST_IDLE_CHAR_L, SERDES_L2_BIST_IDLE_CHAR_L_DEFVAL);
set_reset_data( SERDES_L2_BIST_MARKER_IDLE_H, SERDES_L2_BIST_MARKER_IDLE_H_DEFVAL);
set_reset_data( SERDES_L2_BIST_LOW_PULSE_TIME, SERDES_L2_BIST_LOW_PULSE_TIME_DEFVAL);
set_reset_data( SERDES_L2_BIST_TOTAL_PULSE_TIME, SERDES_L2_BIST_TOTAL_PULSE_TIME_DEFVAL);
set_reset_data( SERDES_L2_BIST_TEST_PAT_1, SERDES_L2_BIST_TEST_PAT_1_DEFVAL);
set_reset_data( SERDES_L2_BIST_TEST_PAT_2, SERDES_L2_BIST_TEST_PAT_2_DEFVAL);
set_reset_data( SERDES_L2_BIST_TEST_PAT_3, SERDES_L2_BIST_TEST_PAT_3_DEFVAL);
set_reset_data( SERDES_L2_BIST_TEST_PAT_4, SERDES_L2_BIST_TEST_PAT_4_DEFVAL);
set_reset_data( SERDES_L2_BIST_TEST_PAT_MSBS, SERDES_L2_BIST_TEST_PAT_MSBS_DEFVAL);
set_reset_data( SERDES_L2_BIST_PKT_NUM, SERDES_L2_BIST_PKT_NUM_DEFVAL);
set_reset_data( SERDES_L2_BIST_FRM_IDLE_TIME, SERDES_L2_BIST_FRM_IDLE_TIME_DEFVAL);
set_reset_data( SERDES_L2_BIST_PKT_CTR_L, SERDES_L2_BIST_PKT_CTR_L_DEFVAL);
set_reset_data( SERDES_L2_BIST_PKT_CTR_H, SERDES_L2_BIST_PKT_CTR_H_DEFVAL);
set_reset_data( SERDES_L2_BIST_ERR_CTR_L, SERDES_L2_BIST_ERR_CTR_L_DEFVAL);
set_reset_data( SERDES_L2_BIST_ERR_CTR_H, SERDES_L2_BIST_ERR_CTR_H_DEFVAL);
set_reset_data( SERDES_L2_CLK_DIV_CNT, SERDES_L2_CLK_DIV_CNT_DEFVAL);
set_reset_data( SERDES_L2_DATA_BUS_WID, SERDES_L2_DATA_BUS_WID_DEFVAL);
set_reset_data( SERDES_L2_ANADIG_BYPASS, SERDES_L2_ANADIG_BYPASS_DEFVAL);
set_reset_data( SERDES_L2_BIST_FILLER_OUT, SERDES_L2_BIST_FILLER_OUT_DEFVAL);
set_reset_data( SERDES_L2_BIST_FORCE_MK_RST, SERDES_L2_BIST_FORCE_MK_RST_DEFVAL);
set_reset_data( SERDES_L2_SPARE_IN, SERDES_L2_SPARE_IN_DEFVAL);
set_reset_data( SERDES_L2_SPARE_OUT, SERDES_L2_SPARE_OUT_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_0, SERDES_L3_TX_ANA_TM_0_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_3, SERDES_L3_TX_ANA_TM_3_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_4, SERDES_L3_TX_ANA_TM_4_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_5, SERDES_L3_TX_ANA_TM_5_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_9, SERDES_L3_TX_ANA_TM_9_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_10, SERDES_L3_TX_ANA_TM_10_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_13, SERDES_L3_TX_ANA_TM_13_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_14, SERDES_L3_TX_ANA_TM_14_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_15, SERDES_L3_TX_ANA_TM_15_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_16, SERDES_L3_TX_ANA_TM_16_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_18, SERDES_L3_TX_ANA_TM_18_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_19, SERDES_L3_TX_ANA_TM_19_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_20, SERDES_L3_TX_ANA_TM_20_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_21, SERDES_L3_TX_ANA_TM_21_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_61, SERDES_L3_TX_DIG_TM_61_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_62, SERDES_L3_TX_DIG_TM_62_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_65, SERDES_L3_TX_DIG_TM_65_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_67, SERDES_L3_TX_DIG_TM_67_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_68, SERDES_L3_TX_DIG_TM_68_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_69, SERDES_L3_TX_DIG_TM_69_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_76, SERDES_L3_TX_DIG_TM_76_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_77, SERDES_L3_TX_DIG_TM_77_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_78, SERDES_L3_TX_DIG_TM_78_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_79, SERDES_L3_TX_DIG_TM_79_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_80, SERDES_L3_TX_DIG_TM_80_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_81, SERDES_L3_TX_DIG_TM_81_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_82, SERDES_L3_TX_DIG_TM_82_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_83, SERDES_L3_TX_DIG_TM_83_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_84, SERDES_L3_TX_DIG_TM_84_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_85, SERDES_L3_TX_ANA_TM_85_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_87, SERDES_L3_TX_ANA_TM_87_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_88, SERDES_L3_TX_ANA_TM_88_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_89, SERDES_L3_TX_ANA_TM_89_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_90, SERDES_L3_TX_ANA_TM_90_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_91, SERDES_L3_TX_DIG_TM_91_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_92, SERDES_L3_TX_DIG_TM_92_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_95, SERDES_L3_TX_ANA_TM_95_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_96, SERDES_L3_TX_ANA_TM_96_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_97, SERDES_L3_TX_ANA_TM_97_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_98, SERDES_L3_TX_DIG_TM_98_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_99, SERDES_L3_TX_DIG_TM_99_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_100, SERDES_L3_TX_DIG_TM_100_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_101, SERDES_L3_TX_DIG_TM_101_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_102, SERDES_L3_TX_DIG_TM_102_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_103, SERDES_L3_TX_DIG_TM_103_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_104, SERDES_L3_TX_DIG_TM_104_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_105, SERDES_L3_TX_DIG_TM_105_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_106, SERDES_L3_TX_DIG_TM_106_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_107, SERDES_L3_TX_DIG_TM_107_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_108, SERDES_L3_TX_DIG_TM_108_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_109, SERDES_L3_TX_DIG_TM_109_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_110, SERDES_L3_TX_DIG_TM_110_DEFVAL);
set_reset_data( SERDES_L3_TX_DIG_TM_111, SERDES_L3_TX_DIG_TM_111_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_112, SERDES_L3_TX_ANA_TM_112_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_113, SERDES_L3_TX_ANA_TM_113_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_114, SERDES_L3_TX_ANA_TM_114_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_115, SERDES_L3_TX_ANA_TM_115_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_116, SERDES_L3_TX_ANA_TM_116_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_117, SERDES_L3_TX_ANA_TM_117_DEFVAL);
set_reset_data( SERDES_L3_TX_ANA_TM_118, SERDES_L3_TX_ANA_TM_118_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_0, SERDES_L3_TXPMA_TM_0_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_1, SERDES_L3_TXPMA_TM_1_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_2, SERDES_L3_TXPMA_TM_2_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_3, SERDES_L3_TXPMA_TM_3_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_4, SERDES_L3_TXPMA_TM_4_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_5, SERDES_L3_TXPMA_TM_5_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_6, SERDES_L3_TXPMA_TM_6_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_7, SERDES_L3_TXPMA_TM_7_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_8, SERDES_L3_TXPMA_TM_8_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_9, SERDES_L3_TXPMA_TM_9_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_10, SERDES_L3_TXPMA_TM_10_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_11, SERDES_L3_TXPMA_TM_11_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_12, SERDES_L3_TXPMA_TM_12_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_13, SERDES_L3_TXPMA_TM_13_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_14, SERDES_L3_TXPMA_TM_14_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_15, SERDES_L3_TXPMA_TM_15_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_16, SERDES_L3_TXPMA_TM_16_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_17, SERDES_L3_TXPMA_TM_17_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_18, SERDES_L3_TXPMA_TM_18_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_19, SERDES_L3_TXPMA_TM_19_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_20, SERDES_L3_TXPMA_TM_20_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_21, SERDES_L3_TXPMA_TM_21_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_22, SERDES_L3_TXPMA_TM_22_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_23, SERDES_L3_TXPMA_TM_23_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_24, SERDES_L3_TXPMA_TM_24_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_25, SERDES_L3_TXPMA_TM_25_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_26, SERDES_L3_TXPMA_TM_26_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_TM_27, SERDES_L3_TXPMA_TM_27_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_ST_0, SERDES_L3_TXPMA_ST_0_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_ST_1, SERDES_L3_TXPMA_ST_1_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_ST_2, SERDES_L3_TXPMA_ST_2_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_ST_3, SERDES_L3_TXPMA_ST_3_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_ST_4, SERDES_L3_TXPMA_ST_4_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_ST_5, SERDES_L3_TXPMA_ST_5_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_ST_6, SERDES_L3_TXPMA_ST_6_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_ST_7, SERDES_L3_TXPMA_ST_7_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_ST_8, SERDES_L3_TXPMA_ST_8_DEFVAL);
set_reset_data( SERDES_L3_TXPMA_ST_9, SERDES_L3_TXPMA_ST_9_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_0, SERDES_L3_TXPMD_TM_0_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_1, SERDES_L3_TXPMD_TM_1_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_2, SERDES_L3_TXPMD_TM_2_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_3, SERDES_L3_TXPMD_TM_3_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_4, SERDES_L3_TXPMD_TM_4_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_5, SERDES_L3_TXPMD_TM_5_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_6, SERDES_L3_TXPMD_TM_6_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_7, SERDES_L3_TXPMD_TM_7_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_8, SERDES_L3_TXPMD_TM_8_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_9, SERDES_L3_TXPMD_TM_9_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_10, SERDES_L3_TXPMD_TM_10_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_11, SERDES_L3_TXPMD_TM_11_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_12, SERDES_L3_TXPMD_TM_12_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_13, SERDES_L3_TXPMD_TM_13_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_14, SERDES_L3_TXPMD_TM_14_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_15, SERDES_L3_TXPMD_TM_15_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_16, SERDES_L3_TXPMD_TM_16_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_17, SERDES_L3_TXPMD_TM_17_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_18, SERDES_L3_TXPMD_TM_18_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_19, SERDES_L3_TXPMD_TM_19_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_20, SERDES_L3_TXPMD_TM_20_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_21, SERDES_L3_TXPMD_TM_21_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_22, SERDES_L3_TXPMD_TM_22_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_23, SERDES_L3_TXPMD_TM_23_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_24, SERDES_L3_TXPMD_TM_24_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_25, SERDES_L3_TXPMD_TM_25_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_26, SERDES_L3_TXPMD_TM_26_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_27, SERDES_L3_TXPMD_TM_27_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_28, SERDES_L3_TXPMD_TM_28_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_29, SERDES_L3_TXPMD_TM_29_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_30, SERDES_L3_TXPMD_TM_30_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_31, SERDES_L3_TXPMD_TM_31_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_32, SERDES_L3_TXPMD_TM_32_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_33, SERDES_L3_TXPMD_TM_33_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_34, SERDES_L3_TXPMD_TM_34_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_35, SERDES_L3_TXPMD_TM_35_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_36, SERDES_L3_TXPMD_TM_36_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_37, SERDES_L3_TXPMD_TM_37_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_38, SERDES_L3_TXPMD_TM_38_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_39, SERDES_L3_TXPMD_TM_39_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_40, SERDES_L3_TXPMD_TM_40_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_41, SERDES_L3_TXPMD_TM_41_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_42, SERDES_L3_TXPMD_TM_42_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_43, SERDES_L3_TXPMD_TM_43_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_44, SERDES_L3_TXPMD_TM_44_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_45, SERDES_L3_TXPMD_TM_45_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_46, SERDES_L3_TXPMD_TM_46_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_47, SERDES_L3_TXPMD_TM_47_DEFVAL);
set_reset_data( SERDES_L3_TXPMD_TM_48, SERDES_L3_TXPMD_TM_48_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_1, SERDES_L3_TM_ANA_BYP_1_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_2, SERDES_L3_TM_ANA_BYP_2_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_3, SERDES_L3_TM_ANA_BYP_3_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_4, SERDES_L3_TM_ANA_BYP_4_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_5, SERDES_L3_TM_ANA_BYP_5_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_7, SERDES_L3_TM_ANA_BYP_7_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_8, SERDES_L3_TM_ANA_BYP_8_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_9, SERDES_L3_TM_ANA_BYP_9_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_10, SERDES_L3_TM_ANA_BYP_10_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_11, SERDES_L3_TM_ANA_BYP_11_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_12, SERDES_L3_TM_ANA_BYP_12_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_13, SERDES_L3_TM_ANA_BYP_13_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_14, SERDES_L3_TM_ANA_BYP_14_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_15, SERDES_L3_TM_ANA_BYP_15_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_16, SERDES_L3_TM_ANA_BYP_16_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_17, SERDES_L3_TM_ANA_BYP_17_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_18, SERDES_L3_TM_ANA_BYP_18_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_20, SERDES_L3_TM_ANA_BYP_20_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_21, SERDES_L3_TM_ANA_BYP_21_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_22, SERDES_L3_TM_ANA_BYP_22_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_BYP_23, SERDES_L3_TM_ANA_BYP_23_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_1, SERDES_L3_TM_DIG_1_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_2, SERDES_L3_TM_DIG_2_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_3, SERDES_L3_TM_DIG_3_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_4, SERDES_L3_TM_DIG_4_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_5, SERDES_L3_TM_DIG_5_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_6, SERDES_L3_TM_DIG_6_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_7, SERDES_L3_TM_DIG_7_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_8, SERDES_L3_TM_DIG_8_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_9, SERDES_L3_TM_DIG_9_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_10, SERDES_L3_TM_DIG_10_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_11, SERDES_L3_TM_DIG_11_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_12, SERDES_L3_TM_DIG_12_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_13, SERDES_L3_TM_DIG_13_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_14, SERDES_L3_TM_DIG_14_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_15, SERDES_L3_TM_DIG_15_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_16, SERDES_L3_TM_DIG_16_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_17, SERDES_L3_TM_DIG_17_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_18, SERDES_L3_TM_DIG_18_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_19, SERDES_L3_TM_DIG_19_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_20, SERDES_L3_TM_DIG_20_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_21, SERDES_L3_TM_DIG_21_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_22, SERDES_L3_TM_DIG_22_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_23, SERDES_L3_TM_DIG_23_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_24, SERDES_L3_TM_DIG_24_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_25, SERDES_L3_TM_DIG_25_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_26, SERDES_L3_TM_DIG_26_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_27, SERDES_L3_TM_DIG_27_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_28, SERDES_L3_TM_DIG_28_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_29, SERDES_L3_TM_DIG_29_DEFVAL);
set_reset_data( SERDES_L3_TM_AUX_0, SERDES_L3_TM_AUX_0_DEFVAL);
set_reset_data( SERDES_L3_TM_AUX_1, SERDES_L3_TM_AUX_1_DEFVAL);
set_reset_data( SERDES_L3_TM_AUX_2, SERDES_L3_TM_AUX_2_DEFVAL);
set_reset_data( SERDES_L3_TM_AUX_3, SERDES_L3_TM_AUX_3_DEFVAL);
set_reset_data( SERDES_L3_TM_AUX_4, SERDES_L3_TM_AUX_4_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_30, SERDES_L3_TM_DIG_30_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_31, SERDES_L3_TM_DIG_31_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_32, SERDES_L3_TM_DIG_32_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_33, SERDES_L3_TM_DIG_33_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_34, SERDES_L3_TM_DIG_34_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_35, SERDES_L3_TM_DIG_35_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_36, SERDES_L3_TM_DIG_36_DEFVAL);
set_reset_data( SERDES_L3_TM_DIG_37, SERDES_L3_TM_DIG_37_DEFVAL);
set_reset_data( SERDES_L3_TM_LFPS_1, SERDES_L3_TM_LFPS_1_DEFVAL);
set_reset_data( SERDES_L3_TM_LFPS_2, SERDES_L3_TM_LFPS_2_DEFVAL);
set_reset_data( SERDES_L3_TM_LFPS_3, SERDES_L3_TM_LFPS_3_DEFVAL);
set_reset_data( SERDES_L3_TM_LFPS_4, SERDES_L3_TM_LFPS_4_DEFVAL);
set_reset_data( SERDES_L3_TM_RXPMA_1, SERDES_L3_TM_RXPMA_1_DEFVAL);
set_reset_data( SERDES_L3_TM_BSCAN_1, SERDES_L3_TM_BSCAN_1_DEFVAL);
set_reset_data( SERDES_L3_TM_MPHY_SQ_1, SERDES_L3_TM_MPHY_SQ_1_DEFVAL);
set_reset_data( SERDES_L3_TM_LSRX_1, SERDES_L3_TM_LSRX_1_DEFVAL);
set_reset_data( SERDES_L3_TM_LSRX_2, SERDES_L3_TM_LSRX_2_DEFVAL);
set_reset_data( SERDES_L3_TM_SIGDET_1, SERDES_L3_TM_SIGDET_1_DEFVAL);
set_reset_data( SERDES_L3_TM_SIGDET_2, SERDES_L3_TM_SIGDET_2_DEFVAL);
set_reset_data( SERDES_L3_TM_DFT_1, SERDES_L3_TM_DFT_1_DEFVAL);
set_reset_data( SERDES_L3_TM_DFT_2, SERDES_L3_TM_DFT_2_DEFVAL);
set_reset_data( SERDES_L3_TM_DFT_3, SERDES_L3_TM_DFT_3_DEFVAL);
set_reset_data( SERDES_L3_TM_DFT_4, SERDES_L3_TM_DFT_4_DEFVAL);
set_reset_data( SERDES_L3_TM_DFT_5, SERDES_L3_TM_DFT_5_DEFVAL);
set_reset_data( SERDES_L3_TM_DFT_6, SERDES_L3_TM_DFT_6_DEFVAL);
set_reset_data( SERDES_L3_TM_DFT_7, SERDES_L3_TM_DFT_7_DEFVAL);
set_reset_data( SERDES_L3_TM_DFT_8, SERDES_L3_TM_DFT_8_DEFVAL);
set_reset_data( SERDES_L3_TM_DFT_9, SERDES_L3_TM_DFT_9_DEFVAL);
set_reset_data( SERDES_L3_TM_DFT_10, SERDES_L3_TM_DFT_10_DEFVAL);
set_reset_data( SERDES_L3_TM_BG_1, SERDES_L3_TM_BG_1_DEFVAL);
set_reset_data( SERDES_L3_TM_BG_2, SERDES_L3_TM_BG_2_DEFVAL);
set_reset_data( SERDES_L3_TM_BG_3, SERDES_L3_TM_BG_3_DEFVAL);
set_reset_data( SERDES_L3_TM_BG_4, SERDES_L3_TM_BG_4_DEFVAL);
set_reset_data( SERDES_L3_TM_BG_5, SERDES_L3_TM_BG_5_DEFVAL);
set_reset_data( SERDES_L3_TM_BG_6, SERDES_L3_TM_BG_6_DEFVAL);
set_reset_data( SERDES_L3_TM_BG_7, SERDES_L3_TM_BG_7_DEFVAL);
set_reset_data( SERDES_L3_TM_BG_8, SERDES_L3_TM_BG_8_DEFVAL);
set_reset_data( SERDES_L3_TM_BG_9, SERDES_L3_TM_BG_9_DEFVAL);
set_reset_data( SERDES_L3_TM_BG_10, SERDES_L3_TM_BG_10_DEFVAL);
set_reset_data( SERDES_L3_TM_SD0, SERDES_L3_TM_SD0_DEFVAL);
set_reset_data( SERDES_L3_TM_SD1, SERDES_L3_TM_SD1_DEFVAL);
set_reset_data( SERDES_L3_TM_SD2, SERDES_L3_TM_SD2_DEFVAL);
set_reset_data( SERDES_L3_TM_SD3, SERDES_L3_TM_SD3_DEFVAL);
set_reset_data( SERDES_L3_TM_SD4, SERDES_L3_TM_SD4_DEFVAL);
set_reset_data( SERDES_L3_TM_SD5, SERDES_L3_TM_SD5_DEFVAL);
set_reset_data( SERDES_L3_TM_SD6, SERDES_L3_TM_SD6_DEFVAL);
set_reset_data( SERDES_L3_TM_MISC1, SERDES_L3_TM_MISC1_DEFVAL);
set_reset_data( SERDES_L3_TM_MISC2, SERDES_L3_TM_MISC2_DEFVAL);
set_reset_data( SERDES_L3_TM_EYE_SURF0, SERDES_L3_TM_EYE_SURF0_DEFVAL);
set_reset_data( SERDES_L3_TM_EYE_SURF1, SERDES_L3_TM_EYE_SURF1_DEFVAL);
set_reset_data( SERDES_L3_TM_EYE_SURF2, SERDES_L3_TM_EYE_SURF2_DEFVAL);
set_reset_data( SERDES_L3_TM_EYE_SURF3, SERDES_L3_TM_EYE_SURF3_DEFVAL);
set_reset_data( SERDES_L3_TM_EYE_SURF4, SERDES_L3_TM_EYE_SURF4_DEFVAL);
set_reset_data( SERDES_L3_TM_EYE_SURF5, SERDES_L3_TM_EYE_SURF5_DEFVAL);
set_reset_data( SERDES_L3_TM_EYE_SURF6, SERDES_L3_TM_EYE_SURF6_DEFVAL);
set_reset_data( SERDES_L3_TM_EYE_SURF7, SERDES_L3_TM_EYE_SURF7_DEFVAL);
set_reset_data( SERDES_L3_TM_EYE_SURF8, SERDES_L3_TM_EYE_SURF8_DEFVAL);
set_reset_data( SERDES_L3_TM_EYE_SURF9, SERDES_L3_TM_EYE_SURF9_DEFVAL);
set_reset_data( SERDES_L3_TM_SPARE, SERDES_L3_TM_SPARE_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_EQ1, SERDES_L3_TM_ANA_EQ1_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_E_PI0, SERDES_L3_TM_ANA_E_PI0_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_IQ_PI0, SERDES_L3_TM_ANA_IQ_PI0_DEFVAL);
set_reset_data( SERDES_L3_TM_ANA_MISC0, SERDES_L3_TM_ANA_MISC0_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_CODE_IQ_PH0, SERDES_L3_TM_SAMP_CODE_IQ_PH0_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_CODE_IQ_PH90, SERDES_L3_TM_SAMP_CODE_IQ_PH90_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_CODE_IQ_PH180, SERDES_L3_TM_SAMP_CODE_IQ_PH180_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_CODE_IQ_PH270, SERDES_L3_TM_SAMP_CODE_IQ_PH270_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_CODE_E_PH0, SERDES_L3_TM_SAMP_CODE_E_PH0_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_CODE_E_PH180, SERDES_L3_TM_SAMP_CODE_E_PH180_DEFVAL);
set_reset_data( SERDES_L3_TM_IQ_ILL0, SERDES_L3_TM_IQ_ILL0_DEFVAL);
set_reset_data( SERDES_L3_TM_IQ_ILL1, SERDES_L3_TM_IQ_ILL1_DEFVAL);
set_reset_data( SERDES_L3_TM_IQ_ILL2, SERDES_L3_TM_IQ_ILL2_DEFVAL);
set_reset_data( SERDES_L3_TM_IQ_ILL3, SERDES_L3_TM_IQ_ILL3_DEFVAL);
set_reset_data( SERDES_L3_TM_IQ_ILL4, SERDES_L3_TM_IQ_ILL4_DEFVAL);
set_reset_data( SERDES_L3_TM_IQ_ILL5, SERDES_L3_TM_IQ_ILL5_DEFVAL);
set_reset_data( SERDES_L3_TM_IQ_ILL6, SERDES_L3_TM_IQ_ILL6_DEFVAL);
set_reset_data( SERDES_L3_TM_IQ_ILL7, SERDES_L3_TM_IQ_ILL7_DEFVAL);
set_reset_data( SERDES_L3_TM_IQ_ILL8, SERDES_L3_TM_IQ_ILL8_DEFVAL);
set_reset_data( SERDES_L3_TM_IQ_ILL9, SERDES_L3_TM_IQ_ILL9_DEFVAL);
set_reset_data( SERDES_L3_TM_IQ_ILL10, SERDES_L3_TM_IQ_ILL10_DEFVAL);
set_reset_data( SERDES_L3_TM_E_ILL0, SERDES_L3_TM_E_ILL0_DEFVAL);
set_reset_data( SERDES_L3_TM_E_ILL1, SERDES_L3_TM_E_ILL1_DEFVAL);
set_reset_data( SERDES_L3_TM_E_ILL2, SERDES_L3_TM_E_ILL2_DEFVAL);
set_reset_data( SERDES_L3_TM_E_ILL3, SERDES_L3_TM_E_ILL3_DEFVAL);
set_reset_data( SERDES_L3_TM_E_ILL4, SERDES_L3_TM_E_ILL4_DEFVAL);
set_reset_data( SERDES_L3_TM_E_ILL5, SERDES_L3_TM_E_ILL5_DEFVAL);
set_reset_data( SERDES_L3_TM_E_ILL6, SERDES_L3_TM_E_ILL6_DEFVAL);
set_reset_data( SERDES_L3_TM_E_ILL7, SERDES_L3_TM_E_ILL7_DEFVAL);
set_reset_data( SERDES_L3_TM_E_ILL8, SERDES_L3_TM_E_ILL8_DEFVAL);
set_reset_data( SERDES_L3_TM_E_ILL9, SERDES_L3_TM_E_ILL9_DEFVAL);
set_reset_data( SERDES_L3_TM_E_ILL10, SERDES_L3_TM_E_ILL10_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ0, SERDES_L3_TM_EQ0_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ1, SERDES_L3_TM_EQ1_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ2, SERDES_L3_TM_EQ2_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ3, SERDES_L3_TM_EQ3_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ4, SERDES_L3_TM_EQ4_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ5, SERDES_L3_TM_EQ5_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ6, SERDES_L3_TM_EQ6_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ7, SERDES_L3_TM_EQ7_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ8, SERDES_L3_TM_EQ8_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ9, SERDES_L3_TM_EQ9_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ10, SERDES_L3_TM_EQ10_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ11, SERDES_L3_TM_EQ11_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL7, SERDES_L3_TM_ILL7_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL8, SERDES_L3_TM_ILL8_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL9, SERDES_L3_TM_ILL9_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL10, SERDES_L3_TM_ILL10_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL11, SERDES_L3_TM_ILL11_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL12, SERDES_L3_TM_ILL12_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL13, SERDES_L3_TM_ILL13_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL14, SERDES_L3_TM_ILL14_DEFVAL);
set_reset_data( SERDES_L3_TM_FRZ_FSM0, SERDES_L3_TM_FRZ_FSM0_DEFVAL);
set_reset_data( SERDES_L3_TM_FRZ_FSM1, SERDES_L3_TM_FRZ_FSM1_DEFVAL);
set_reset_data( SERDES_L3_TM_RST_DLY, SERDES_L3_TM_RST_DLY_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL15, SERDES_L3_TM_ILL15_DEFVAL);
set_reset_data( SERDES_L3_TM_MISC3, SERDES_L3_TM_MISC3_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ_OFFS1, SERDES_L3_TM_EQ_OFFS1_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP0, SERDES_L3_TM_SAMP0_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ12, SERDES_L3_TM_EQ12_DEFVAL);
set_reset_data( SERDES_L3_TM_MISC4, SERDES_L3_TM_MISC4_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_STATUS0, SERDES_L3_TM_SAMP_STATUS0_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_STATUS1, SERDES_L3_TM_SAMP_STATUS1_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_STATUS2, SERDES_L3_TM_SAMP_STATUS2_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_STATUS3, SERDES_L3_TM_SAMP_STATUS3_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_STATUS4, SERDES_L3_TM_SAMP_STATUS4_DEFVAL);
set_reset_data( SERDES_L3_TM_SAMP_STATUS5, SERDES_L3_TM_SAMP_STATUS5_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS0, SERDES_L3_TM_ILL_STATUS0_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS1, SERDES_L3_TM_ILL_STATUS1_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS2, SERDES_L3_TM_ILL_STATUS2_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS3, SERDES_L3_TM_ILL_STATUS3_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS4, SERDES_L3_TM_ILL_STATUS4_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS5, SERDES_L3_TM_ILL_STATUS5_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS6, SERDES_L3_TM_ILL_STATUS6_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS7, SERDES_L3_TM_ILL_STATUS7_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS8, SERDES_L3_TM_ILL_STATUS8_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS9, SERDES_L3_TM_ILL_STATUS9_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS10, SERDES_L3_TM_ILL_STATUS10_DEFVAL);
set_reset_data( SERDES_L3_TM_ILL_STATUS11, SERDES_L3_TM_ILL_STATUS11_DEFVAL);
set_reset_data( SERDES_L3_TM_MISC_ST_0, SERDES_L3_TM_MISC_ST_0_DEFVAL);
set_reset_data( SERDES_L3_TM_SD_ST_0, SERDES_L3_TM_SD_ST_0_DEFVAL);
set_reset_data( SERDES_L3_TM_EYESURF_ST0, SERDES_L3_TM_EYESURF_ST0_DEFVAL);
set_reset_data( SERDES_L3_TM_EYESURF_ST1, SERDES_L3_TM_EYESURF_ST1_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ_ST0, SERDES_L3_TM_EQ_ST0_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ_ST1, SERDES_L3_TM_EQ_ST1_DEFVAL);
set_reset_data( SERDES_L3_TM_EQ_ST2, SERDES_L3_TM_EQ_ST2_DEFVAL);
set_reset_data( SERDES_L3_TM_RXPMA_ST1, SERDES_L3_TM_RXPMA_ST1_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR0, SERDES_L3_TM_CDR0_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR1, SERDES_L3_TM_CDR1_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR2, SERDES_L3_TM_CDR2_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR3, SERDES_L3_TM_CDR3_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR4, SERDES_L3_TM_CDR4_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR5, SERDES_L3_TM_CDR5_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR6, SERDES_L3_TM_CDR6_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR7, SERDES_L3_TM_CDR7_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR8, SERDES_L3_TM_CDR8_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR9, SERDES_L3_TM_CDR9_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR10, SERDES_L3_TM_CDR10_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR11, SERDES_L3_TM_CDR11_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR12, SERDES_L3_TM_CDR12_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR13, SERDES_L3_TM_CDR13_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR14, SERDES_L3_TM_CDR14_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR15, SERDES_L3_TM_CDR15_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR16, SERDES_L3_TM_CDR16_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR17, SERDES_L3_TM_CDR17_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR18, SERDES_L3_TM_CDR18_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR19, SERDES_L3_TM_CDR19_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR20, SERDES_L3_TM_CDR20_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR21, SERDES_L3_TM_CDR21_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR22, SERDES_L3_TM_CDR22_DEFVAL);
set_reset_data( SERDES_L3_TM_CDR23, SERDES_L3_TM_CDR23_DEFVAL);
set_reset_data( SERDES_L3_TM_MISC0, SERDES_L3_TM_MISC0_DEFVAL);
set_reset_data( SERDES_L3_TM_HSRX_ST0, SERDES_L3_TM_HSRX_ST0_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_LS_CLOCK, SERDES_L3_TM_PLL_LS_CLOCK_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_LOOP_FILT, SERDES_L3_TM_PLL_LOOP_FILT_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG2, SERDES_L3_TM_PLL_DIG2_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_FBDIV, SERDES_L3_TM_PLL_FBDIV_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG4, SERDES_L3_TM_PLL_DIG4_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG5, SERDES_L3_TM_PLL_DIG5_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG6, SERDES_L3_TM_PLL_DIG6_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG7, SERDES_L3_TM_PLL_DIG7_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_CPUMP_CODE_1, SERDES_L3_TM_PLL_CPUMP_CODE_1_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG9, SERDES_L3_TM_PLL_DIG9_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_COARSE_CODE_LSB, SERDES_L3_TM_PLL_COARSE_CODE_LSB_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG11, SERDES_L3_TM_PLL_DIG11_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG12, SERDES_L3_TM_PLL_DIG12_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_CONST_PMOS, SERDES_L3_TM_PLL_CONST_PMOS_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG14, SERDES_L3_TM_PLL_DIG14_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG15, SERDES_L3_TM_PLL_DIG15_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG16, SERDES_L3_TM_PLL_DIG16_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG17, SERDES_L3_TM_PLL_DIG17_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG18, SERDES_L3_TM_PLL_DIG18_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG19, SERDES_L3_TM_PLL_DIG19_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG20, SERDES_L3_TM_PLL_DIG20_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG21, SERDES_L3_TM_PLL_DIG21_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG22, SERDES_L3_TM_PLL_DIG22_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG23, SERDES_L3_TM_PLL_DIG23_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG24, SERDES_L3_TM_PLL_DIG24_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG25, SERDES_L3_TM_PLL_DIG25_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG26, SERDES_L3_TM_PLL_DIG26_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_CLK_DIST_NTRIM_LSB, SERDES_L3_TM_PLL_CLK_DIST_NTRIM_LSB_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_CLK_DIST_PTRIM_LSB, SERDES_L3_TM_PLL_CLK_DIST_PTRIM_LSB_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG_29, SERDES_L3_TM_PLL_DIG_29_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG_30, SERDES_L3_TM_PLL_DIG_30_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG_31, SERDES_L3_TM_PLL_DIG_31_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG_32, SERDES_L3_TM_PLL_DIG_32_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG_33, SERDES_L3_TM_PLL_DIG_33_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG_34, SERDES_L3_TM_PLL_DIG_34_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG_35, SERDES_L3_TM_PLL_DIG_35_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG_36, SERDES_L3_TM_PLL_DIG_36_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_DIG_37, SERDES_L3_TM_PLL_DIG_37_DEFVAL);
set_reset_data( SERDES_L3_TM_PLL_COARSE_CODE_SAT_MSB, SERDES_L3_TM_PLL_COARSE_CODE_SAT_MSB_DEFVAL);
set_reset_data( SERDES_L3_MPHY_CFG_HIB8, SERDES_L3_MPHY_CFG_HIB8_DEFVAL);
set_reset_data( SERDES_L3_MPHY_CFG_MODE, SERDES_L3_MPHY_CFG_MODE_DEFVAL);
set_reset_data( SERDES_L3_MPHY_CFG_HS_GEAR, SERDES_L3_MPHY_CFG_HS_GEAR_DEFVAL);
set_reset_data( SERDES_L3_MPHY_CFG_HS_RATE, SERDES_L3_MPHY_CFG_HS_RATE_DEFVAL);
set_reset_data( SERDES_L3_MPHY_CFG_PWM, SERDES_L3_MPHY_CFG_PWM_DEFVAL);
set_reset_data( SERDES_L3_PLL_OPDIV_LS, SERDES_L3_PLL_OPDIV_LS_DEFVAL);
set_reset_data( SERDES_L3_MPHY_CFG_UPDT, SERDES_L3_MPHY_CFG_UPDT_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_DIV_CNTRLS, SERDES_L3_PLL_TM_DIV_CNTRLS_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G1A_LSB, SERDES_L3_PLL_FBDIV_G1A_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G1B_LSB, SERDES_L3_PLL_FBDIV_G1B_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G2A_LSB, SERDES_L3_PLL_FBDIV_G2A_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G2B_LSB, SERDES_L3_PLL_FBDIV_G2B_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G3A_LSB, SERDES_L3_PLL_FBDIV_G3A_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G3B_LSB, SERDES_L3_PLL_FBDIV_G3B_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G1A_MSB, SERDES_L3_PLL_FBDIV_G1A_MSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G1B_MSB, SERDES_L3_PLL_FBDIV_G1B_MSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G2A_MSB, SERDES_L3_PLL_FBDIV_G2A_MSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G2B_MSB, SERDES_L3_PLL_FBDIV_G2B_MSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G3A_MSB, SERDES_L3_PLL_FBDIV_G3A_MSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_G3B_MSB, SERDES_L3_PLL_FBDIV_G3B_MSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_IPDIV, SERDES_L3_PLL_IPDIV_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_FRAC_0_LSB, SERDES_L3_PLL_FBDIV_FRAC_0_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_FRAC_1, SERDES_L3_PLL_FBDIV_FRAC_1_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_FRAC_2, SERDES_L3_PLL_FBDIV_FRAC_2_DEFVAL);
set_reset_data( SERDES_L3_PLL_FBDIV_FRAC_3_MSB, SERDES_L3_PLL_FBDIV_FRAC_3_MSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_PWR_SEQ_WAIT_TIME, SERDES_L3_PLL_PWR_SEQ_WAIT_TIME_DEFVAL);
set_reset_data( SERDES_L3_PLL_SS_STEPS_0_LSB, SERDES_L3_PLL_SS_STEPS_0_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_SS_STEPS_1_MSB, SERDES_L3_PLL_SS_STEPS_1_MSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_SS_STEP_SIZE_0_LSB, SERDES_L3_PLL_SS_STEP_SIZE_0_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_SS_STEP_SIZE_1, SERDES_L3_PLL_SS_STEP_SIZE_1_DEFVAL);
set_reset_data( SERDES_L3_PLL_SS_STEP_SIZE_2, SERDES_L3_PLL_SS_STEP_SIZE_2_DEFVAL);
set_reset_data( SERDES_L3_PLL_SS_STEP_SIZE_3_MSB, SERDES_L3_PLL_SS_STEP_SIZE_3_MSB_DEFVAL);
set_reset_data( SERDES_L3_TM_MASK_CFG_UPDT, SERDES_L3_TM_MASK_CFG_UPDT_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_FORCE_DIV, SERDES_L3_PLL_TM_FORCE_DIV_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_COARSE_CODE_1_LSB, SERDES_L3_PLL_TM_COARSE_CODE_1_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_COARSE_CODE_2_LSB, SERDES_L3_PLL_TM_COARSE_CODE_2_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_COARSE_CODE_3_LSB, SERDES_L3_PLL_TM_COARSE_CODE_3_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_COARSE_CODE_4_LSB, SERDES_L3_PLL_TM_COARSE_CODE_4_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_COARSE_CODE_5_LSB, SERDES_L3_PLL_TM_COARSE_CODE_5_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_COARSE_CODE_6_LSB, SERDES_L3_PLL_TM_COARSE_CODE_6_LSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_COARSE_CODE_1_2_MSB, SERDES_L3_PLL_TM_COARSE_CODE_1_2_MSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_COARSE_CODE_3_4_MSB, SERDES_L3_PLL_TM_COARSE_CODE_3_4_MSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_COARSE_CODE_5_6_MSB, SERDES_L3_PLL_TM_COARSE_CODE_5_6_MSB_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_SHARED_0, SERDES_L3_PLL_TM_SHARED_0_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_FRAC_OFFSET_0, SERDES_L3_PLL_TM_FRAC_OFFSET_0_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_FRAC_OFFSET_1, SERDES_L3_PLL_TM_FRAC_OFFSET_1_DEFVAL);
set_reset_data( SERDES_L3_PLL_TM_FRAC_OFFSET_2, SERDES_L3_PLL_TM_FRAC_OFFSET_2_DEFVAL);
set_reset_data( SERDES_L3_PLL_STATUS_READ_0, SERDES_L3_PLL_STATUS_READ_0_DEFVAL);
set_reset_data( SERDES_L3_PLL_STATUS_READ_1, SERDES_L3_PLL_STATUS_READ_1_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG0, SERDES_L3_TM_CALIB_DIG0_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG1, SERDES_L3_TM_CALIB_DIG1_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG2, SERDES_L3_TM_CALIB_DIG2_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG3, SERDES_L3_TM_CALIB_DIG3_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG4, SERDES_L3_TM_CALIB_DIG4_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG5, SERDES_L3_TM_CALIB_DIG5_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG6, SERDES_L3_TM_CALIB_DIG6_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG7, SERDES_L3_TM_CALIB_DIG7_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG8, SERDES_L3_TM_CALIB_DIG8_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG9, SERDES_L3_TM_CALIB_DIG9_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG10, SERDES_L3_TM_CALIB_DIG10_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG11, SERDES_L3_TM_CALIB_DIG11_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG12, SERDES_L3_TM_CALIB_DIG12_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG13, SERDES_L3_TM_CALIB_DIG13_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG14, SERDES_L3_TM_CALIB_DIG14_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG15, SERDES_L3_TM_CALIB_DIG15_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG16, SERDES_L3_TM_CALIB_DIG16_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG17, SERDES_L3_TM_CALIB_DIG17_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG18, SERDES_L3_TM_CALIB_DIG18_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG19, SERDES_L3_TM_CALIB_DIG19_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG20, SERDES_L3_TM_CALIB_DIG20_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG21, SERDES_L3_TM_CALIB_DIG21_DEFVAL);
set_reset_data( SERDES_L3_TM_CALIB_DIG22, SERDES_L3_TM_CALIB_DIG22_DEFVAL);
set_reset_data( SERDES_L3_TM_SLICER2_CTRL, SERDES_L3_TM_SLICER2_CTRL_DEFVAL);
set_reset_data( SERDES_L3_TM_SLICER23_BIAS_PROG0, SERDES_L3_TM_SLICER23_BIAS_PROG0_DEFVAL);
set_reset_data( SERDES_L3_TM_SLICER23_BIAS_PROG1, SERDES_L3_TM_SLICER23_BIAS_PROG1_DEFVAL);
set_reset_data( SERDES_L3_TM_SLICER3_CTRL, SERDES_L3_TM_SLICER3_CTRL_DEFVAL);
set_reset_data( SERDES_L3_CAL_SLICER_SPARE, SERDES_L3_CAL_SLICER_SPARE_DEFVAL);
set_reset_data( SERDES_L3_SLICER2_ENABLE, SERDES_L3_SLICER2_ENABLE_DEFVAL);
set_reset_data( SERDES_L3_SLICER3_ENABLE, SERDES_L3_SLICER3_ENABLE_DEFVAL);
set_reset_data( SERDES_L3_SLICER2_BYPASS, SERDES_L3_SLICER2_BYPASS_DEFVAL);
set_reset_data( SERDES_L3_SLICER3_BYPASS, SERDES_L3_SLICER3_BYPASS_DEFVAL);
set_reset_data( SERDES_L3_TM_BRINGUP_CONTROL, SERDES_L3_TM_BRINGUP_CONTROL_DEFVAL);
set_reset_data( SERDES_L3_CALIB_DONE_STATUS, SERDES_L3_CALIB_DONE_STATUS_DEFVAL);
set_reset_data( SERDES_L3_CALIB_PIPE_PSW_CODE_STATUS, SERDES_L3_CALIB_PIPE_PSW_CODE_STATUS_DEFVAL);
set_reset_data( SERDES_L3_CALIB_PIPE_NSW_CODE_STATUS, SERDES_L3_CALIB_PIPE_NSW_CODE_STATUS_DEFVAL);
set_reset_data( SERDES_L3_CALIB_MPHY_TX_CODE_STATUS, SERDES_L3_CALIB_MPHY_TX_CODE_STATUS_DEFVAL);
set_reset_data( SERDES_L3_CALIB_ICAL_CODE_STATUS, SERDES_L3_CALIB_ICAL_CODE_STATUS_DEFVAL);
set_reset_data( SERDES_L3_CALIB_RX_CODE_STATUS, SERDES_L3_CALIB_RX_CODE_STATUS_DEFVAL);
set_reset_data( SERDES_L3_CALIB_USB2_TX_CODE_STATUS, SERDES_L3_CALIB_USB2_TX_CODE_STATUS_DEFVAL);
set_reset_data( SERDES_L3_CAL_ISO_CTRL, SERDES_L3_CAL_ISO_CTRL_DEFVAL);
set_reset_data( SERDES_L3_UPHY_GLOBAL_CTRL, SERDES_L3_UPHY_GLOBAL_CTRL_DEFVAL);
set_reset_data( SERDES_L3_BIST_CTRL_1, SERDES_L3_BIST_CTRL_1_DEFVAL);
set_reset_data( SERDES_L3_BIST_CTRL_2, SERDES_L3_BIST_CTRL_2_DEFVAL);
set_reset_data( SERDES_L3_BIST_RUN_LEN_L, SERDES_L3_BIST_RUN_LEN_L_DEFVAL);
set_reset_data( SERDES_L3_BIST_ERR_INJ_POINT_L, SERDES_L3_BIST_ERR_INJ_POINT_L_DEFVAL);
set_reset_data( SERDES_L3_BIST_RUNLEN_ERR_INJ_H, SERDES_L3_BIST_RUNLEN_ERR_INJ_H_DEFVAL);
set_reset_data( SERDES_L3_BIST_IDLE_TIME, SERDES_L3_BIST_IDLE_TIME_DEFVAL);
set_reset_data( SERDES_L3_BIST_MARKER_L, SERDES_L3_BIST_MARKER_L_DEFVAL);
set_reset_data( SERDES_L3_BIST_IDLE_CHAR_L, SERDES_L3_BIST_IDLE_CHAR_L_DEFVAL);
set_reset_data( SERDES_L3_BIST_MARKER_IDLE_H, SERDES_L3_BIST_MARKER_IDLE_H_DEFVAL);
set_reset_data( SERDES_L3_BIST_LOW_PULSE_TIME, SERDES_L3_BIST_LOW_PULSE_TIME_DEFVAL);
set_reset_data( SERDES_L3_BIST_TOTAL_PULSE_TIME, SERDES_L3_BIST_TOTAL_PULSE_TIME_DEFVAL);
set_reset_data( SERDES_L3_BIST_TEST_PAT_1, SERDES_L3_BIST_TEST_PAT_1_DEFVAL);
set_reset_data( SERDES_L3_BIST_TEST_PAT_2, SERDES_L3_BIST_TEST_PAT_2_DEFVAL);
set_reset_data( SERDES_L3_BIST_TEST_PAT_3, SERDES_L3_BIST_TEST_PAT_3_DEFVAL);
set_reset_data( SERDES_L3_BIST_TEST_PAT_4, SERDES_L3_BIST_TEST_PAT_4_DEFVAL);
set_reset_data( SERDES_L3_BIST_TEST_PAT_MSBS, SERDES_L3_BIST_TEST_PAT_MSBS_DEFVAL);
set_reset_data( SERDES_L3_BIST_PKT_NUM, SERDES_L3_BIST_PKT_NUM_DEFVAL);
set_reset_data( SERDES_L3_BIST_FRM_IDLE_TIME, SERDES_L3_BIST_FRM_IDLE_TIME_DEFVAL);
set_reset_data( SERDES_L3_BIST_PKT_CTR_L, SERDES_L3_BIST_PKT_CTR_L_DEFVAL);
set_reset_data( SERDES_L3_BIST_PKT_CTR_H, SERDES_L3_BIST_PKT_CTR_H_DEFVAL);
set_reset_data( SERDES_L3_BIST_ERR_CTR_L, SERDES_L3_BIST_ERR_CTR_L_DEFVAL);
set_reset_data( SERDES_L3_BIST_ERR_CTR_H, SERDES_L3_BIST_ERR_CTR_H_DEFVAL);
set_reset_data( SERDES_L3_CLK_DIV_CNT, SERDES_L3_CLK_DIV_CNT_DEFVAL);
set_reset_data( SERDES_L3_DATA_BUS_WID, SERDES_L3_DATA_BUS_WID_DEFVAL);
set_reset_data( SERDES_L3_ANADIG_BYPASS, SERDES_L3_ANADIG_BYPASS_DEFVAL);
set_reset_data( SERDES_L3_BIST_FILLER_OUT, SERDES_L3_BIST_FILLER_OUT_DEFVAL);
set_reset_data( SERDES_L3_BIST_FORCE_MK_RST, SERDES_L3_BIST_FORCE_MK_RST_DEFVAL);
set_reset_data( SERDES_L3_SPARE_IN, SERDES_L3_SPARE_IN_DEFVAL);
set_reset_data( SERDES_L3_SPARE_OUT, SERDES_L3_SPARE_OUT_DEFVAL);
set_reset_data( SERDES_PLL_REF_SEL0, SERDES_PLL_REF_SEL0_DEFVAL);
set_reset_data( SERDES_PLL_REF_SEL1, SERDES_PLL_REF_SEL1_DEFVAL);
set_reset_data( SERDES_PLL_REF_SEL2, SERDES_PLL_REF_SEL2_DEFVAL);
set_reset_data( SERDES_PLL_REF_SEL3, SERDES_PLL_REF_SEL3_DEFVAL);
set_reset_data( SERDES_ICM_CFG0, SERDES_ICM_CFG0_DEFVAL);
set_reset_data( SERDES_ICM_CFG1, SERDES_ICM_CFG1_DEFVAL);
set_reset_data( SERDES_TM_CMN_RST, SERDES_TM_CMN_RST_DEFVAL);
set_reset_data( SERDES_PCIE_DYNDESKEW_PAT0, SERDES_PCIE_DYNDESKEW_PAT0_DEFVAL);
set_reset_data( SERDES_PCIE_DYNDESKEW_PAT1, SERDES_PCIE_DYNDESKEW_PAT1_DEFVAL);
set_reset_data( SERDES_LANE_RPTR_CTRL, SERDES_LANE_RPTR_CTRL_DEFVAL);
set_reset_data( SERDES_BGCAL_REF_SEL, SERDES_BGCAL_REF_SEL_DEFVAL);
set_reset_data( SERDES_PCIE_RXSTAT_CTRL, SERDES_PCIE_RXSTAT_CTRL_DEFVAL);
set_reset_data( SERDES_PLLLOCK2PCIEPHYRDY_CNT, SERDES_PLLLOCK2PCIEPHYRDY_CNT_DEFVAL);
set_reset_data( SERDES_LPBK_CTRL0, SERDES_LPBK_CTRL0_DEFVAL);
set_reset_data( SERDES_LPBK_CTRL1, SERDES_LPBK_CTRL1_DEFVAL);
set_reset_data( SERDES_TX_PROT_BUS_WIDTH, SERDES_TX_PROT_BUS_WIDTH_DEFVAL);
set_reset_data( SERDES_RX_PROT_BUS_WIDTH, SERDES_RX_PROT_BUS_WIDTH_DEFVAL);
set_reset_data( SERDES_RMMI_RST_CTRL, SERDES_RMMI_RST_CTRL_DEFVAL);
set_reset_data( SERDES_TM_RX_COUPLING_CTRL, SERDES_TM_RX_COUPLING_CTRL_DEFVAL);
set_reset_data( SERDES_TM_PCIE_DESKEW_CTRL, SERDES_TM_PCIE_DESKEW_CTRL_DEFVAL);
set_reset_data( SERDES_TM_PCIE_LANEMAP, SERDES_TM_PCIE_LANEMAP_DEFVAL);
set_reset_data( SERDES_RX_DETECT_CTRL, SERDES_RX_DETECT_CTRL_DEFVAL);
set_reset_data( SERDES_DESKEW_ST0, SERDES_DESKEW_ST0_DEFVAL);
set_reset_data( SERDES_DESKEW_ST1, SERDES_DESKEW_ST1_DEFVAL);
set_reset_data( SERDES_AFE_RX0_CTRL, SERDES_AFE_RX0_CTRL_DEFVAL);
set_reset_data( SERDES_AFE_RX1_CTRL, SERDES_AFE_RX1_CTRL_DEFVAL);
set_reset_data( SERDES_AFE_RX2_CTRL, SERDES_AFE_RX2_CTRL_DEFVAL);
set_reset_data( SERDES_AFE_RX3_CTRL, SERDES_AFE_RX3_CTRL_DEFVAL);
set_reset_data( SERDES_SPARE_IN0, SERDES_SPARE_IN0_DEFVAL);
set_reset_data( SERDES_SPARE_OUT0, SERDES_SPARE_OUT0_DEFVAL);
set_reset_data( SERDES_SPARE_IN1, SERDES_SPARE_IN1_DEFVAL);
set_reset_data( SERDES_SPARE_OUT1, SERDES_SPARE_OUT1_DEFVAL);
set_reset_data( SERDES_SPARE_IN2, SERDES_SPARE_IN2_DEFVAL);
set_reset_data( SERDES_SPARE_OUT2, SERDES_SPARE_OUT2_DEFVAL);
set_reset_data( SERDES_SPARE_IN3, SERDES_SPARE_IN3_DEFVAL);
set_reset_data( SERDES_SPARE_OUT3, SERDES_SPARE_OUT3_DEFVAL);
set_reset_data( SERDES_SGMII_CDET_CTRL, SERDES_SGMII_CDET_CTRL_DEFVAL);
set_reset_data( SERDES_UPHY_SPARE0, SERDES_UPHY_SPARE0_DEFVAL);
set_reset_data( SERDES_UPHY_SPARE1, SERDES_UPHY_SPARE1_DEFVAL);
set_reset_data( SERDES_UPHY_SPARE2, SERDES_UPHY_SPARE2_DEFVAL);
set_reset_data( SERDES_UPHY_SPARE3, SERDES_UPHY_SPARE3_DEFVAL);
set_reset_data( SERDES_CIRRUS_SPARE_OUT0, SERDES_CIRRUS_SPARE_OUT0_DEFVAL);
set_reset_data( SERDES_CIRRUS_SPARE_OUT1, SERDES_CIRRUS_SPARE_OUT1_DEFVAL);
set_reset_data( SERDES_CIRRUS_SPARE_OUT2, SERDES_CIRRUS_SPARE_OUT2_DEFVAL);
set_reset_data( SERDES_CIRRUS_SPARE_OUT3, SERDES_CIRRUS_SPARE_OUT3_DEFVAL);
set_reset_data( SERDES_CIRRUS_SPARE_IN0, SERDES_CIRRUS_SPARE_IN0_DEFVAL);
set_reset_data( SERDES_CIRRUS_SPARE_IN1, SERDES_CIRRUS_SPARE_IN1_DEFVAL);
set_reset_data( SERDES_CIRRUS_SPARE_IN2, SERDES_CIRRUS_SPARE_IN2_DEFVAL);
set_reset_data( SERDES_CIRRUS_SPARE_IN3, SERDES_CIRRUS_SPARE_IN3_DEFVAL);
set_reset_data( SERDES_AFE_EQ_PSO_DELAY, SERDES_AFE_EQ_PSO_DELAY_DEFVAL);
set_reset_data( SERDES_USB_TXFIFO0_CTRL, SERDES_USB_TXFIFO0_CTRL_DEFVAL);
set_reset_data( SERDES_USB_TXFIFO1_CTRL, SERDES_USB_TXFIFO1_CTRL_DEFVAL);
set_reset_data( SERDES_DP_TXFIFO0_CTRL, SERDES_DP_TXFIFO0_CTRL_DEFVAL);
set_reset_data( SERDES_DP_TXFIFO1_CTRL, SERDES_DP_TXFIFO1_CTRL_DEFVAL);
set_reset_data( SIOU_REG_CTRL, SIOU_REG_CTRL_DEFVAL);
set_reset_data( SIOU_IR_STATUS, SIOU_IR_STATUS_DEFVAL);
set_reset_data( SIOU_IR_ENABLE, SIOU_IR_ENABLE_DEFVAL);
set_reset_data( SIOU_IR_DISABLE, SIOU_IR_DISABLE_DEFVAL);
set_reset_data( SIOU_IR_TRIGGER, SIOU_IR_TRIGGER_DEFVAL);
set_reset_data( SIOU_WRITE_PROTECTION, SIOU_WRITE_PROTECTION_DEFVAL);
set_reset_data( SIOU_ECO_0, SIOU_ECO_0_DEFVAL);
set_reset_data( SIOU_ECO_1, SIOU_ECO_1_DEFVAL);
set_reset_data( SIOU_ECO_2, SIOU_ECO_2_DEFVAL);
set_reset_data( SIOU_ECO_3, SIOU_ECO_3_DEFVAL);
set_reset_data( SIOU_SATA_MISC_CTRL, SIOU_SATA_MISC_CTRL_DEFVAL);
set_reset_data( SIOU_DBG_SATA_AXI_M, SIOU_DBG_SATA_AXI_M_DEFVAL);
set_reset_data( SIOU_DBG_SATA_AHCI_0, SIOU_DBG_SATA_AHCI_0_DEFVAL);
set_reset_data( SIOU_DBG_SATA_AHCI_1, SIOU_DBG_SATA_AHCI_1_DEFVAL);
set_reset_data( SIOU_DBG_SATA_LINK_MON, SIOU_DBG_SATA_LINK_MON_DEFVAL);
set_reset_data( SIOU_SATA_EMA, SIOU_SATA_EMA_DEFVAL);
set_reset_data( SIOU_DP_REG, SIOU_DP_REG_DEFVAL);
set_reset_data( SIOU_PCIE_EMA, SIOU_PCIE_EMA_DEFVAL);
set_reset_data( SIOU_PCIE_EMA2, SIOU_PCIE_EMA2_DEFVAL);
set_reset_data( SIOU_PCIE_EMASA, SIOU_PCIE_EMASA_DEFVAL);
set_reset_data( SIOU_DBG_PATH, SIOU_DBG_PATH_DEFVAL);
set_reset_data( SIOU_CRX_CTRL, SIOU_CRX_CTRL_DEFVAL);
set_reset_data( SIOU_SERDES_DBG_SEL, SIOU_SERDES_DBG_SEL_DEFVAL);
set_reset_data( SIOU_DP_STC_CLKCTRL, SIOU_DP_STC_CLKCTRL_DEFVAL);
set_reset_data( SIOU_AFE_LANE_CTRL, SIOU_AFE_LANE_CTRL_DEFVAL);
set_reset_data( SIOU_SERDES_SPARE_IN, SIOU_SERDES_SPARE_IN_DEFVAL);
set_reset_data( SIOU_SERDES_SPARE_OUT, SIOU_SERDES_SPARE_OUT_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SCR0, SMMU_GPV_SMMU_SCR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SCR1, SMMU_GPV_SMMU_SCR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SACR, SMMU_GPV_SMMU_SACR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SIDR0, SMMU_GPV_SMMU_SIDR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SIDR1, SMMU_GPV_SMMU_SIDR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SIDR2, SMMU_GPV_SMMU_SIDR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SIDR7, SMMU_GPV_SMMU_SIDR7_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SGFAR_LOW, SMMU_GPV_SMMU_SGFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SGFAR_HIGH, SMMU_GPV_SMMU_SGFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SGFSR, SMMU_GPV_SMMU_SGFSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SGFSRRESTORE, SMMU_GPV_SMMU_SGFSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SGFSYNR0, SMMU_GPV_SMMU_SGFSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SGFSYNR1, SMMU_GPV_SMMU_SGFSYNR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_STLBIALL, SMMU_GPV_SMMU_STLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_TLBIVMID, SMMU_GPV_SMMU_TLBIVMID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_TLBIALLNSNH, SMMU_GPV_SMMU_TLBIALLNSNH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_STLBGSYNC, SMMU_GPV_SMMU_STLBGSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_STLBGSTATUS, SMMU_GPV_SMMU_STLBGSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_DBGRPTRTBU, SMMU_GPV_SMMU_DBGRPTRTBU_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_DBGRDATATBU, SMMU_GPV_SMMU_DBGRDATATBU_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_DBGRPTRTCU, SMMU_GPV_SMMU_DBGRPTRTCU_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_DBGRDATATCU, SMMU_GPV_SMMU_DBGRDATATCU_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_STLBIVALM_LOW, SMMU_GPV_SMMU_STLBIVALM_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_STLBIVALM_HIGH, SMMU_GPV_SMMU_STLBIVALM_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_STLBIVAM_LOW, SMMU_GPV_SMMU_STLBIVAM_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_STLBIVAM_HIGH, SMMU_GPV_SMMU_STLBIVAM_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_STLBIALLM, SMMU_GPV_SMMU_STLBIALLM_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_NSCR0, SMMU_GPV_SMMU_NSCR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_NSACR, SMMU_GPV_SMMU_NSACR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_NSGFAR_LOW, SMMU_GPV_SMMU_NSGFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_NSGFAR_HIGH, SMMU_GPV_SMMU_NSGFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_NSGFSR, SMMU_GPV_SMMU_NSGFSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_NSGFSRRESTORE, SMMU_GPV_SMMU_NSGFSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_NSGFSYNR0, SMMU_GPV_SMMU_NSGFSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_NSGFSYNDR1, SMMU_GPV_SMMU_NSGFSYNDR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_NSTLBGSYNC, SMMU_GPV_SMMU_NSTLBGSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_NSTLBGSTATUS, SMMU_GPV_SMMU_NSTLBGSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR0, SMMU_GPV_SMMU_SMR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR1, SMMU_GPV_SMMU_SMR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR2, SMMU_GPV_SMMU_SMR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR3, SMMU_GPV_SMMU_SMR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR4, SMMU_GPV_SMMU_SMR4_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR5, SMMU_GPV_SMMU_SMR5_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR6, SMMU_GPV_SMMU_SMR6_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR7, SMMU_GPV_SMMU_SMR7_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR8, SMMU_GPV_SMMU_SMR8_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR9, SMMU_GPV_SMMU_SMR9_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR10, SMMU_GPV_SMMU_SMR10_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR11, SMMU_GPV_SMMU_SMR11_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR12, SMMU_GPV_SMMU_SMR12_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR13, SMMU_GPV_SMMU_SMR13_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR14, SMMU_GPV_SMMU_SMR14_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR15, SMMU_GPV_SMMU_SMR15_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR16, SMMU_GPV_SMMU_SMR16_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR17, SMMU_GPV_SMMU_SMR17_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR18, SMMU_GPV_SMMU_SMR18_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR19, SMMU_GPV_SMMU_SMR19_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR20, SMMU_GPV_SMMU_SMR20_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR21, SMMU_GPV_SMMU_SMR21_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR22, SMMU_GPV_SMMU_SMR22_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR23, SMMU_GPV_SMMU_SMR23_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR24, SMMU_GPV_SMMU_SMR24_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR25, SMMU_GPV_SMMU_SMR25_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR26, SMMU_GPV_SMMU_SMR26_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR27, SMMU_GPV_SMMU_SMR27_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR28, SMMU_GPV_SMMU_SMR28_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR29, SMMU_GPV_SMMU_SMR29_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR30, SMMU_GPV_SMMU_SMR30_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR31, SMMU_GPV_SMMU_SMR31_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR32, SMMU_GPV_SMMU_SMR32_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR33, SMMU_GPV_SMMU_SMR33_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR34, SMMU_GPV_SMMU_SMR34_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR35, SMMU_GPV_SMMU_SMR35_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR36, SMMU_GPV_SMMU_SMR36_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR37, SMMU_GPV_SMMU_SMR37_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR38, SMMU_GPV_SMMU_SMR38_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR39, SMMU_GPV_SMMU_SMR39_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR40, SMMU_GPV_SMMU_SMR40_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR41, SMMU_GPV_SMMU_SMR41_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR42, SMMU_GPV_SMMU_SMR42_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR43, SMMU_GPV_SMMU_SMR43_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR44, SMMU_GPV_SMMU_SMR44_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR45, SMMU_GPV_SMMU_SMR45_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR46, SMMU_GPV_SMMU_SMR46_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_SMR47, SMMU_GPV_SMMU_SMR47_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR0, SMMU_GPV_SMMU_S2CR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR1, SMMU_GPV_SMMU_S2CR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR2, SMMU_GPV_SMMU_S2CR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR3, SMMU_GPV_SMMU_S2CR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR4, SMMU_GPV_SMMU_S2CR4_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR5, SMMU_GPV_SMMU_S2CR5_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR6, SMMU_GPV_SMMU_S2CR6_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR7, SMMU_GPV_SMMU_S2CR7_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR8, SMMU_GPV_SMMU_S2CR8_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR9, SMMU_GPV_SMMU_S2CR9_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR10, SMMU_GPV_SMMU_S2CR10_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR11, SMMU_GPV_SMMU_S2CR11_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR12, SMMU_GPV_SMMU_S2CR12_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR13, SMMU_GPV_SMMU_S2CR13_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR14, SMMU_GPV_SMMU_S2CR14_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR15, SMMU_GPV_SMMU_S2CR15_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR16, SMMU_GPV_SMMU_S2CR16_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR17, SMMU_GPV_SMMU_S2CR17_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR18, SMMU_GPV_SMMU_S2CR18_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR19, SMMU_GPV_SMMU_S2CR19_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR20, SMMU_GPV_SMMU_S2CR20_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR21, SMMU_GPV_SMMU_S2CR21_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR22, SMMU_GPV_SMMU_S2CR22_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR23, SMMU_GPV_SMMU_S2CR23_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR24, SMMU_GPV_SMMU_S2CR24_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR25, SMMU_GPV_SMMU_S2CR25_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR26, SMMU_GPV_SMMU_S2CR26_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR27, SMMU_GPV_SMMU_S2CR27_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR28, SMMU_GPV_SMMU_S2CR28_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR29, SMMU_GPV_SMMU_S2CR29_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR30, SMMU_GPV_SMMU_S2CR30_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR31, SMMU_GPV_SMMU_S2CR31_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR32, SMMU_GPV_SMMU_S2CR32_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR33, SMMU_GPV_SMMU_S2CR33_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR34, SMMU_GPV_SMMU_S2CR34_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR35, SMMU_GPV_SMMU_S2CR35_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR36, SMMU_GPV_SMMU_S2CR36_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR37, SMMU_GPV_SMMU_S2CR37_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR38, SMMU_GPV_SMMU_S2CR38_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR39, SMMU_GPV_SMMU_S2CR39_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR40, SMMU_GPV_SMMU_S2CR40_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR41, SMMU_GPV_SMMU_S2CR41_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR42, SMMU_GPV_SMMU_S2CR42_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR43, SMMU_GPV_SMMU_S2CR43_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR44, SMMU_GPV_SMMU_S2CR44_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR45, SMMU_GPV_SMMU_S2CR45_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR46, SMMU_GPV_SMMU_S2CR46_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_S2CR47, SMMU_GPV_SMMU_S2CR47_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_PIDR4, SMMU_GPV_SMMU_PIDR4_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_PIDR5, SMMU_GPV_SMMU_PIDR5_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_PIDR6, SMMU_GPV_SMMU_PIDR6_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_PIDR7, SMMU_GPV_SMMU_PIDR7_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_PIDR0, SMMU_GPV_SMMU_PIDR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_PIDR1, SMMU_GPV_SMMU_PIDR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_PIDR2, SMMU_GPV_SMMU_PIDR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_PIDR3, SMMU_GPV_SMMU_PIDR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CIDR0, SMMU_GPV_SMMU_CIDR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CIDR1, SMMU_GPV_SMMU_CIDR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CIDR2, SMMU_GPV_SMMU_CIDR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CIDR3, SMMU_GPV_SMMU_CIDR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR0, SMMU_GPV_SMMU_CBAR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR1, SMMU_GPV_SMMU_CBAR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR2, SMMU_GPV_SMMU_CBAR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR3, SMMU_GPV_SMMU_CBAR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR4, SMMU_GPV_SMMU_CBAR4_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR5, SMMU_GPV_SMMU_CBAR5_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR6, SMMU_GPV_SMMU_CBAR6_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR7, SMMU_GPV_SMMU_CBAR7_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR8, SMMU_GPV_SMMU_CBAR8_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR9, SMMU_GPV_SMMU_CBAR9_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR10, SMMU_GPV_SMMU_CBAR10_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR11, SMMU_GPV_SMMU_CBAR11_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR12, SMMU_GPV_SMMU_CBAR12_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR13, SMMU_GPV_SMMU_CBAR13_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR14, SMMU_GPV_SMMU_CBAR14_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBAR15, SMMU_GPV_SMMU_CBAR15_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA0, SMMU_GPV_SMMU_CBFRSYNRA0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA1, SMMU_GPV_SMMU_CBFRSYNRA1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA2, SMMU_GPV_SMMU_CBFRSYNRA2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA3, SMMU_GPV_SMMU_CBFRSYNRA3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA4, SMMU_GPV_SMMU_CBFRSYNRA4_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA5, SMMU_GPV_SMMU_CBFRSYNRA5_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA6, SMMU_GPV_SMMU_CBFRSYNRA6_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA7, SMMU_GPV_SMMU_CBFRSYNRA7_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA8, SMMU_GPV_SMMU_CBFRSYNRA8_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA9, SMMU_GPV_SMMU_CBFRSYNRA9_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA10, SMMU_GPV_SMMU_CBFRSYNRA10_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA11, SMMU_GPV_SMMU_CBFRSYNRA11_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA12, SMMU_GPV_SMMU_CBFRSYNRA12_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA13, SMMU_GPV_SMMU_CBFRSYNRA13_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA14, SMMU_GPV_SMMU_CBFRSYNRA14_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBFRSYNRA15, SMMU_GPV_SMMU_CBFRSYNRA15_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R0, SMMU_GPV_SMMU_CBA2R0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R1, SMMU_GPV_SMMU_CBA2R1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R2, SMMU_GPV_SMMU_CBA2R2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R3, SMMU_GPV_SMMU_CBA2R3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R4, SMMU_GPV_SMMU_CBA2R4_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R5, SMMU_GPV_SMMU_CBA2R5_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R6, SMMU_GPV_SMMU_CBA2R6_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R7, SMMU_GPV_SMMU_CBA2R7_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R8, SMMU_GPV_SMMU_CBA2R8_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R9, SMMU_GPV_SMMU_CBA2R9_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R10, SMMU_GPV_SMMU_CBA2R10_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R11, SMMU_GPV_SMMU_CBA2R11_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R12, SMMU_GPV_SMMU_CBA2R12_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R13, SMMU_GPV_SMMU_CBA2R13_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R14, SMMU_GPV_SMMU_CBA2R14_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CBA2R15, SMMU_GPV_SMMU_CBA2R15_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_ITCTRL, SMMU_GPV_SMMU_ITCTRL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_ITIP, SMMU_GPV_SMMU_ITIP_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_ITOP_GLBL, SMMU_GPV_SMMU_ITOP_GLBL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_ITOP_PERF_INDEX, SMMU_GPV_SMMU_ITOP_PERF_INDEX_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_ITOP_CXT0TO31_RAM0, SMMU_GPV_SMMU_ITOP_CXT0TO31_RAM0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_TBUQOS0, SMMU_GPV_SMMU_TBUQOS0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_PER, SMMU_GPV_SMMU_PER_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_TBU_PWR_STATUS, SMMU_GPV_SMMU_TBU_PWR_STATUS_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR0, SMMU_GPV_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR1, SMMU_GPV_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR2, SMMU_GPV_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR3, SMMU_GPV_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR4, SMMU_GPV_PMEVCNTR4_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR5, SMMU_GPV_PMEVCNTR5_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR6, SMMU_GPV_PMEVCNTR6_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR7, SMMU_GPV_PMEVCNTR7_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR8, SMMU_GPV_PMEVCNTR8_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR9, SMMU_GPV_PMEVCNTR9_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR10, SMMU_GPV_PMEVCNTR10_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR11, SMMU_GPV_PMEVCNTR11_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR12, SMMU_GPV_PMEVCNTR12_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR13, SMMU_GPV_PMEVCNTR13_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR14, SMMU_GPV_PMEVCNTR14_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR15, SMMU_GPV_PMEVCNTR15_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR16, SMMU_GPV_PMEVCNTR16_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR17, SMMU_GPV_PMEVCNTR17_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR18, SMMU_GPV_PMEVCNTR18_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR19, SMMU_GPV_PMEVCNTR19_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR20, SMMU_GPV_PMEVCNTR20_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR21, SMMU_GPV_PMEVCNTR21_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR22, SMMU_GPV_PMEVCNTR22_DEFVAL);
set_reset_data( SMMU_GPV_PMEVCNTR23, SMMU_GPV_PMEVCNTR23_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER0, SMMU_GPV_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER1, SMMU_GPV_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER2, SMMU_GPV_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER3, SMMU_GPV_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER4, SMMU_GPV_PMEVTYPER4_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER5, SMMU_GPV_PMEVTYPER5_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER6, SMMU_GPV_PMEVTYPER6_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER7, SMMU_GPV_PMEVTYPER7_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER8, SMMU_GPV_PMEVTYPER8_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER9, SMMU_GPV_PMEVTYPER9_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER10, SMMU_GPV_PMEVTYPER10_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER11, SMMU_GPV_PMEVTYPER11_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER12, SMMU_GPV_PMEVTYPER12_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER13, SMMU_GPV_PMEVTYPER13_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER14, SMMU_GPV_PMEVTYPER14_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER15, SMMU_GPV_PMEVTYPER15_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER16, SMMU_GPV_PMEVTYPER16_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER17, SMMU_GPV_PMEVTYPER17_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER18, SMMU_GPV_PMEVTYPER18_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER19, SMMU_GPV_PMEVTYPER19_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER20, SMMU_GPV_PMEVTYPER20_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER21, SMMU_GPV_PMEVTYPER21_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER22, SMMU_GPV_PMEVTYPER22_DEFVAL);
set_reset_data( SMMU_GPV_PMEVTYPER23, SMMU_GPV_PMEVTYPER23_DEFVAL);
set_reset_data( SMMU_GPV_PMCGCR0, SMMU_GPV_PMCGCR0_DEFVAL);
set_reset_data( SMMU_GPV_PMCGCR1, SMMU_GPV_PMCGCR1_DEFVAL);
set_reset_data( SMMU_GPV_PMCGCR2, SMMU_GPV_PMCGCR2_DEFVAL);
set_reset_data( SMMU_GPV_PMCGCR3, SMMU_GPV_PMCGCR3_DEFVAL);
set_reset_data( SMMU_GPV_PMCGCR4, SMMU_GPV_PMCGCR4_DEFVAL);
set_reset_data( SMMU_GPV_PMCGCR5, SMMU_GPV_PMCGCR5_DEFVAL);
set_reset_data( SMMU_GPV_PMCGSMR0, SMMU_GPV_PMCGSMR0_DEFVAL);
set_reset_data( SMMU_GPV_PMCGSMR1, SMMU_GPV_PMCGSMR1_DEFVAL);
set_reset_data( SMMU_GPV_PMCGSMR2, SMMU_GPV_PMCGSMR2_DEFVAL);
set_reset_data( SMMU_GPV_PMCGSMR3, SMMU_GPV_PMCGSMR3_DEFVAL);
set_reset_data( SMMU_GPV_PMCGSMR4, SMMU_GPV_PMCGSMR4_DEFVAL);
set_reset_data( SMMU_GPV_PMCGSMR5, SMMU_GPV_PMCGSMR5_DEFVAL);
set_reset_data( SMMU_GPV_PMCNTENSET, SMMU_GPV_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_PMCNTENCLR, SMMU_GPV_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_PMINTENSET, SMMU_GPV_PMINTENSET_DEFVAL);
set_reset_data( SMMU_GPV_PMINTENCLR, SMMU_GPV_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_PMOVSCLR, SMMU_GPV_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_PMOVSSET, SMMU_GPV_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_PMCFGR, SMMU_GPV_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_PMCR, SMMU_GPV_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_PMCEID0, SMMU_GPV_PMCEID0_DEFVAL);
set_reset_data( SMMU_GPV_PMAUTHSTATUS, SMMU_GPV_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_PMDEVTYPE, SMMU_GPV_PMDEVTYPE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_SCTLR, SMMU_GPV_SMMU_CB0_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_ACTLR, SMMU_GPV_SMMU_CB0_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_RESUME, SMMU_GPV_SMMU_CB0_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TCR2, SMMU_GPV_SMMU_CB0_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TTBR0_LOW, SMMU_GPV_SMMU_CB0_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TTBR0_HIGH, SMMU_GPV_SMMU_CB0_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TTBR1_LOW, SMMU_GPV_SMMU_CB0_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TTBR1_HIGH, SMMU_GPV_SMMU_CB0_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TCR_LPAE, SMMU_GPV_SMMU_CB0_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_CONTEXTIDR, SMMU_GPV_SMMU_CB0_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PRRR_MAIR0, SMMU_GPV_SMMU_CB0_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_NMRR_MAIR1, SMMU_GPV_SMMU_CB0_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_FSR, SMMU_GPV_SMMU_CB0_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_FSRRESTORE, SMMU_GPV_SMMU_CB0_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_FAR_LOW, SMMU_GPV_SMMU_CB0_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_FAR_HIGH, SMMU_GPV_SMMU_CB0_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_FSYNR0, SMMU_GPV_SMMU_CB0_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_IPAFAR_LOW, SMMU_GPV_SMMU_CB0_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_IPAFAR_HIGH, SMMU_GPV_SMMU_CB0_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIVA_LOW, SMMU_GPV_SMMU_CB0_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIVA_HIGH, SMMU_GPV_SMMU_CB0_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIVAA_LOW, SMMU_GPV_SMMU_CB0_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB0_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIASID, SMMU_GPV_SMMU_CB0_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIALL, SMMU_GPV_SMMU_CB0_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIVAL_LOW, SMMU_GPV_SMMU_CB0_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB0_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB0_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB0_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB0_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB0_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB0_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB0_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBSYNC, SMMU_GPV_SMMU_CB0_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_TLBSTATUS, SMMU_GPV_SMMU_CB0_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMEVCNTR0, SMMU_GPV_SMMU_CB0_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMEVCNTR1, SMMU_GPV_SMMU_CB0_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMEVCNTR2, SMMU_GPV_SMMU_CB0_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMEVCNTR3, SMMU_GPV_SMMU_CB0_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMEVTYPER0, SMMU_GPV_SMMU_CB0_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMEVTYPER1, SMMU_GPV_SMMU_CB0_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMEVTYPER2, SMMU_GPV_SMMU_CB0_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMEVTYPER3, SMMU_GPV_SMMU_CB0_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMCFGR, SMMU_GPV_SMMU_CB0_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMCR, SMMU_GPV_SMMU_CB0_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMCEID, SMMU_GPV_SMMU_CB0_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMCNTENSE, SMMU_GPV_SMMU_CB0_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMCNTENCLR, SMMU_GPV_SMMU_CB0_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMCNTENSET, SMMU_GPV_SMMU_CB0_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMINTENCLR, SMMU_GPV_SMMU_CB0_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMOVSCLR, SMMU_GPV_SMMU_CB0_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMOVSSET, SMMU_GPV_SMMU_CB0_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB0_PMAUTHSTATUS, SMMU_GPV_SMMU_CB0_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_SCTLR, SMMU_GPV_SMMU_CB1_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_ACTLR, SMMU_GPV_SMMU_CB1_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_RESUME, SMMU_GPV_SMMU_CB1_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TCR2, SMMU_GPV_SMMU_CB1_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TTBR0_LOW, SMMU_GPV_SMMU_CB1_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TTBR0_HIGH, SMMU_GPV_SMMU_CB1_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TTBR1_LOW, SMMU_GPV_SMMU_CB1_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TTBR1_HIGH, SMMU_GPV_SMMU_CB1_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TCR_LPAE, SMMU_GPV_SMMU_CB1_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_CONTEXTIDR, SMMU_GPV_SMMU_CB1_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PRRR_MAIR0, SMMU_GPV_SMMU_CB1_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_NMRR_MAIR1, SMMU_GPV_SMMU_CB1_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_FSR, SMMU_GPV_SMMU_CB1_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_FSRRESTORE, SMMU_GPV_SMMU_CB1_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_FAR_LOW, SMMU_GPV_SMMU_CB1_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_FAR_HIGH, SMMU_GPV_SMMU_CB1_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_FSYNR0, SMMU_GPV_SMMU_CB1_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_IPAFAR_LOW, SMMU_GPV_SMMU_CB1_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_IPAFAR_HIGH, SMMU_GPV_SMMU_CB1_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIVA_LOW, SMMU_GPV_SMMU_CB1_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIVA_HIGH, SMMU_GPV_SMMU_CB1_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIVAA_LOW, SMMU_GPV_SMMU_CB1_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB1_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIASID, SMMU_GPV_SMMU_CB1_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIALL, SMMU_GPV_SMMU_CB1_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIVAL_LOW, SMMU_GPV_SMMU_CB1_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB1_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB1_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB1_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB1_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB1_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB1_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB1_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBSYNC, SMMU_GPV_SMMU_CB1_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_TLBSTATUS, SMMU_GPV_SMMU_CB1_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMEVCNTR0, SMMU_GPV_SMMU_CB1_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMEVCNTR1, SMMU_GPV_SMMU_CB1_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMEVCNTR2, SMMU_GPV_SMMU_CB1_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMEVCNTR3, SMMU_GPV_SMMU_CB1_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMEVTYPER0, SMMU_GPV_SMMU_CB1_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMEVTYPER1, SMMU_GPV_SMMU_CB1_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMEVTYPER2, SMMU_GPV_SMMU_CB1_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMEVTYPER3, SMMU_GPV_SMMU_CB1_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMCFGR, SMMU_GPV_SMMU_CB1_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMCR, SMMU_GPV_SMMU_CB1_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMCEID, SMMU_GPV_SMMU_CB1_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMCNTENSE, SMMU_GPV_SMMU_CB1_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMCNTENCLR, SMMU_GPV_SMMU_CB1_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMCNTENSET, SMMU_GPV_SMMU_CB1_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMINTENCLR, SMMU_GPV_SMMU_CB1_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMOVSCLR, SMMU_GPV_SMMU_CB1_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMOVSSET, SMMU_GPV_SMMU_CB1_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB1_PMAUTHSTATUS, SMMU_GPV_SMMU_CB1_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_SCTLR, SMMU_GPV_SMMU_CB2_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_ACTLR, SMMU_GPV_SMMU_CB2_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_RESUME, SMMU_GPV_SMMU_CB2_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TCR2, SMMU_GPV_SMMU_CB2_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TTBR0_LOW, SMMU_GPV_SMMU_CB2_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TTBR0_HIGH, SMMU_GPV_SMMU_CB2_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TTBR1_LOW, SMMU_GPV_SMMU_CB2_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TTBR1_HIGH, SMMU_GPV_SMMU_CB2_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TCR_LPAE, SMMU_GPV_SMMU_CB2_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_CONTEXTIDR, SMMU_GPV_SMMU_CB2_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PRRR_MAIR0, SMMU_GPV_SMMU_CB2_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_NMRR_MAIR1, SMMU_GPV_SMMU_CB2_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_FSR, SMMU_GPV_SMMU_CB2_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_FSRRESTORE, SMMU_GPV_SMMU_CB2_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_FAR_LOW, SMMU_GPV_SMMU_CB2_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_FAR_HIGH, SMMU_GPV_SMMU_CB2_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_FSYNR0, SMMU_GPV_SMMU_CB2_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_IPAFAR_LOW, SMMU_GPV_SMMU_CB2_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_IPAFAR_HIGH, SMMU_GPV_SMMU_CB2_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIVA_LOW, SMMU_GPV_SMMU_CB2_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIVA_HIGH, SMMU_GPV_SMMU_CB2_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIVAA_LOW, SMMU_GPV_SMMU_CB2_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB2_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIASID, SMMU_GPV_SMMU_CB2_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIALL, SMMU_GPV_SMMU_CB2_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIVAL_LOW, SMMU_GPV_SMMU_CB2_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB2_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB2_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB2_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB2_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB2_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB2_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB2_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBSYNC, SMMU_GPV_SMMU_CB2_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_TLBSTATUS, SMMU_GPV_SMMU_CB2_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMEVCNTR0, SMMU_GPV_SMMU_CB2_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMEVCNTR1, SMMU_GPV_SMMU_CB2_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMEVCNTR2, SMMU_GPV_SMMU_CB2_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMEVCNTR3, SMMU_GPV_SMMU_CB2_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMEVTYPER0, SMMU_GPV_SMMU_CB2_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMEVTYPER1, SMMU_GPV_SMMU_CB2_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMEVTYPER2, SMMU_GPV_SMMU_CB2_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMEVTYPER3, SMMU_GPV_SMMU_CB2_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMCFGR, SMMU_GPV_SMMU_CB2_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMCR, SMMU_GPV_SMMU_CB2_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMCEID, SMMU_GPV_SMMU_CB2_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMCNTENSE, SMMU_GPV_SMMU_CB2_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMCNTENCLR, SMMU_GPV_SMMU_CB2_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMCNTENSET, SMMU_GPV_SMMU_CB2_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMINTENCLR, SMMU_GPV_SMMU_CB2_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMOVSCLR, SMMU_GPV_SMMU_CB2_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMOVSSET, SMMU_GPV_SMMU_CB2_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB2_PMAUTHSTATUS, SMMU_GPV_SMMU_CB2_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_SCTLR, SMMU_GPV_SMMU_CB3_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_ACTLR, SMMU_GPV_SMMU_CB3_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_RESUME, SMMU_GPV_SMMU_CB3_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TCR2, SMMU_GPV_SMMU_CB3_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TTBR0_LOW, SMMU_GPV_SMMU_CB3_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TTBR0_HIGH, SMMU_GPV_SMMU_CB3_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TTBR1_LOW, SMMU_GPV_SMMU_CB3_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TTBR1_HIGH, SMMU_GPV_SMMU_CB3_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TCR_LPAE, SMMU_GPV_SMMU_CB3_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_CONTEXTIDR, SMMU_GPV_SMMU_CB3_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PRRR_MAIR0, SMMU_GPV_SMMU_CB3_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_NMRR_MAIR1, SMMU_GPV_SMMU_CB3_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_FSR, SMMU_GPV_SMMU_CB3_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_FSRRESTORE, SMMU_GPV_SMMU_CB3_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_FAR_LOW, SMMU_GPV_SMMU_CB3_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_FAR_HIGH, SMMU_GPV_SMMU_CB3_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_FSYNR0, SMMU_GPV_SMMU_CB3_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_IPAFAR_LOW, SMMU_GPV_SMMU_CB3_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_IPAFAR_HIGH, SMMU_GPV_SMMU_CB3_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIVA_LOW, SMMU_GPV_SMMU_CB3_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIVA_HIGH, SMMU_GPV_SMMU_CB3_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIVAA_LOW, SMMU_GPV_SMMU_CB3_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB3_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIASID, SMMU_GPV_SMMU_CB3_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIALL, SMMU_GPV_SMMU_CB3_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIVAL_LOW, SMMU_GPV_SMMU_CB3_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB3_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB3_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB3_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB3_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB3_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB3_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB3_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBSYNC, SMMU_GPV_SMMU_CB3_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_TLBSTATUS, SMMU_GPV_SMMU_CB3_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMEVCNTR0, SMMU_GPV_SMMU_CB3_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMEVCNTR1, SMMU_GPV_SMMU_CB3_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMEVCNTR2, SMMU_GPV_SMMU_CB3_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMEVCNTR3, SMMU_GPV_SMMU_CB3_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMEVTYPER0, SMMU_GPV_SMMU_CB3_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMEVTYPER1, SMMU_GPV_SMMU_CB3_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMEVTYPER2, SMMU_GPV_SMMU_CB3_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMEVTYPER3, SMMU_GPV_SMMU_CB3_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMCFGR, SMMU_GPV_SMMU_CB3_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMCR, SMMU_GPV_SMMU_CB3_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMCEID, SMMU_GPV_SMMU_CB3_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMCNTENSE, SMMU_GPV_SMMU_CB3_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMCNTENCLR, SMMU_GPV_SMMU_CB3_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMCNTENSET, SMMU_GPV_SMMU_CB3_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMINTENCLR, SMMU_GPV_SMMU_CB3_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMOVSCLR, SMMU_GPV_SMMU_CB3_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMOVSSET, SMMU_GPV_SMMU_CB3_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB3_PMAUTHSTATUS, SMMU_GPV_SMMU_CB3_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_SCTLR, SMMU_GPV_SMMU_CB4_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_ACTLR, SMMU_GPV_SMMU_CB4_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_RESUME, SMMU_GPV_SMMU_CB4_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TCR2, SMMU_GPV_SMMU_CB4_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TTBR0_LOW, SMMU_GPV_SMMU_CB4_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TTBR0_HIGH, SMMU_GPV_SMMU_CB4_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TTBR1_LOW, SMMU_GPV_SMMU_CB4_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TTBR1_HIGH, SMMU_GPV_SMMU_CB4_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TCR_LPAE, SMMU_GPV_SMMU_CB4_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_CONTEXTIDR, SMMU_GPV_SMMU_CB4_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PRRR_MAIR0, SMMU_GPV_SMMU_CB4_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_NMRR_MAIR1, SMMU_GPV_SMMU_CB4_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_FSR, SMMU_GPV_SMMU_CB4_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_FSRRESTORE, SMMU_GPV_SMMU_CB4_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_FAR_LOW, SMMU_GPV_SMMU_CB4_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_FAR_HIGH, SMMU_GPV_SMMU_CB4_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_FSYNR0, SMMU_GPV_SMMU_CB4_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_IPAFAR_LOW, SMMU_GPV_SMMU_CB4_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_IPAFAR_HIGH, SMMU_GPV_SMMU_CB4_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIVA_LOW, SMMU_GPV_SMMU_CB4_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIVA_HIGH, SMMU_GPV_SMMU_CB4_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIVAA_LOW, SMMU_GPV_SMMU_CB4_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB4_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIASID, SMMU_GPV_SMMU_CB4_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIALL, SMMU_GPV_SMMU_CB4_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIVAL_LOW, SMMU_GPV_SMMU_CB4_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB4_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB4_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB4_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB4_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB4_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB4_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB4_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBSYNC, SMMU_GPV_SMMU_CB4_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_TLBSTATUS, SMMU_GPV_SMMU_CB4_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMEVCNTR0, SMMU_GPV_SMMU_CB4_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMEVCNTR1, SMMU_GPV_SMMU_CB4_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMEVCNTR2, SMMU_GPV_SMMU_CB4_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMEVCNTR3, SMMU_GPV_SMMU_CB4_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMEVTYPER0, SMMU_GPV_SMMU_CB4_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMEVTYPER1, SMMU_GPV_SMMU_CB4_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMEVTYPER2, SMMU_GPV_SMMU_CB4_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMEVTYPER3, SMMU_GPV_SMMU_CB4_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMCFGR, SMMU_GPV_SMMU_CB4_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMCR, SMMU_GPV_SMMU_CB4_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMCEID, SMMU_GPV_SMMU_CB4_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMCNTENSE, SMMU_GPV_SMMU_CB4_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMCNTENCLR, SMMU_GPV_SMMU_CB4_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMCNTENSET, SMMU_GPV_SMMU_CB4_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMINTENCLR, SMMU_GPV_SMMU_CB4_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMOVSCLR, SMMU_GPV_SMMU_CB4_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMOVSSET, SMMU_GPV_SMMU_CB4_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB4_PMAUTHSTATUS, SMMU_GPV_SMMU_CB4_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_SCTLR, SMMU_GPV_SMMU_CB5_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_ACTLR, SMMU_GPV_SMMU_CB5_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_RESUME, SMMU_GPV_SMMU_CB5_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TCR2, SMMU_GPV_SMMU_CB5_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TTBR0_LOW, SMMU_GPV_SMMU_CB5_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TTBR0_HIGH, SMMU_GPV_SMMU_CB5_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TTBR1_LOW, SMMU_GPV_SMMU_CB5_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TTBR1_HIGH, SMMU_GPV_SMMU_CB5_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TCR_LPAE, SMMU_GPV_SMMU_CB5_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_CONTEXTIDR, SMMU_GPV_SMMU_CB5_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PRRR_MAIR0, SMMU_GPV_SMMU_CB5_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_NMRR_MAIR1, SMMU_GPV_SMMU_CB5_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_FSR, SMMU_GPV_SMMU_CB5_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_FSRRESTORE, SMMU_GPV_SMMU_CB5_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_FAR_LOW, SMMU_GPV_SMMU_CB5_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_FAR_HIGH, SMMU_GPV_SMMU_CB5_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_FSYNR0, SMMU_GPV_SMMU_CB5_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_IPAFAR_LOW, SMMU_GPV_SMMU_CB5_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_IPAFAR_HIGH, SMMU_GPV_SMMU_CB5_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIVA_LOW, SMMU_GPV_SMMU_CB5_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIVA_HIGH, SMMU_GPV_SMMU_CB5_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIVAA_LOW, SMMU_GPV_SMMU_CB5_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB5_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIASID, SMMU_GPV_SMMU_CB5_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIALL, SMMU_GPV_SMMU_CB5_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIVAL_LOW, SMMU_GPV_SMMU_CB5_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB5_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB5_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB5_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB5_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB5_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB5_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB5_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBSYNC, SMMU_GPV_SMMU_CB5_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_TLBSTATUS, SMMU_GPV_SMMU_CB5_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMEVCNTR0, SMMU_GPV_SMMU_CB5_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMEVCNTR1, SMMU_GPV_SMMU_CB5_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMEVCNTR2, SMMU_GPV_SMMU_CB5_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMEVCNTR3, SMMU_GPV_SMMU_CB5_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMEVTYPER0, SMMU_GPV_SMMU_CB5_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMEVTYPER1, SMMU_GPV_SMMU_CB5_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMEVTYPER2, SMMU_GPV_SMMU_CB5_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMEVTYPER3, SMMU_GPV_SMMU_CB5_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMCFGR, SMMU_GPV_SMMU_CB5_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMCR, SMMU_GPV_SMMU_CB5_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMCEID, SMMU_GPV_SMMU_CB5_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMCNTENSE, SMMU_GPV_SMMU_CB5_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMCNTENCLR, SMMU_GPV_SMMU_CB5_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMCNTENSET, SMMU_GPV_SMMU_CB5_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMINTENCLR, SMMU_GPV_SMMU_CB5_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMOVSCLR, SMMU_GPV_SMMU_CB5_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMOVSSET, SMMU_GPV_SMMU_CB5_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB5_PMAUTHSTATUS, SMMU_GPV_SMMU_CB5_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_SCTLR, SMMU_GPV_SMMU_CB6_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_ACTLR, SMMU_GPV_SMMU_CB6_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_RESUME, SMMU_GPV_SMMU_CB6_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TCR2, SMMU_GPV_SMMU_CB6_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TTBR0_LOW, SMMU_GPV_SMMU_CB6_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TTBR0_HIGH, SMMU_GPV_SMMU_CB6_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TTBR1_LOW, SMMU_GPV_SMMU_CB6_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TTBR1_HIGH, SMMU_GPV_SMMU_CB6_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TCR_LPAE, SMMU_GPV_SMMU_CB6_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_CONTEXTIDR, SMMU_GPV_SMMU_CB6_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PRRR_MAIR0, SMMU_GPV_SMMU_CB6_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_NMRR_MAIR1, SMMU_GPV_SMMU_CB6_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_FSR, SMMU_GPV_SMMU_CB6_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_FSRRESTORE, SMMU_GPV_SMMU_CB6_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_FAR_LOW, SMMU_GPV_SMMU_CB6_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_FAR_HIGH, SMMU_GPV_SMMU_CB6_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_FSYNR0, SMMU_GPV_SMMU_CB6_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_IPAFAR_LOW, SMMU_GPV_SMMU_CB6_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_IPAFAR_HIGH, SMMU_GPV_SMMU_CB6_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIVA_LOW, SMMU_GPV_SMMU_CB6_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIVA_HIGH, SMMU_GPV_SMMU_CB6_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIVAA_LOW, SMMU_GPV_SMMU_CB6_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB6_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIASID, SMMU_GPV_SMMU_CB6_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIALL, SMMU_GPV_SMMU_CB6_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIVAL_LOW, SMMU_GPV_SMMU_CB6_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB6_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB6_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB6_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB6_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB6_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB6_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB6_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBSYNC, SMMU_GPV_SMMU_CB6_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_TLBSTATUS, SMMU_GPV_SMMU_CB6_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMEVCNTR0, SMMU_GPV_SMMU_CB6_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMEVCNTR1, SMMU_GPV_SMMU_CB6_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMEVCNTR2, SMMU_GPV_SMMU_CB6_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMEVCNTR3, SMMU_GPV_SMMU_CB6_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMEVTYPER0, SMMU_GPV_SMMU_CB6_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMEVTYPER1, SMMU_GPV_SMMU_CB6_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMEVTYPER2, SMMU_GPV_SMMU_CB6_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMEVTYPER3, SMMU_GPV_SMMU_CB6_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMCFGR, SMMU_GPV_SMMU_CB6_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMCR, SMMU_GPV_SMMU_CB6_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMCEID, SMMU_GPV_SMMU_CB6_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMCNTENSE, SMMU_GPV_SMMU_CB6_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMCNTENCLR, SMMU_GPV_SMMU_CB6_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMCNTENSET, SMMU_GPV_SMMU_CB6_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMINTENCLR, SMMU_GPV_SMMU_CB6_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMOVSCLR, SMMU_GPV_SMMU_CB6_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMOVSSET, SMMU_GPV_SMMU_CB6_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB6_PMAUTHSTATUS, SMMU_GPV_SMMU_CB6_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_SCTLR, SMMU_GPV_SMMU_CB7_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_ACTLR, SMMU_GPV_SMMU_CB7_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_RESUME, SMMU_GPV_SMMU_CB7_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TCR2, SMMU_GPV_SMMU_CB7_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TTBR0_LOW, SMMU_GPV_SMMU_CB7_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TTBR0_HIGH, SMMU_GPV_SMMU_CB7_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TTBR1_LOW, SMMU_GPV_SMMU_CB7_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TTBR1_HIGH, SMMU_GPV_SMMU_CB7_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TCR_LPAE, SMMU_GPV_SMMU_CB7_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_CONTEXTIDR, SMMU_GPV_SMMU_CB7_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PRRR_MAIR0, SMMU_GPV_SMMU_CB7_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_NMRR_MAIR1, SMMU_GPV_SMMU_CB7_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_FSR, SMMU_GPV_SMMU_CB7_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_FSRRESTORE, SMMU_GPV_SMMU_CB7_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_FAR_LOW, SMMU_GPV_SMMU_CB7_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_FAR_HIGH, SMMU_GPV_SMMU_CB7_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_FSYNR0, SMMU_GPV_SMMU_CB7_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_IPAFAR_LOW, SMMU_GPV_SMMU_CB7_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_IPAFAR_HIGH, SMMU_GPV_SMMU_CB7_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIVA_LOW, SMMU_GPV_SMMU_CB7_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIVA_HIGH, SMMU_GPV_SMMU_CB7_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIVAA_LOW, SMMU_GPV_SMMU_CB7_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB7_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIASID, SMMU_GPV_SMMU_CB7_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIALL, SMMU_GPV_SMMU_CB7_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIVAL_LOW, SMMU_GPV_SMMU_CB7_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB7_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB7_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB7_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB7_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB7_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB7_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB7_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBSYNC, SMMU_GPV_SMMU_CB7_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_TLBSTATUS, SMMU_GPV_SMMU_CB7_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMEVCNTR0, SMMU_GPV_SMMU_CB7_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMEVCNTR1, SMMU_GPV_SMMU_CB7_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMEVCNTR2, SMMU_GPV_SMMU_CB7_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMEVCNTR3, SMMU_GPV_SMMU_CB7_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMEVTYPER0, SMMU_GPV_SMMU_CB7_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMEVTYPER1, SMMU_GPV_SMMU_CB7_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMEVTYPER2, SMMU_GPV_SMMU_CB7_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMEVTYPER3, SMMU_GPV_SMMU_CB7_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMCFGR, SMMU_GPV_SMMU_CB7_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMCR, SMMU_GPV_SMMU_CB7_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMCEID, SMMU_GPV_SMMU_CB7_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMCNTENSE, SMMU_GPV_SMMU_CB7_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMCNTENCLR, SMMU_GPV_SMMU_CB7_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMCNTENSET, SMMU_GPV_SMMU_CB7_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMINTENCLR, SMMU_GPV_SMMU_CB7_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMOVSCLR, SMMU_GPV_SMMU_CB7_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMOVSSET, SMMU_GPV_SMMU_CB7_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB7_PMAUTHSTATUS, SMMU_GPV_SMMU_CB7_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_SCTLR, SMMU_GPV_SMMU_CB8_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_ACTLR, SMMU_GPV_SMMU_CB8_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_RESUME, SMMU_GPV_SMMU_CB8_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TCR2, SMMU_GPV_SMMU_CB8_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TTBR0_LOW, SMMU_GPV_SMMU_CB8_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TTBR0_HIGH, SMMU_GPV_SMMU_CB8_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TTBR1_LOW, SMMU_GPV_SMMU_CB8_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TTBR1_HIGH, SMMU_GPV_SMMU_CB8_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TCR_LPAE, SMMU_GPV_SMMU_CB8_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_CONTEXTIDR, SMMU_GPV_SMMU_CB8_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PRRR_MAIR0, SMMU_GPV_SMMU_CB8_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_NMRR_MAIR1, SMMU_GPV_SMMU_CB8_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_FSR, SMMU_GPV_SMMU_CB8_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_FSRRESTORE, SMMU_GPV_SMMU_CB8_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_FAR_LOW, SMMU_GPV_SMMU_CB8_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_FAR_HIGH, SMMU_GPV_SMMU_CB8_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_FSYNR0, SMMU_GPV_SMMU_CB8_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_IPAFAR_LOW, SMMU_GPV_SMMU_CB8_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_IPAFAR_HIGH, SMMU_GPV_SMMU_CB8_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIVA_LOW, SMMU_GPV_SMMU_CB8_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIVA_HIGH, SMMU_GPV_SMMU_CB8_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIVAA_LOW, SMMU_GPV_SMMU_CB8_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB8_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIASID, SMMU_GPV_SMMU_CB8_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIALL, SMMU_GPV_SMMU_CB8_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIVAL_LOW, SMMU_GPV_SMMU_CB8_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB8_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB8_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB8_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB8_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB8_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB8_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB8_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBSYNC, SMMU_GPV_SMMU_CB8_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_TLBSTATUS, SMMU_GPV_SMMU_CB8_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMEVCNTR0, SMMU_GPV_SMMU_CB8_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMEVCNTR1, SMMU_GPV_SMMU_CB8_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMEVCNTR2, SMMU_GPV_SMMU_CB8_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMEVCNTR3, SMMU_GPV_SMMU_CB8_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMEVTYPER0, SMMU_GPV_SMMU_CB8_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMEVTYPER1, SMMU_GPV_SMMU_CB8_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMEVTYPER2, SMMU_GPV_SMMU_CB8_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMEVTYPER3, SMMU_GPV_SMMU_CB8_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMCFGR, SMMU_GPV_SMMU_CB8_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMCR, SMMU_GPV_SMMU_CB8_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMCEID, SMMU_GPV_SMMU_CB8_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMCNTENSE, SMMU_GPV_SMMU_CB8_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMCNTENCLR, SMMU_GPV_SMMU_CB8_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMCNTENSET, SMMU_GPV_SMMU_CB8_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMINTENCLR, SMMU_GPV_SMMU_CB8_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMOVSCLR, SMMU_GPV_SMMU_CB8_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMOVSSET, SMMU_GPV_SMMU_CB8_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB8_PMAUTHSTATUS, SMMU_GPV_SMMU_CB8_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_SCTLR, SMMU_GPV_SMMU_CB9_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_ACTLR, SMMU_GPV_SMMU_CB9_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_RESUME, SMMU_GPV_SMMU_CB9_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TCR2, SMMU_GPV_SMMU_CB9_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TTBR0_LOW, SMMU_GPV_SMMU_CB9_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TTBR0_HIGH, SMMU_GPV_SMMU_CB9_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TTBR1_LOW, SMMU_GPV_SMMU_CB9_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TTBR1_HIGH, SMMU_GPV_SMMU_CB9_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TCR_LPAE, SMMU_GPV_SMMU_CB9_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_CONTEXTIDR, SMMU_GPV_SMMU_CB9_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PRRR_MAIR0, SMMU_GPV_SMMU_CB9_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_NMRR_MAIR1, SMMU_GPV_SMMU_CB9_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_FSR, SMMU_GPV_SMMU_CB9_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_FSRRESTORE, SMMU_GPV_SMMU_CB9_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_FAR_LOW, SMMU_GPV_SMMU_CB9_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_FAR_HIGH, SMMU_GPV_SMMU_CB9_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_FSYNR0, SMMU_GPV_SMMU_CB9_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_IPAFAR_LOW, SMMU_GPV_SMMU_CB9_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_IPAFAR_HIGH, SMMU_GPV_SMMU_CB9_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIVA_LOW, SMMU_GPV_SMMU_CB9_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIVA_HIGH, SMMU_GPV_SMMU_CB9_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIVAA_LOW, SMMU_GPV_SMMU_CB9_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB9_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIASID, SMMU_GPV_SMMU_CB9_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIALL, SMMU_GPV_SMMU_CB9_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIVAL_LOW, SMMU_GPV_SMMU_CB9_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB9_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB9_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB9_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB9_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB9_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB9_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB9_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBSYNC, SMMU_GPV_SMMU_CB9_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_TLBSTATUS, SMMU_GPV_SMMU_CB9_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMEVCNTR0, SMMU_GPV_SMMU_CB9_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMEVCNTR1, SMMU_GPV_SMMU_CB9_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMEVCNTR2, SMMU_GPV_SMMU_CB9_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMEVCNTR3, SMMU_GPV_SMMU_CB9_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMEVTYPER0, SMMU_GPV_SMMU_CB9_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMEVTYPER1, SMMU_GPV_SMMU_CB9_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMEVTYPER2, SMMU_GPV_SMMU_CB9_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMEVTYPER3, SMMU_GPV_SMMU_CB9_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMCFGR, SMMU_GPV_SMMU_CB9_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMCR, SMMU_GPV_SMMU_CB9_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMCEID, SMMU_GPV_SMMU_CB9_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMCNTENSE, SMMU_GPV_SMMU_CB9_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMCNTENCLR, SMMU_GPV_SMMU_CB9_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMCNTENSET, SMMU_GPV_SMMU_CB9_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMINTENCLR, SMMU_GPV_SMMU_CB9_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMOVSCLR, SMMU_GPV_SMMU_CB9_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMOVSSET, SMMU_GPV_SMMU_CB9_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB9_PMAUTHSTATUS, SMMU_GPV_SMMU_CB9_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_SCTLR, SMMU_GPV_SMMU_CB10_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_ACTLR, SMMU_GPV_SMMU_CB10_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_RESUME, SMMU_GPV_SMMU_CB10_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TCR2, SMMU_GPV_SMMU_CB10_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TTBR0_LOW, SMMU_GPV_SMMU_CB10_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TTBR0_HIGH, SMMU_GPV_SMMU_CB10_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TTBR1_LOW, SMMU_GPV_SMMU_CB10_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TTBR1_HIGH, SMMU_GPV_SMMU_CB10_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TCR_LPAE, SMMU_GPV_SMMU_CB10_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_CONTEXTIDR, SMMU_GPV_SMMU_CB10_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PRRR_MAIR0, SMMU_GPV_SMMU_CB10_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_NMRR_MAIR1, SMMU_GPV_SMMU_CB10_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_FSR, SMMU_GPV_SMMU_CB10_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_FSRRESTORE, SMMU_GPV_SMMU_CB10_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_FAR_LOW, SMMU_GPV_SMMU_CB10_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_FAR_HIGH, SMMU_GPV_SMMU_CB10_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_FSYNR0, SMMU_GPV_SMMU_CB10_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_IPAFAR_LOW, SMMU_GPV_SMMU_CB10_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_IPAFAR_HIGH, SMMU_GPV_SMMU_CB10_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIVA_LOW, SMMU_GPV_SMMU_CB10_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIVA_HIGH, SMMU_GPV_SMMU_CB10_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIVAA_LOW, SMMU_GPV_SMMU_CB10_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB10_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIASID, SMMU_GPV_SMMU_CB10_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIALL, SMMU_GPV_SMMU_CB10_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIVAL_LOW, SMMU_GPV_SMMU_CB10_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB10_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB10_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB10_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB10_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB10_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB10_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB10_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBSYNC, SMMU_GPV_SMMU_CB10_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_TLBSTATUS, SMMU_GPV_SMMU_CB10_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMEVCNTR0, SMMU_GPV_SMMU_CB10_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMEVCNTR1, SMMU_GPV_SMMU_CB10_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMEVCNTR2, SMMU_GPV_SMMU_CB10_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMEVCNTR3, SMMU_GPV_SMMU_CB10_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMEVTYPER0, SMMU_GPV_SMMU_CB10_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMEVTYPER1, SMMU_GPV_SMMU_CB10_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMEVTYPER2, SMMU_GPV_SMMU_CB10_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMEVTYPER3, SMMU_GPV_SMMU_CB10_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMCFGR, SMMU_GPV_SMMU_CB10_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMCR, SMMU_GPV_SMMU_CB10_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMCEID, SMMU_GPV_SMMU_CB10_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMCNTENSE, SMMU_GPV_SMMU_CB10_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMCNTENCLR, SMMU_GPV_SMMU_CB10_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMCNTENSET, SMMU_GPV_SMMU_CB10_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMINTENCLR, SMMU_GPV_SMMU_CB10_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMOVSCLR, SMMU_GPV_SMMU_CB10_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMOVSSET, SMMU_GPV_SMMU_CB10_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB10_PMAUTHSTATUS, SMMU_GPV_SMMU_CB10_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_SCTLR, SMMU_GPV_SMMU_CB11_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_ACTLR, SMMU_GPV_SMMU_CB11_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_RESUME, SMMU_GPV_SMMU_CB11_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TCR2, SMMU_GPV_SMMU_CB11_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TTBR0_LOW, SMMU_GPV_SMMU_CB11_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TTBR0_HIGH, SMMU_GPV_SMMU_CB11_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TTBR1_LOW, SMMU_GPV_SMMU_CB11_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TTBR1_HIGH, SMMU_GPV_SMMU_CB11_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TCR_LPAE, SMMU_GPV_SMMU_CB11_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_CONTEXTIDR, SMMU_GPV_SMMU_CB11_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PRRR_MAIR0, SMMU_GPV_SMMU_CB11_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_NMRR_MAIR1, SMMU_GPV_SMMU_CB11_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_FSR, SMMU_GPV_SMMU_CB11_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_FSRRESTORE, SMMU_GPV_SMMU_CB11_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_FAR_LOW, SMMU_GPV_SMMU_CB11_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_FAR_HIGH, SMMU_GPV_SMMU_CB11_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_FSYNR0, SMMU_GPV_SMMU_CB11_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_IPAFAR_LOW, SMMU_GPV_SMMU_CB11_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_IPAFAR_HIGH, SMMU_GPV_SMMU_CB11_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIVA_LOW, SMMU_GPV_SMMU_CB11_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIVA_HIGH, SMMU_GPV_SMMU_CB11_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIVAA_LOW, SMMU_GPV_SMMU_CB11_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB11_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIASID, SMMU_GPV_SMMU_CB11_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIALL, SMMU_GPV_SMMU_CB11_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIVAL_LOW, SMMU_GPV_SMMU_CB11_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB11_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB11_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB11_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB11_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB11_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB11_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB11_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBSYNC, SMMU_GPV_SMMU_CB11_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_TLBSTATUS, SMMU_GPV_SMMU_CB11_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMEVCNTR0, SMMU_GPV_SMMU_CB11_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMEVCNTR1, SMMU_GPV_SMMU_CB11_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMEVCNTR2, SMMU_GPV_SMMU_CB11_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMEVCNTR3, SMMU_GPV_SMMU_CB11_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMEVTYPER0, SMMU_GPV_SMMU_CB11_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMEVTYPER1, SMMU_GPV_SMMU_CB11_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMEVTYPER2, SMMU_GPV_SMMU_CB11_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMEVTYPER3, SMMU_GPV_SMMU_CB11_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMCFGR, SMMU_GPV_SMMU_CB11_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMCR, SMMU_GPV_SMMU_CB11_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMCEID, SMMU_GPV_SMMU_CB11_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMCNTENSE, SMMU_GPV_SMMU_CB11_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMCNTENCLR, SMMU_GPV_SMMU_CB11_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMCNTENSET, SMMU_GPV_SMMU_CB11_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMINTENCLR, SMMU_GPV_SMMU_CB11_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMOVSCLR, SMMU_GPV_SMMU_CB11_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMOVSSET, SMMU_GPV_SMMU_CB11_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB11_PMAUTHSTATUS, SMMU_GPV_SMMU_CB11_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_SCTLR, SMMU_GPV_SMMU_CB12_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_ACTLR, SMMU_GPV_SMMU_CB12_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_RESUME, SMMU_GPV_SMMU_CB12_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TCR2, SMMU_GPV_SMMU_CB12_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TTBR0_LOW, SMMU_GPV_SMMU_CB12_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TTBR0_HIGH, SMMU_GPV_SMMU_CB12_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TTBR1_LOW, SMMU_GPV_SMMU_CB12_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TTBR1_HIGH, SMMU_GPV_SMMU_CB12_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TCR_LPAE, SMMU_GPV_SMMU_CB12_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_CONTEXTIDR, SMMU_GPV_SMMU_CB12_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PRRR_MAIR0, SMMU_GPV_SMMU_CB12_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_NMRR_MAIR1, SMMU_GPV_SMMU_CB12_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_FSR, SMMU_GPV_SMMU_CB12_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_FSRRESTORE, SMMU_GPV_SMMU_CB12_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_FAR_LOW, SMMU_GPV_SMMU_CB12_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_FAR_HIGH, SMMU_GPV_SMMU_CB12_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_FSYNR0, SMMU_GPV_SMMU_CB12_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_IPAFAR_LOW, SMMU_GPV_SMMU_CB12_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_IPAFAR_HIGH, SMMU_GPV_SMMU_CB12_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIVA_LOW, SMMU_GPV_SMMU_CB12_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIVA_HIGH, SMMU_GPV_SMMU_CB12_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIVAA_LOW, SMMU_GPV_SMMU_CB12_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB12_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIASID, SMMU_GPV_SMMU_CB12_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIALL, SMMU_GPV_SMMU_CB12_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIVAL_LOW, SMMU_GPV_SMMU_CB12_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB12_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB12_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB12_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB12_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB12_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB12_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB12_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBSYNC, SMMU_GPV_SMMU_CB12_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_TLBSTATUS, SMMU_GPV_SMMU_CB12_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMEVCNTR0, SMMU_GPV_SMMU_CB12_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMEVCNTR1, SMMU_GPV_SMMU_CB12_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMEVCNTR2, SMMU_GPV_SMMU_CB12_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMEVCNTR3, SMMU_GPV_SMMU_CB12_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMEVTYPER0, SMMU_GPV_SMMU_CB12_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMEVTYPER1, SMMU_GPV_SMMU_CB12_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMEVTYPER2, SMMU_GPV_SMMU_CB12_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMEVTYPER3, SMMU_GPV_SMMU_CB12_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMCFGR, SMMU_GPV_SMMU_CB12_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMCR, SMMU_GPV_SMMU_CB12_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMCEID, SMMU_GPV_SMMU_CB12_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMCNTENSE, SMMU_GPV_SMMU_CB12_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMCNTENCLR, SMMU_GPV_SMMU_CB12_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMCNTENSET, SMMU_GPV_SMMU_CB12_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMINTENCLR, SMMU_GPV_SMMU_CB12_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMOVSCLR, SMMU_GPV_SMMU_CB12_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMOVSSET, SMMU_GPV_SMMU_CB12_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB12_PMAUTHSTATUS, SMMU_GPV_SMMU_CB12_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_SCTLR, SMMU_GPV_SMMU_CB13_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_ACTLR, SMMU_GPV_SMMU_CB13_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_RESUME, SMMU_GPV_SMMU_CB13_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TCR2, SMMU_GPV_SMMU_CB13_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TTBR0_LOW, SMMU_GPV_SMMU_CB13_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TTBR0_HIGH, SMMU_GPV_SMMU_CB13_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TTBR1_LOW, SMMU_GPV_SMMU_CB13_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TTBR1_HIGH, SMMU_GPV_SMMU_CB13_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TCR_LPAE, SMMU_GPV_SMMU_CB13_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_CONTEXTIDR, SMMU_GPV_SMMU_CB13_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PRRR_MAIR0, SMMU_GPV_SMMU_CB13_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_NMRR_MAIR1, SMMU_GPV_SMMU_CB13_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_FSR, SMMU_GPV_SMMU_CB13_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_FSRRESTORE, SMMU_GPV_SMMU_CB13_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_FAR_LOW, SMMU_GPV_SMMU_CB13_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_FAR_HIGH, SMMU_GPV_SMMU_CB13_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_FSYNR0, SMMU_GPV_SMMU_CB13_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_IPAFAR_LOW, SMMU_GPV_SMMU_CB13_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_IPAFAR_HIGH, SMMU_GPV_SMMU_CB13_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIVA_LOW, SMMU_GPV_SMMU_CB13_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIVA_HIGH, SMMU_GPV_SMMU_CB13_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIVAA_LOW, SMMU_GPV_SMMU_CB13_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB13_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIASID, SMMU_GPV_SMMU_CB13_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIALL, SMMU_GPV_SMMU_CB13_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIVAL_LOW, SMMU_GPV_SMMU_CB13_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB13_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB13_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB13_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB13_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB13_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB13_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB13_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBSYNC, SMMU_GPV_SMMU_CB13_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_TLBSTATUS, SMMU_GPV_SMMU_CB13_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMEVCNTR0, SMMU_GPV_SMMU_CB13_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMEVCNTR1, SMMU_GPV_SMMU_CB13_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMEVCNTR2, SMMU_GPV_SMMU_CB13_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMEVCNTR3, SMMU_GPV_SMMU_CB13_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMEVTYPER0, SMMU_GPV_SMMU_CB13_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMEVTYPER1, SMMU_GPV_SMMU_CB13_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMEVTYPER2, SMMU_GPV_SMMU_CB13_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMEVTYPER3, SMMU_GPV_SMMU_CB13_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMCFGR, SMMU_GPV_SMMU_CB13_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMCR, SMMU_GPV_SMMU_CB13_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMCEID, SMMU_GPV_SMMU_CB13_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMCNTENSE, SMMU_GPV_SMMU_CB13_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMCNTENCLR, SMMU_GPV_SMMU_CB13_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMCNTENSET, SMMU_GPV_SMMU_CB13_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMINTENCLR, SMMU_GPV_SMMU_CB13_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMOVSCLR, SMMU_GPV_SMMU_CB13_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMOVSSET, SMMU_GPV_SMMU_CB13_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB13_PMAUTHSTATUS, SMMU_GPV_SMMU_CB13_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_SCTLR, SMMU_GPV_SMMU_CB14_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_ACTLR, SMMU_GPV_SMMU_CB14_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_RESUME, SMMU_GPV_SMMU_CB14_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TCR2, SMMU_GPV_SMMU_CB14_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TTBR0_LOW, SMMU_GPV_SMMU_CB14_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TTBR0_HIGH, SMMU_GPV_SMMU_CB14_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TTBR1_LOW, SMMU_GPV_SMMU_CB14_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TTBR1_HIGH, SMMU_GPV_SMMU_CB14_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TCR_LPAE, SMMU_GPV_SMMU_CB14_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_CONTEXTIDR, SMMU_GPV_SMMU_CB14_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PRRR_MAIR0, SMMU_GPV_SMMU_CB14_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_NMRR_MAIR1, SMMU_GPV_SMMU_CB14_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_FSR, SMMU_GPV_SMMU_CB14_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_FSRRESTORE, SMMU_GPV_SMMU_CB14_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_FAR_LOW, SMMU_GPV_SMMU_CB14_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_FAR_HIGH, SMMU_GPV_SMMU_CB14_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_FSYNR0, SMMU_GPV_SMMU_CB14_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_IPAFAR_LOW, SMMU_GPV_SMMU_CB14_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_IPAFAR_HIGH, SMMU_GPV_SMMU_CB14_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIVA_LOW, SMMU_GPV_SMMU_CB14_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIVA_HIGH, SMMU_GPV_SMMU_CB14_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIVAA_LOW, SMMU_GPV_SMMU_CB14_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB14_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIASID, SMMU_GPV_SMMU_CB14_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIALL, SMMU_GPV_SMMU_CB14_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIVAL_LOW, SMMU_GPV_SMMU_CB14_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB14_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB14_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB14_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB14_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB14_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB14_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB14_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBSYNC, SMMU_GPV_SMMU_CB14_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_TLBSTATUS, SMMU_GPV_SMMU_CB14_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMEVCNTR0, SMMU_GPV_SMMU_CB14_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMEVCNTR1, SMMU_GPV_SMMU_CB14_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMEVCNTR2, SMMU_GPV_SMMU_CB14_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMEVCNTR3, SMMU_GPV_SMMU_CB14_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMEVTYPER0, SMMU_GPV_SMMU_CB14_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMEVTYPER1, SMMU_GPV_SMMU_CB14_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMEVTYPER2, SMMU_GPV_SMMU_CB14_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMEVTYPER3, SMMU_GPV_SMMU_CB14_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMCFGR, SMMU_GPV_SMMU_CB14_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMCR, SMMU_GPV_SMMU_CB14_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMCEID, SMMU_GPV_SMMU_CB14_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMCNTENSE, SMMU_GPV_SMMU_CB14_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMCNTENCLR, SMMU_GPV_SMMU_CB14_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMCNTENSET, SMMU_GPV_SMMU_CB14_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMINTENCLR, SMMU_GPV_SMMU_CB14_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMOVSCLR, SMMU_GPV_SMMU_CB14_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMOVSSET, SMMU_GPV_SMMU_CB14_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB14_PMAUTHSTATUS, SMMU_GPV_SMMU_CB14_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_SCTLR, SMMU_GPV_SMMU_CB15_SCTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_ACTLR, SMMU_GPV_SMMU_CB15_ACTLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_RESUME, SMMU_GPV_SMMU_CB15_RESUME_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TCR2, SMMU_GPV_SMMU_CB15_TCR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TTBR0_LOW, SMMU_GPV_SMMU_CB15_TTBR0_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TTBR0_HIGH, SMMU_GPV_SMMU_CB15_TTBR0_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TTBR1_LOW, SMMU_GPV_SMMU_CB15_TTBR1_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TTBR1_HIGH, SMMU_GPV_SMMU_CB15_TTBR1_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TCR_LPAE, SMMU_GPV_SMMU_CB15_TCR_LPAE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_CONTEXTIDR, SMMU_GPV_SMMU_CB15_CONTEXTIDR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PRRR_MAIR0, SMMU_GPV_SMMU_CB15_PRRR_MAIR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_NMRR_MAIR1, SMMU_GPV_SMMU_CB15_NMRR_MAIR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_FSR, SMMU_GPV_SMMU_CB15_FSR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_FSRRESTORE, SMMU_GPV_SMMU_CB15_FSRRESTORE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_FAR_LOW, SMMU_GPV_SMMU_CB15_FAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_FAR_HIGH, SMMU_GPV_SMMU_CB15_FAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_FSYNR0, SMMU_GPV_SMMU_CB15_FSYNR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_IPAFAR_LOW, SMMU_GPV_SMMU_CB15_IPAFAR_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_IPAFAR_HIGH, SMMU_GPV_SMMU_CB15_IPAFAR_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIVA_LOW, SMMU_GPV_SMMU_CB15_TLBIVA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIVA_HIGH, SMMU_GPV_SMMU_CB15_TLBIVA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIVAA_LOW, SMMU_GPV_SMMU_CB15_TLBIVAA_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIVAA_HIGH, SMMU_GPV_SMMU_CB15_TLBIVAA_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIASID, SMMU_GPV_SMMU_CB15_TLBIASID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIALL, SMMU_GPV_SMMU_CB15_TLBIALL_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIVAL_LOW, SMMU_GPV_SMMU_CB15_TLBIVAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIVAL_HIGH, SMMU_GPV_SMMU_CB15_TLBIVAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIVAAL_LOW, SMMU_GPV_SMMU_CB15_TLBIVAAL_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIVAAL_HIGH, SMMU_GPV_SMMU_CB15_TLBIVAAL_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIIPAS2_LOW, SMMU_GPV_SMMU_CB15_TLBIIPAS2_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIIPAS2_HIGH, SMMU_GPV_SMMU_CB15_TLBIIPAS2_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIIPAS2L_LOW, SMMU_GPV_SMMU_CB15_TLBIIPAS2L_LOW_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBIIPAS2L_HIGH, SMMU_GPV_SMMU_CB15_TLBIIPAS2L_HIGH_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBSYNC, SMMU_GPV_SMMU_CB15_TLBSYNC_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_TLBSTATUS, SMMU_GPV_SMMU_CB15_TLBSTATUS_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMEVCNTR0, SMMU_GPV_SMMU_CB15_PMEVCNTR0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMEVCNTR1, SMMU_GPV_SMMU_CB15_PMEVCNTR1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMEVCNTR2, SMMU_GPV_SMMU_CB15_PMEVCNTR2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMEVCNTR3, SMMU_GPV_SMMU_CB15_PMEVCNTR3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMEVTYPER0, SMMU_GPV_SMMU_CB15_PMEVTYPER0_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMEVTYPER1, SMMU_GPV_SMMU_CB15_PMEVTYPER1_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMEVTYPER2, SMMU_GPV_SMMU_CB15_PMEVTYPER2_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMEVTYPER3, SMMU_GPV_SMMU_CB15_PMEVTYPER3_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMCFGR, SMMU_GPV_SMMU_CB15_PMCFGR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMCR, SMMU_GPV_SMMU_CB15_PMCR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMCEID, SMMU_GPV_SMMU_CB15_PMCEID_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMCNTENSE, SMMU_GPV_SMMU_CB15_PMCNTENSE_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMCNTENCLR, SMMU_GPV_SMMU_CB15_PMCNTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMCNTENSET, SMMU_GPV_SMMU_CB15_PMCNTENSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMINTENCLR, SMMU_GPV_SMMU_CB15_PMINTENCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMOVSCLR, SMMU_GPV_SMMU_CB15_PMOVSCLR_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMOVSSET, SMMU_GPV_SMMU_CB15_PMOVSSET_DEFVAL);
set_reset_data( SMMU_GPV_SMMU_CB15_PMAUTHSTATUS, SMMU_GPV_SMMU_CB15_PMAUTHSTATUS_DEFVAL);
set_reset_data( SMMU_REG_MISC_CTRL, SMMU_REG_MISC_CTRL_DEFVAL);
set_reset_data( SMMU_REG_ISR_0, SMMU_REG_ISR_0_DEFVAL);
set_reset_data( SMMU_REG_IMR_0, SMMU_REG_IMR_0_DEFVAL);
set_reset_data( SMMU_REG_IER_0, SMMU_REG_IER_0_DEFVAL);
set_reset_data( SMMU_REG_IDR_0, SMMU_REG_IDR_0_DEFVAL);
set_reset_data( SMMU_REG_ITR_0, SMMU_REG_ITR_0_DEFVAL);
set_reset_data( SMMU_REG_QREQN, SMMU_REG_QREQN_DEFVAL);
set_reset_data( SMMU_REG_MISC, SMMU_REG_MISC_DEFVAL);
set_reset_data( SMMU_REG_CONFIG_SIGNALS, SMMU_REG_CONFIG_SIGNALS_DEFVAL);
set_reset_data( SMMU_REG_ECO_INFO, SMMU_REG_ECO_INFO_DEFVAL);
set_reset_data( SMMU_REG_ECO_0, SMMU_REG_ECO_0_DEFVAL);
set_reset_data( SMMU_REG_ECO_1, SMMU_REG_ECO_1_DEFVAL);
set_reset_data( SPI0_CONFIG_REG0, SPI0_CONFIG_REG0_DEFVAL);
set_reset_data( SPI0_INTR_STATUS_REG0, SPI0_INTR_STATUS_REG0_DEFVAL);
set_reset_data( SPI0_INTRPT_EN_REG0, SPI0_INTRPT_EN_REG0_DEFVAL);
set_reset_data( SPI0_INTRPT_DIS_REG0, SPI0_INTRPT_DIS_REG0_DEFVAL);
set_reset_data( SPI0_INTRPT_MASK_REG0, SPI0_INTRPT_MASK_REG0_DEFVAL);
set_reset_data( SPI0_EN_REG0, SPI0_EN_REG0_DEFVAL);
set_reset_data( SPI0_DELAY_REG0, SPI0_DELAY_REG0_DEFVAL);
set_reset_data( SPI0_TX_DATA_REG0, SPI0_TX_DATA_REG0_DEFVAL);
set_reset_data( SPI0_RX_DATA_REG0, SPI0_RX_DATA_REG0_DEFVAL);
set_reset_data( SPI0_SLAVE_IDLE_COUNT_REG0, SPI0_SLAVE_IDLE_COUNT_REG0_DEFVAL);
set_reset_data( SPI0_TX_THRES_REG0, SPI0_TX_THRES_REG0_DEFVAL);
set_reset_data( SPI0_RX_THRES_REG0, SPI0_RX_THRES_REG0_DEFVAL);
set_reset_data( SPI0_MOD_ID_REG0, SPI0_MOD_ID_REG0_DEFVAL);
set_reset_data( SPI1_CONFIG_REG0, SPI1_CONFIG_REG0_DEFVAL);
set_reset_data( SPI1_INTR_STATUS_REG0, SPI1_INTR_STATUS_REG0_DEFVAL);
set_reset_data( SPI1_INTRPT_EN_REG0, SPI1_INTRPT_EN_REG0_DEFVAL);
set_reset_data( SPI1_INTRPT_DIS_REG0, SPI1_INTRPT_DIS_REG0_DEFVAL);
set_reset_data( SPI1_INTRPT_MASK_REG0, SPI1_INTRPT_MASK_REG0_DEFVAL);
set_reset_data( SPI1_EN_REG0, SPI1_EN_REG0_DEFVAL);
set_reset_data( SPI1_DELAY_REG0, SPI1_DELAY_REG0_DEFVAL);
set_reset_data( SPI1_TX_DATA_REG0, SPI1_TX_DATA_REG0_DEFVAL);
set_reset_data( SPI1_RX_DATA_REG0, SPI1_RX_DATA_REG0_DEFVAL);
set_reset_data( SPI1_SLAVE_IDLE_COUNT_REG0, SPI1_SLAVE_IDLE_COUNT_REG0_DEFVAL);
set_reset_data( SPI1_TX_THRES_REG0, SPI1_TX_THRES_REG0_DEFVAL);
set_reset_data( SPI1_RX_THRES_REG0, SPI1_RX_THRES_REG0_DEFVAL);
set_reset_data( SPI1_MOD_ID_REG0, SPI1_MOD_ID_REG0_DEFVAL);
set_reset_data( SWDT_MODE, SWDT_MODE_DEFVAL);
set_reset_data( SWDT_CONTROL, SWDT_CONTROL_DEFVAL);
set_reset_data( SWDT_RESTART, SWDT_RESTART_DEFVAL);
set_reset_data( SWDT_STATUS, SWDT_STATUS_DEFVAL);
set_reset_data( TTC0_CLOCK_CONTROL_1, TTC0_CLOCK_CONTROL_1_DEFVAL);
set_reset_data( TTC0_CLOCK_CONTROL_2, TTC0_CLOCK_CONTROL_2_DEFVAL);
set_reset_data( TTC0_CLOCK_CONTROL_3, TTC0_CLOCK_CONTROL_3_DEFVAL);
set_reset_data( TTC0_COUNTER_CONTROL_1, TTC0_COUNTER_CONTROL_1_DEFVAL);
set_reset_data( TTC0_COUNTER_CONTROL_2, TTC0_COUNTER_CONTROL_2_DEFVAL);
set_reset_data( TTC0_COUNTER_CONTROL_3, TTC0_COUNTER_CONTROL_3_DEFVAL);
set_reset_data( TTC0_COUNTER_VALUE_1, TTC0_COUNTER_VALUE_1_DEFVAL);
set_reset_data( TTC0_COUNTER_VALUE_2, TTC0_COUNTER_VALUE_2_DEFVAL);
set_reset_data( TTC0_COUNTER_VALUE_3, TTC0_COUNTER_VALUE_3_DEFVAL);
set_reset_data( TTC0_INTERVAL_COUNTER_1, TTC0_INTERVAL_COUNTER_1_DEFVAL);
set_reset_data( TTC0_INTERVAL_COUNTER_2, TTC0_INTERVAL_COUNTER_2_DEFVAL);
set_reset_data( TTC0_INTERVAL_COUNTER_3, TTC0_INTERVAL_COUNTER_3_DEFVAL);
set_reset_data( TTC0_MATCH_1_COUNTER_1, TTC0_MATCH_1_COUNTER_1_DEFVAL);
set_reset_data( TTC0_MATCH_1_COUNTER_2, TTC0_MATCH_1_COUNTER_2_DEFVAL);
set_reset_data( TTC0_MATCH_1_COUNTER_3, TTC0_MATCH_1_COUNTER_3_DEFVAL);
set_reset_data( TTC0_MATCH_2_COUNTER_1, TTC0_MATCH_2_COUNTER_1_DEFVAL);
set_reset_data( TTC0_MATCH_2_COUNTER_2, TTC0_MATCH_2_COUNTER_2_DEFVAL);
set_reset_data( TTC0_MATCH_2_COUNTER_3, TTC0_MATCH_2_COUNTER_3_DEFVAL);
set_reset_data( TTC0_MATCH_3_COUNTER_1, TTC0_MATCH_3_COUNTER_1_DEFVAL);
set_reset_data( TTC0_MATCH_3_COUNTER_2, TTC0_MATCH_3_COUNTER_2_DEFVAL);
set_reset_data( TTC0_MATCH_3_COUNTER_3, TTC0_MATCH_3_COUNTER_3_DEFVAL);
set_reset_data( TTC0_INTERRUPT_REGISTER_1, TTC0_INTERRUPT_REGISTER_1_DEFVAL);
set_reset_data( TTC0_INTERRUPT_REGISTER_2, TTC0_INTERRUPT_REGISTER_2_DEFVAL);
set_reset_data( TTC0_INTERRUPT_REGISTER_3, TTC0_INTERRUPT_REGISTER_3_DEFVAL);
set_reset_data( TTC0_INTERRUPT_ENABLE_1, TTC0_INTERRUPT_ENABLE_1_DEFVAL);
set_reset_data( TTC0_INTERRUPT_ENABLE_2, TTC0_INTERRUPT_ENABLE_2_DEFVAL);
set_reset_data( TTC0_INTERRUPT_ENABLE_3, TTC0_INTERRUPT_ENABLE_3_DEFVAL);
set_reset_data( TTC0_EVENT_CONTROL_TIMER_1, TTC0_EVENT_CONTROL_TIMER_1_DEFVAL);
set_reset_data( TTC0_EVENT_CONTROL_TIMER_2, TTC0_EVENT_CONTROL_TIMER_2_DEFVAL);
set_reset_data( TTC0_EVENT_CONTROL_TIMER_3, TTC0_EVENT_CONTROL_TIMER_3_DEFVAL);
set_reset_data( TTC0_EVENT_REGISTER_1, TTC0_EVENT_REGISTER_1_DEFVAL);
set_reset_data( TTC0_EVENT_REGISTER_2, TTC0_EVENT_REGISTER_2_DEFVAL);
set_reset_data( TTC0_EVENT_REGISTER_3, TTC0_EVENT_REGISTER_3_DEFVAL);
set_reset_data( TTC1_CLOCK_CONTROL_1, TTC1_CLOCK_CONTROL_1_DEFVAL);
set_reset_data( TTC1_CLOCK_CONTROL_2, TTC1_CLOCK_CONTROL_2_DEFVAL);
set_reset_data( TTC1_CLOCK_CONTROL_3, TTC1_CLOCK_CONTROL_3_DEFVAL);
set_reset_data( TTC1_COUNTER_CONTROL_1, TTC1_COUNTER_CONTROL_1_DEFVAL);
set_reset_data( TTC1_COUNTER_CONTROL_2, TTC1_COUNTER_CONTROL_2_DEFVAL);
set_reset_data( TTC1_COUNTER_CONTROL_3, TTC1_COUNTER_CONTROL_3_DEFVAL);
set_reset_data( TTC1_COUNTER_VALUE_1, TTC1_COUNTER_VALUE_1_DEFVAL);
set_reset_data( TTC1_COUNTER_VALUE_2, TTC1_COUNTER_VALUE_2_DEFVAL);
set_reset_data( TTC1_COUNTER_VALUE_3, TTC1_COUNTER_VALUE_3_DEFVAL);
set_reset_data( TTC1_INTERVAL_COUNTER_1, TTC1_INTERVAL_COUNTER_1_DEFVAL);
set_reset_data( TTC1_INTERVAL_COUNTER_2, TTC1_INTERVAL_COUNTER_2_DEFVAL);
set_reset_data( TTC1_INTERVAL_COUNTER_3, TTC1_INTERVAL_COUNTER_3_DEFVAL);
set_reset_data( TTC1_MATCH_1_COUNTER_1, TTC1_MATCH_1_COUNTER_1_DEFVAL);
set_reset_data( TTC1_MATCH_1_COUNTER_2, TTC1_MATCH_1_COUNTER_2_DEFVAL);
set_reset_data( TTC1_MATCH_1_COUNTER_3, TTC1_MATCH_1_COUNTER_3_DEFVAL);
set_reset_data( TTC1_MATCH_2_COUNTER_1, TTC1_MATCH_2_COUNTER_1_DEFVAL);
set_reset_data( TTC1_MATCH_2_COUNTER_2, TTC1_MATCH_2_COUNTER_2_DEFVAL);
set_reset_data( TTC1_MATCH_2_COUNTER_3, TTC1_MATCH_2_COUNTER_3_DEFVAL);
set_reset_data( TTC1_MATCH_3_COUNTER_1, TTC1_MATCH_3_COUNTER_1_DEFVAL);
set_reset_data( TTC1_MATCH_3_COUNTER_2, TTC1_MATCH_3_COUNTER_2_DEFVAL);
set_reset_data( TTC1_MATCH_3_COUNTER_3, TTC1_MATCH_3_COUNTER_3_DEFVAL);
set_reset_data( TTC1_INTERRUPT_REGISTER_1, TTC1_INTERRUPT_REGISTER_1_DEFVAL);
set_reset_data( TTC1_INTERRUPT_REGISTER_2, TTC1_INTERRUPT_REGISTER_2_DEFVAL);
set_reset_data( TTC1_INTERRUPT_REGISTER_3, TTC1_INTERRUPT_REGISTER_3_DEFVAL);
set_reset_data( TTC1_INTERRUPT_ENABLE_1, TTC1_INTERRUPT_ENABLE_1_DEFVAL);
set_reset_data( TTC1_INTERRUPT_ENABLE_2, TTC1_INTERRUPT_ENABLE_2_DEFVAL);
set_reset_data( TTC1_INTERRUPT_ENABLE_3, TTC1_INTERRUPT_ENABLE_3_DEFVAL);
set_reset_data( TTC1_EVENT_CONTROL_TIMER_1, TTC1_EVENT_CONTROL_TIMER_1_DEFVAL);
set_reset_data( TTC1_EVENT_CONTROL_TIMER_2, TTC1_EVENT_CONTROL_TIMER_2_DEFVAL);
set_reset_data( TTC1_EVENT_CONTROL_TIMER_3, TTC1_EVENT_CONTROL_TIMER_3_DEFVAL);
set_reset_data( TTC1_EVENT_REGISTER_1, TTC1_EVENT_REGISTER_1_DEFVAL);
set_reset_data( TTC1_EVENT_REGISTER_2, TTC1_EVENT_REGISTER_2_DEFVAL);
set_reset_data( TTC1_EVENT_REGISTER_3, TTC1_EVENT_REGISTER_3_DEFVAL);
set_reset_data( TTC2_CLOCK_CONTROL_1, TTC2_CLOCK_CONTROL_1_DEFVAL);
set_reset_data( TTC2_CLOCK_CONTROL_2, TTC2_CLOCK_CONTROL_2_DEFVAL);
set_reset_data( TTC2_CLOCK_CONTROL_3, TTC2_CLOCK_CONTROL_3_DEFVAL);
set_reset_data( TTC2_COUNTER_CONTROL_1, TTC2_COUNTER_CONTROL_1_DEFVAL);
set_reset_data( TTC2_COUNTER_CONTROL_2, TTC2_COUNTER_CONTROL_2_DEFVAL);
set_reset_data( TTC2_COUNTER_CONTROL_3, TTC2_COUNTER_CONTROL_3_DEFVAL);
set_reset_data( TTC2_COUNTER_VALUE_1, TTC2_COUNTER_VALUE_1_DEFVAL);
set_reset_data( TTC2_COUNTER_VALUE_2, TTC2_COUNTER_VALUE_2_DEFVAL);
set_reset_data( TTC2_COUNTER_VALUE_3, TTC2_COUNTER_VALUE_3_DEFVAL);
set_reset_data( TTC2_INTERVAL_COUNTER_1, TTC2_INTERVAL_COUNTER_1_DEFVAL);
set_reset_data( TTC2_INTERVAL_COUNTER_2, TTC2_INTERVAL_COUNTER_2_DEFVAL);
set_reset_data( TTC2_INTERVAL_COUNTER_3, TTC2_INTERVAL_COUNTER_3_DEFVAL);
set_reset_data( TTC2_MATCH_1_COUNTER_1, TTC2_MATCH_1_COUNTER_1_DEFVAL);
set_reset_data( TTC2_MATCH_1_COUNTER_2, TTC2_MATCH_1_COUNTER_2_DEFVAL);
set_reset_data( TTC2_MATCH_1_COUNTER_3, TTC2_MATCH_1_COUNTER_3_DEFVAL);
set_reset_data( TTC2_MATCH_2_COUNTER_1, TTC2_MATCH_2_COUNTER_1_DEFVAL);
set_reset_data( TTC2_MATCH_2_COUNTER_2, TTC2_MATCH_2_COUNTER_2_DEFVAL);
set_reset_data( TTC2_MATCH_2_COUNTER_3, TTC2_MATCH_2_COUNTER_3_DEFVAL);
set_reset_data( TTC2_MATCH_3_COUNTER_1, TTC2_MATCH_3_COUNTER_1_DEFVAL);
set_reset_data( TTC2_MATCH_3_COUNTER_2, TTC2_MATCH_3_COUNTER_2_DEFVAL);
set_reset_data( TTC2_MATCH_3_COUNTER_3, TTC2_MATCH_3_COUNTER_3_DEFVAL);
set_reset_data( TTC2_INTERRUPT_REGISTER_1, TTC2_INTERRUPT_REGISTER_1_DEFVAL);
set_reset_data( TTC2_INTERRUPT_REGISTER_2, TTC2_INTERRUPT_REGISTER_2_DEFVAL);
set_reset_data( TTC2_INTERRUPT_REGISTER_3, TTC2_INTERRUPT_REGISTER_3_DEFVAL);
set_reset_data( TTC2_INTERRUPT_ENABLE_1, TTC2_INTERRUPT_ENABLE_1_DEFVAL);
set_reset_data( TTC2_INTERRUPT_ENABLE_2, TTC2_INTERRUPT_ENABLE_2_DEFVAL);
set_reset_data( TTC2_INTERRUPT_ENABLE_3, TTC2_INTERRUPT_ENABLE_3_DEFVAL);
set_reset_data( TTC2_EVENT_CONTROL_TIMER_1, TTC2_EVENT_CONTROL_TIMER_1_DEFVAL);
set_reset_data( TTC2_EVENT_CONTROL_TIMER_2, TTC2_EVENT_CONTROL_TIMER_2_DEFVAL);
set_reset_data( TTC2_EVENT_CONTROL_TIMER_3, TTC2_EVENT_CONTROL_TIMER_3_DEFVAL);
set_reset_data( TTC2_EVENT_REGISTER_1, TTC2_EVENT_REGISTER_1_DEFVAL);
set_reset_data( TTC2_EVENT_REGISTER_2, TTC2_EVENT_REGISTER_2_DEFVAL);
set_reset_data( TTC2_EVENT_REGISTER_3, TTC2_EVENT_REGISTER_3_DEFVAL);
set_reset_data( TTC3_CLOCK_CONTROL_1, TTC3_CLOCK_CONTROL_1_DEFVAL);
set_reset_data( TTC3_CLOCK_CONTROL_2, TTC3_CLOCK_CONTROL_2_DEFVAL);
set_reset_data( TTC3_CLOCK_CONTROL_3, TTC3_CLOCK_CONTROL_3_DEFVAL);
set_reset_data( TTC3_COUNTER_CONTROL_1, TTC3_COUNTER_CONTROL_1_DEFVAL);
set_reset_data( TTC3_COUNTER_CONTROL_2, TTC3_COUNTER_CONTROL_2_DEFVAL);
set_reset_data( TTC3_COUNTER_CONTROL_3, TTC3_COUNTER_CONTROL_3_DEFVAL);
set_reset_data( TTC3_COUNTER_VALUE_1, TTC3_COUNTER_VALUE_1_DEFVAL);
set_reset_data( TTC3_COUNTER_VALUE_2, TTC3_COUNTER_VALUE_2_DEFVAL);
set_reset_data( TTC3_COUNTER_VALUE_3, TTC3_COUNTER_VALUE_3_DEFVAL);
set_reset_data( TTC3_INTERVAL_COUNTER_1, TTC3_INTERVAL_COUNTER_1_DEFVAL);
set_reset_data( TTC3_INTERVAL_COUNTER_2, TTC3_INTERVAL_COUNTER_2_DEFVAL);
set_reset_data( TTC3_INTERVAL_COUNTER_3, TTC3_INTERVAL_COUNTER_3_DEFVAL);
set_reset_data( TTC3_MATCH_1_COUNTER_1, TTC3_MATCH_1_COUNTER_1_DEFVAL);
set_reset_data( TTC3_MATCH_1_COUNTER_2, TTC3_MATCH_1_COUNTER_2_DEFVAL);
set_reset_data( TTC3_MATCH_1_COUNTER_3, TTC3_MATCH_1_COUNTER_3_DEFVAL);
set_reset_data( TTC3_MATCH_2_COUNTER_1, TTC3_MATCH_2_COUNTER_1_DEFVAL);
set_reset_data( TTC3_MATCH_2_COUNTER_2, TTC3_MATCH_2_COUNTER_2_DEFVAL);
set_reset_data( TTC3_MATCH_2_COUNTER_3, TTC3_MATCH_2_COUNTER_3_DEFVAL);
set_reset_data( TTC3_MATCH_3_COUNTER_1, TTC3_MATCH_3_COUNTER_1_DEFVAL);
set_reset_data( TTC3_MATCH_3_COUNTER_2, TTC3_MATCH_3_COUNTER_2_DEFVAL);
set_reset_data( TTC3_MATCH_3_COUNTER_3, TTC3_MATCH_3_COUNTER_3_DEFVAL);
set_reset_data( TTC3_INTERRUPT_REGISTER_1, TTC3_INTERRUPT_REGISTER_1_DEFVAL);
set_reset_data( TTC3_INTERRUPT_REGISTER_2, TTC3_INTERRUPT_REGISTER_2_DEFVAL);
set_reset_data( TTC3_INTERRUPT_REGISTER_3, TTC3_INTERRUPT_REGISTER_3_DEFVAL);
set_reset_data( TTC3_INTERRUPT_ENABLE_1, TTC3_INTERRUPT_ENABLE_1_DEFVAL);
set_reset_data( TTC3_INTERRUPT_ENABLE_2, TTC3_INTERRUPT_ENABLE_2_DEFVAL);
set_reset_data( TTC3_INTERRUPT_ENABLE_3, TTC3_INTERRUPT_ENABLE_3_DEFVAL);
set_reset_data( TTC3_EVENT_CONTROL_TIMER_1, TTC3_EVENT_CONTROL_TIMER_1_DEFVAL);
set_reset_data( TTC3_EVENT_CONTROL_TIMER_2, TTC3_EVENT_CONTROL_TIMER_2_DEFVAL);
set_reset_data( TTC3_EVENT_CONTROL_TIMER_3, TTC3_EVENT_CONTROL_TIMER_3_DEFVAL);
set_reset_data( TTC3_EVENT_REGISTER_1, TTC3_EVENT_REGISTER_1_DEFVAL);
set_reset_data( TTC3_EVENT_REGISTER_2, TTC3_EVENT_REGISTER_2_DEFVAL);
set_reset_data( TTC3_EVENT_REGISTER_3, TTC3_EVENT_REGISTER_3_DEFVAL);
set_reset_data( UART0_CONTROL_REG0, UART0_CONTROL_REG0_DEFVAL);
set_reset_data( UART0_MODE_REG0, UART0_MODE_REG0_DEFVAL);
set_reset_data( UART0_INTRPT_EN_REG0, UART0_INTRPT_EN_REG0_DEFVAL);
set_reset_data( UART0_INTRPT_DIS_REG0, UART0_INTRPT_DIS_REG0_DEFVAL);
set_reset_data( UART0_INTRPT_MASK_REG0, UART0_INTRPT_MASK_REG0_DEFVAL);
set_reset_data( UART0_CHNL_INT_STS_REG0, UART0_CHNL_INT_STS_REG0_DEFVAL);
set_reset_data( UART0_BAUD_RATE_GEN_REG0, UART0_BAUD_RATE_GEN_REG0_DEFVAL);
set_reset_data( UART0_RCVR_TIMEOUT_REG0, UART0_RCVR_TIMEOUT_REG0_DEFVAL);
set_reset_data( UART0_RCVR_FIFO_TRIGGER_LEVEL0, UART0_RCVR_FIFO_TRIGGER_LEVEL0_DEFVAL);
set_reset_data( UART0_MODEM_CTRL_REG0, UART0_MODEM_CTRL_REG0_DEFVAL);
set_reset_data( UART0_MODEM_STS_REG0, UART0_MODEM_STS_REG0_DEFVAL);
set_reset_data( UART0_CHANNEL_STS_REG0, UART0_CHANNEL_STS_REG0_DEFVAL);
set_reset_data( UART0_TX_RX_FIFO0, UART0_TX_RX_FIFO0_DEFVAL);
set_reset_data( UART0_BAUD_RATE_DIVIDER_REG0, UART0_BAUD_RATE_DIVIDER_REG0_DEFVAL);
set_reset_data( UART0_FLOW_DELAY_REG0, UART0_FLOW_DELAY_REG0_DEFVAL);
set_reset_data( UART0_IR_MIN_RCV_PULSE_WDTH0, UART0_IR_MIN_RCV_PULSE_WDTH0_DEFVAL);
set_reset_data( UART0_IR_TRANSMITTED_PULSE_WDTH0, UART0_IR_TRANSMITTED_PULSE_WDTH0_DEFVAL);
set_reset_data( UART0_TX_FIFO_TRIGGER_LEVEL0, UART0_TX_FIFO_TRIGGER_LEVEL0_DEFVAL);
set_reset_data( UART0_RX_FIFO_BYTE_STATUS, UART0_RX_FIFO_BYTE_STATUS_DEFVAL);
set_reset_data( UART1_CONTROL_REG0, UART1_CONTROL_REG0_DEFVAL);
set_reset_data( UART1_MODE_REG0, UART1_MODE_REG0_DEFVAL);
set_reset_data( UART1_INTRPT_EN_REG0, UART1_INTRPT_EN_REG0_DEFVAL);
set_reset_data( UART1_INTRPT_DIS_REG0, UART1_INTRPT_DIS_REG0_DEFVAL);
set_reset_data( UART1_INTRPT_MASK_REG0, UART1_INTRPT_MASK_REG0_DEFVAL);
set_reset_data( UART1_CHNL_INT_STS_REG0, UART1_CHNL_INT_STS_REG0_DEFVAL);
set_reset_data( UART1_BAUD_RATE_GEN_REG0, UART1_BAUD_RATE_GEN_REG0_DEFVAL);
set_reset_data( UART1_RCVR_TIMEOUT_REG0, UART1_RCVR_TIMEOUT_REG0_DEFVAL);
set_reset_data( UART1_RCVR_FIFO_TRIGGER_LEVEL0, UART1_RCVR_FIFO_TRIGGER_LEVEL0_DEFVAL);
set_reset_data( UART1_MODEM_CTRL_REG0, UART1_MODEM_CTRL_REG0_DEFVAL);
set_reset_data( UART1_MODEM_STS_REG0, UART1_MODEM_STS_REG0_DEFVAL);
set_reset_data( UART1_CHANNEL_STS_REG0, UART1_CHANNEL_STS_REG0_DEFVAL);
set_reset_data( UART1_TX_RX_FIFO0, UART1_TX_RX_FIFO0_DEFVAL);
set_reset_data( UART1_BAUD_RATE_DIVIDER_REG0, UART1_BAUD_RATE_DIVIDER_REG0_DEFVAL);
set_reset_data( UART1_FLOW_DELAY_REG0, UART1_FLOW_DELAY_REG0_DEFVAL);
set_reset_data( UART1_IR_MIN_RCV_PULSE_WDTH0, UART1_IR_MIN_RCV_PULSE_WDTH0_DEFVAL);
set_reset_data( UART1_IR_TRANSMITTED_PULSE_WDTH0, UART1_IR_TRANSMITTED_PULSE_WDTH0_DEFVAL);
set_reset_data( UART1_TX_FIFO_TRIGGER_LEVEL0, UART1_TX_FIFO_TRIGGER_LEVEL0_DEFVAL);
set_reset_data( UART1_RX_FIFO_BYTE_STATUS, UART1_RX_FIFO_BYTE_STATUS_DEFVAL);
set_reset_data( USB3_0_CUR_PWR_ST, USB3_0_CUR_PWR_ST_DEFVAL);
set_reset_data( USB3_0_CONNECT_ST, USB3_0_CONNECT_ST_DEFVAL);
set_reset_data( USB3_0_LOGIC_ANLZ_TR, USB3_0_LOGIC_ANLZ_TR_DEFVAL);
set_reset_data( USB3_0_LOGIC_ANLZ_TR_EXT, USB3_0_LOGIC_ANLZ_TR_EXT_DEFVAL);
set_reset_data( USB3_0_DBG_U2PMU, USB3_0_DBG_U2PMU_DEFVAL);
set_reset_data( USB3_0_DBG_U2PMU_EXT1, USB3_0_DBG_U2PMU_EXT1_DEFVAL);
set_reset_data( USB3_0_DBG_U2PMU_EXT2, USB3_0_DBG_U2PMU_EXT2_DEFVAL);
set_reset_data( USB3_0_DBG_U3PMU, USB3_0_DBG_U3PMU_DEFVAL);
set_reset_data( USB3_0_DBG_U3PMU_EXT, USB3_0_DBG_U3PMU_EXT_DEFVAL);
set_reset_data( USB3_0_DBG_SNPS, USB3_0_DBG_SNPS_DEFVAL);
set_reset_data( USB3_0_DBG_SNPS_EXT, USB3_0_DBG_SNPS_EXT_DEFVAL);
set_reset_data( USB3_0_GPIO_OUT, USB3_0_GPIO_OUT_DEFVAL);
set_reset_data( USB3_0_BUS_FILTER, USB3_0_BUS_FILTER_DEFVAL);
set_reset_data( USB3_0_PME_EN, USB3_0_PME_EN_DEFVAL);
set_reset_data( USB3_0_PORT, USB3_0_PORT_DEFVAL);
set_reset_data( USB3_0_PMU_USB, USB3_0_PMU_USB_DEFVAL);
set_reset_data( USB3_0_JITTER_ADJUST, USB3_0_JITTER_ADJUST_DEFVAL);
set_reset_data( USB3_0_GPIO_IN, USB3_0_GPIO_IN_DEFVAL);
set_reset_data( USB3_0_PWR_CONFIG_USB3, USB3_0_PWR_CONFIG_USB3_DEFVAL);
set_reset_data( USB3_0_PWR_CONFIG_USB2, USB3_0_PWR_CONFIG_USB2_DEFVAL);
set_reset_data( USB3_0_HOST, USB3_0_HOST_DEFVAL);
set_reset_data( USB3_0_EMA, USB3_0_EMA_DEFVAL);
set_reset_data( USB3_0_BIGENDIAN, USB3_0_BIGENDIAN_DEFVAL);
set_reset_data( USB3_0_COHERENCY, USB3_0_COHERENCY_DEFVAL);
set_reset_data( USB3_0_REG_CTRL, USB3_0_REG_CTRL_DEFVAL);
set_reset_data( USB3_0_IR_STATUS, USB3_0_IR_STATUS_DEFVAL);
set_reset_data( USB3_0_IR_ENABLE, USB3_0_IR_ENABLE_DEFVAL);
set_reset_data( USB3_0_IR_DISABLE, USB3_0_IR_DISABLE_DEFVAL);
set_reset_data( USB3_0_USB3, USB3_0_USB3_DEFVAL);
set_reset_data( USB3_0_FPD_PIPE_CLK, USB3_0_FPD_PIPE_CLK_DEFVAL);
set_reset_data( USB3_0_FPD_POWER_PRSNT, USB3_0_FPD_POWER_PRSNT_DEFVAL);
set_reset_data( USB3_0_XHCI_CAPLENGTH, USB3_0_XHCI_CAPLENGTH_DEFVAL);
set_reset_data( USB3_0_XHCI_HCSPARAMS1, USB3_0_XHCI_HCSPARAMS1_DEFVAL);
set_reset_data( USB3_0_XHCI_HCSPARAMS2, USB3_0_XHCI_HCSPARAMS2_DEFVAL);
set_reset_data( USB3_0_XHCI_HCSPARAMS3, USB3_0_XHCI_HCSPARAMS3_DEFVAL);
set_reset_data( USB3_0_XHCI_HCCPARAMS1, USB3_0_XHCI_HCCPARAMS1_DEFVAL);
set_reset_data( USB3_0_XHCI_DBOFF, USB3_0_XHCI_DBOFF_DEFVAL);
set_reset_data( USB3_0_XHCI_RTSOFF, USB3_0_XHCI_RTSOFF_DEFVAL);
set_reset_data( USB3_0_XHCI_HCCPARAMS2, USB3_0_XHCI_HCCPARAMS2_DEFVAL);
set_reset_data( USB3_0_XHCI_USBCMD, USB3_0_XHCI_USBCMD_DEFVAL);
set_reset_data( USB3_0_XHCI_USBSTS, USB3_0_XHCI_USBSTS_DEFVAL);
set_reset_data( USB3_0_XHCI_PAGESIZE, USB3_0_XHCI_PAGESIZE_DEFVAL);
set_reset_data( USB3_0_XHCI_DNCTRL, USB3_0_XHCI_DNCTRL_DEFVAL);
set_reset_data( USB3_0_XHCI_CRCR_LO, USB3_0_XHCI_CRCR_LO_DEFVAL);
set_reset_data( USB3_0_XHCI_CRCR_HI, USB3_0_XHCI_CRCR_HI_DEFVAL);
set_reset_data( USB3_0_XHCI_DCBAAP_LO, USB3_0_XHCI_DCBAAP_LO_DEFVAL);
set_reset_data( USB3_0_XHCI_DCBAAP_HI, USB3_0_XHCI_DCBAAP_HI_DEFVAL);
set_reset_data( USB3_0_XHCI_CONFIG, USB3_0_XHCI_CONFIG_DEFVAL);
set_reset_data( USB3_0_XHCI_PORTSC_20, USB3_0_XHCI_PORTSC_20_DEFVAL);
set_reset_data( USB3_0_XHCI_PORTPMSC_20, USB3_0_XHCI_PORTPMSC_20_DEFVAL);
set_reset_data( USB3_0_XHCI_PORTLI_20, USB3_0_XHCI_PORTLI_20_DEFVAL);
set_reset_data( USB3_0_XHCI_PORTHLPMC_20, USB3_0_XHCI_PORTHLPMC_20_DEFVAL);
set_reset_data( USB3_0_XHCI_PORTSC_30, USB3_0_XHCI_PORTSC_30_DEFVAL);
set_reset_data( USB3_0_XHCI_PORTPMSC_30, USB3_0_XHCI_PORTPMSC_30_DEFVAL);
set_reset_data( USB3_0_XHCI_PORTLI_30, USB3_0_XHCI_PORTLI_30_DEFVAL);
set_reset_data( USB3_0_XHCI_PORTHLPMC_30, USB3_0_XHCI_PORTHLPMC_30_DEFVAL);
set_reset_data( USB3_0_XHCI_MFINDEX, USB3_0_XHCI_MFINDEX_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVDZ, USB3_0_XHCI_RSVDZ_DEFVAL);
set_reset_data( USB3_0_XHCI_IMAN_0, USB3_0_XHCI_IMAN_0_DEFVAL);
set_reset_data( USB3_0_XHCI_IMOD_0, USB3_0_XHCI_IMOD_0_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTSZ_0, USB3_0_XHCI_ERSTSZ_0_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVDP_0, USB3_0_XHCI_RSVDP_0_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTBA_LO_0, USB3_0_XHCI_ERSTBA_LO_0_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTBA_HI_0, USB3_0_XHCI_ERSTBA_HI_0_DEFVAL);
set_reset_data( USB3_0_XHCI_ERDP_LO_0, USB3_0_XHCI_ERDP_LO_0_DEFVAL);
set_reset_data( USB3_0_XHCI_ERDP_HI_0, USB3_0_XHCI_ERDP_HI_0_DEFVAL);
set_reset_data( USB3_0_XHCI_IMAN_1, USB3_0_XHCI_IMAN_1_DEFVAL);
set_reset_data( USB3_0_XHCI_IMOD_1, USB3_0_XHCI_IMOD_1_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTSZ_1, USB3_0_XHCI_ERSTSZ_1_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVDP_1, USB3_0_XHCI_RSVDP_1_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTBA_LO_1, USB3_0_XHCI_ERSTBA_LO_1_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTBA_HI_1, USB3_0_XHCI_ERSTBA_HI_1_DEFVAL);
set_reset_data( USB3_0_XHCI_ERDP_LO_1, USB3_0_XHCI_ERDP_LO_1_DEFVAL);
set_reset_data( USB3_0_XHCI_ERDP_HI_1, USB3_0_XHCI_ERDP_HI_1_DEFVAL);
set_reset_data( USB3_0_XHCI_IMAN_2, USB3_0_XHCI_IMAN_2_DEFVAL);
set_reset_data( USB3_0_XHCI_IMOD_2, USB3_0_XHCI_IMOD_2_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTSZ_2, USB3_0_XHCI_ERSTSZ_2_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVDP_2, USB3_0_XHCI_RSVDP_2_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTBA_LO_2, USB3_0_XHCI_ERSTBA_LO_2_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTBA_HI_2, USB3_0_XHCI_ERSTBA_HI_2_DEFVAL);
set_reset_data( USB3_0_XHCI_ERDP_LO_2, USB3_0_XHCI_ERDP_LO_2_DEFVAL);
set_reset_data( USB3_0_XHCI_ERDP_HI_2, USB3_0_XHCI_ERDP_HI_2_DEFVAL);
set_reset_data( USB3_0_XHCI_IMAN_3, USB3_0_XHCI_IMAN_3_DEFVAL);
set_reset_data( USB3_0_XHCI_IMOD_3, USB3_0_XHCI_IMOD_3_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTSZ_3, USB3_0_XHCI_ERSTSZ_3_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVDP_3, USB3_0_XHCI_RSVDP_3_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTBA_LO_3, USB3_0_XHCI_ERSTBA_LO_3_DEFVAL);
set_reset_data( USB3_0_XHCI_ERSTBA_HI_3, USB3_0_XHCI_ERSTBA_HI_3_DEFVAL);
set_reset_data( USB3_0_XHCI_ERDP_LO_3, USB3_0_XHCI_ERDP_LO_3_DEFVAL);
set_reset_data( USB3_0_XHCI_ERDP_HI_3, USB3_0_XHCI_ERDP_HI_3_DEFVAL);
set_reset_data( USB3_0_XHCI_DB0, USB3_0_XHCI_DB0_DEFVAL);
set_reset_data( USB3_0_XHCI_DB1, USB3_0_XHCI_DB1_DEFVAL);
set_reset_data( USB3_0_XHCI_DB2, USB3_0_XHCI_DB2_DEFVAL);
set_reset_data( USB3_0_XHCI_DB3, USB3_0_XHCI_DB3_DEFVAL);
set_reset_data( USB3_0_XHCI_DB4, USB3_0_XHCI_DB4_DEFVAL);
set_reset_data( USB3_0_XHCI_DB5, USB3_0_XHCI_DB5_DEFVAL);
set_reset_data( USB3_0_XHCI_DB6, USB3_0_XHCI_DB6_DEFVAL);
set_reset_data( USB3_0_XHCI_DB7, USB3_0_XHCI_DB7_DEFVAL);
set_reset_data( USB3_0_XHCI_DB8, USB3_0_XHCI_DB8_DEFVAL);
set_reset_data( USB3_0_XHCI_DB9, USB3_0_XHCI_DB9_DEFVAL);
set_reset_data( USB3_0_XHCI_DB10, USB3_0_XHCI_DB10_DEFVAL);
set_reset_data( USB3_0_XHCI_DB11, USB3_0_XHCI_DB11_DEFVAL);
set_reset_data( USB3_0_XHCI_DB12, USB3_0_XHCI_DB12_DEFVAL);
set_reset_data( USB3_0_XHCI_DB13, USB3_0_XHCI_DB13_DEFVAL);
set_reset_data( USB3_0_XHCI_DB14, USB3_0_XHCI_DB14_DEFVAL);
set_reset_data( USB3_0_XHCI_DB15, USB3_0_XHCI_DB15_DEFVAL);
set_reset_data( USB3_0_XHCI_DB16, USB3_0_XHCI_DB16_DEFVAL);
set_reset_data( USB3_0_XHCI_DB17, USB3_0_XHCI_DB17_DEFVAL);
set_reset_data( USB3_0_XHCI_DB18, USB3_0_XHCI_DB18_DEFVAL);
set_reset_data( USB3_0_XHCI_DB19, USB3_0_XHCI_DB19_DEFVAL);
set_reset_data( USB3_0_XHCI_DB20, USB3_0_XHCI_DB20_DEFVAL);
set_reset_data( USB3_0_XHCI_DB21, USB3_0_XHCI_DB21_DEFVAL);
set_reset_data( USB3_0_XHCI_DB22, USB3_0_XHCI_DB22_DEFVAL);
set_reset_data( USB3_0_XHCI_DB23, USB3_0_XHCI_DB23_DEFVAL);
set_reset_data( USB3_0_XHCI_DB24, USB3_0_XHCI_DB24_DEFVAL);
set_reset_data( USB3_0_XHCI_DB25, USB3_0_XHCI_DB25_DEFVAL);
set_reset_data( USB3_0_XHCI_DB26, USB3_0_XHCI_DB26_DEFVAL);
set_reset_data( USB3_0_XHCI_DB27, USB3_0_XHCI_DB27_DEFVAL);
set_reset_data( USB3_0_XHCI_DB28, USB3_0_XHCI_DB28_DEFVAL);
set_reset_data( USB3_0_XHCI_DB29, USB3_0_XHCI_DB29_DEFVAL);
set_reset_data( USB3_0_XHCI_DB30, USB3_0_XHCI_DB30_DEFVAL);
set_reset_data( USB3_0_XHCI_DB31, USB3_0_XHCI_DB31_DEFVAL);
set_reset_data( USB3_0_XHCI_DB32, USB3_0_XHCI_DB32_DEFVAL);
set_reset_data( USB3_0_XHCI_DB33, USB3_0_XHCI_DB33_DEFVAL);
set_reset_data( USB3_0_XHCI_DB34, USB3_0_XHCI_DB34_DEFVAL);
set_reset_data( USB3_0_XHCI_DB35, USB3_0_XHCI_DB35_DEFVAL);
set_reset_data( USB3_0_XHCI_DB36, USB3_0_XHCI_DB36_DEFVAL);
set_reset_data( USB3_0_XHCI_DB37, USB3_0_XHCI_DB37_DEFVAL);
set_reset_data( USB3_0_XHCI_DB38, USB3_0_XHCI_DB38_DEFVAL);
set_reset_data( USB3_0_XHCI_DB39, USB3_0_XHCI_DB39_DEFVAL);
set_reset_data( USB3_0_XHCI_DB40, USB3_0_XHCI_DB40_DEFVAL);
set_reset_data( USB3_0_XHCI_DB41, USB3_0_XHCI_DB41_DEFVAL);
set_reset_data( USB3_0_XHCI_DB42, USB3_0_XHCI_DB42_DEFVAL);
set_reset_data( USB3_0_XHCI_DB43, USB3_0_XHCI_DB43_DEFVAL);
set_reset_data( USB3_0_XHCI_DB44, USB3_0_XHCI_DB44_DEFVAL);
set_reset_data( USB3_0_XHCI_DB45, USB3_0_XHCI_DB45_DEFVAL);
set_reset_data( USB3_0_XHCI_DB46, USB3_0_XHCI_DB46_DEFVAL);
set_reset_data( USB3_0_XHCI_DB47, USB3_0_XHCI_DB47_DEFVAL);
set_reset_data( USB3_0_XHCI_DB48, USB3_0_XHCI_DB48_DEFVAL);
set_reset_data( USB3_0_XHCI_DB49, USB3_0_XHCI_DB49_DEFVAL);
set_reset_data( USB3_0_XHCI_DB50, USB3_0_XHCI_DB50_DEFVAL);
set_reset_data( USB3_0_XHCI_DB51, USB3_0_XHCI_DB51_DEFVAL);
set_reset_data( USB3_0_XHCI_DB52, USB3_0_XHCI_DB52_DEFVAL);
set_reset_data( USB3_0_XHCI_DB53, USB3_0_XHCI_DB53_DEFVAL);
set_reset_data( USB3_0_XHCI_DB54, USB3_0_XHCI_DB54_DEFVAL);
set_reset_data( USB3_0_XHCI_DB55, USB3_0_XHCI_DB55_DEFVAL);
set_reset_data( USB3_0_XHCI_DB56, USB3_0_XHCI_DB56_DEFVAL);
set_reset_data( USB3_0_XHCI_DB57, USB3_0_XHCI_DB57_DEFVAL);
set_reset_data( USB3_0_XHCI_DB58, USB3_0_XHCI_DB58_DEFVAL);
set_reset_data( USB3_0_XHCI_DB59, USB3_0_XHCI_DB59_DEFVAL);
set_reset_data( USB3_0_XHCI_DB60, USB3_0_XHCI_DB60_DEFVAL);
set_reset_data( USB3_0_XHCI_DB61, USB3_0_XHCI_DB61_DEFVAL);
set_reset_data( USB3_0_XHCI_DB62, USB3_0_XHCI_DB62_DEFVAL);
set_reset_data( USB3_0_XHCI_DB63, USB3_0_XHCI_DB63_DEFVAL);
set_reset_data( USB3_0_XHCI_USBLEGSUP, USB3_0_XHCI_USBLEGSUP_DEFVAL);
set_reset_data( USB3_0_XHCI_USBLEGCTLSTS, USB3_0_XHCI_USBLEGCTLSTS_DEFVAL);
set_reset_data( USB3_0_XHCI_SUPTPRT2_DW0, USB3_0_XHCI_SUPTPRT2_DW0_DEFVAL);
set_reset_data( USB3_0_XHCI_SUPTPRT2_DW1, USB3_0_XHCI_SUPTPRT2_DW1_DEFVAL);
set_reset_data( USB3_0_XHCI_SUPTPRT2_DW2, USB3_0_XHCI_SUPTPRT2_DW2_DEFVAL);
set_reset_data( USB3_0_XHCI_SUPTPRT2_DW3, USB3_0_XHCI_SUPTPRT2_DW3_DEFVAL);
set_reset_data( USB3_0_XHCI_SUPTPRT3_DW0, USB3_0_XHCI_SUPTPRT3_DW0_DEFVAL);
set_reset_data( USB3_0_XHCI_SUPTPRT3_DW1, USB3_0_XHCI_SUPTPRT3_DW1_DEFVAL);
set_reset_data( USB3_0_XHCI_SUPTPRT3_DW2, USB3_0_XHCI_SUPTPRT3_DW2_DEFVAL);
set_reset_data( USB3_0_XHCI_SUPTPRT3_DW3, USB3_0_XHCI_SUPTPRT3_DW3_DEFVAL);
set_reset_data( USB3_0_XHCI_DCID, USB3_0_XHCI_DCID_DEFVAL);
set_reset_data( USB3_0_XHCI_DCDB, USB3_0_XHCI_DCDB_DEFVAL);
set_reset_data( USB3_0_XHCI_DCERSTSZ, USB3_0_XHCI_DCERSTSZ_DEFVAL);
set_reset_data( USB3_0_XHCI_DCERSTBA_LO, USB3_0_XHCI_DCERSTBA_LO_DEFVAL);
set_reset_data( USB3_0_XHCI_DCERSTBA_HI, USB3_0_XHCI_DCERSTBA_HI_DEFVAL);
set_reset_data( USB3_0_XHCI_DCERDP_LO, USB3_0_XHCI_DCERDP_LO_DEFVAL);
set_reset_data( USB3_0_XHCI_DCERDP_HI, USB3_0_XHCI_DCERDP_HI_DEFVAL);
set_reset_data( USB3_0_XHCI_DCCTRL, USB3_0_XHCI_DCCTRL_DEFVAL);
set_reset_data( USB3_0_XHCI_DCST, USB3_0_XHCI_DCST_DEFVAL);
set_reset_data( USB3_0_XHCI_DCPORTSC, USB3_0_XHCI_DCPORTSC_DEFVAL);
set_reset_data( USB3_0_XHCI_DCCP_LO, USB3_0_XHCI_DCCP_LO_DEFVAL);
set_reset_data( USB3_0_XHCI_DCCP_HI, USB3_0_XHCI_DCCP_HI_DEFVAL);
set_reset_data( USB3_0_XHCI_DCDDI1, USB3_0_XHCI_DCDDI1_DEFVAL);
set_reset_data( USB3_0_XHCI_DCDDI2, USB3_0_XHCI_DCDDI2_DEFVAL);
set_reset_data( USB3_0_XHCI_GSBUSCFG0, USB3_0_XHCI_GSBUSCFG0_DEFVAL);
set_reset_data( USB3_0_XHCI_GSBUSCFG1, USB3_0_XHCI_GSBUSCFG1_DEFVAL);
set_reset_data( USB3_0_XHCI_GTXTHRCFG, USB3_0_XHCI_GTXTHRCFG_DEFVAL);
set_reset_data( USB3_0_XHCI_GRXTHRCFG, USB3_0_XHCI_GRXTHRCFG_DEFVAL);
set_reset_data( USB3_0_XHCI_GCTL, USB3_0_XHCI_GCTL_DEFVAL);
set_reset_data( USB3_0_XHCI_GPMSTS, USB3_0_XHCI_GPMSTS_DEFVAL);
set_reset_data( USB3_0_XHCI_GSTS, USB3_0_XHCI_GSTS_DEFVAL);
set_reset_data( USB3_0_XHCI_GUCTL1, USB3_0_XHCI_GUCTL1_DEFVAL);
set_reset_data( USB3_0_XHCI_GSNPSID, USB3_0_XHCI_GSNPSID_DEFVAL);
set_reset_data( USB3_0_XHCI_GGPIO, USB3_0_XHCI_GGPIO_DEFVAL);
set_reset_data( USB3_0_XHCI_GUID, USB3_0_XHCI_GUID_DEFVAL);
set_reset_data( USB3_0_XHCI_GUCTL, USB3_0_XHCI_GUCTL_DEFVAL);
set_reset_data( USB3_0_XHCI_GBUSERRADDRLO, USB3_0_XHCI_GBUSERRADDRLO_DEFVAL);
set_reset_data( USB3_0_XHCI_GBUSERRADDRHI, USB3_0_XHCI_GBUSERRADDRHI_DEFVAL);
set_reset_data( USB3_0_XHCI_GPRTBIMAPLO, USB3_0_XHCI_GPRTBIMAPLO_DEFVAL);
set_reset_data( USB3_0_XHCI_GPRTBIMAPHI, USB3_0_XHCI_GPRTBIMAPHI_DEFVAL);
set_reset_data( USB3_0_XHCI_GHWPARAMS0, USB3_0_XHCI_GHWPARAMS0_DEFVAL);
set_reset_data( USB3_0_XHCI_GHWPARAMS1, USB3_0_XHCI_GHWPARAMS1_DEFVAL);
set_reset_data( USB3_0_XHCI_GHWPARAMS2, USB3_0_XHCI_GHWPARAMS2_DEFVAL);
set_reset_data( USB3_0_XHCI_GHWPARAMS3, USB3_0_XHCI_GHWPARAMS3_DEFVAL);
set_reset_data( USB3_0_XHCI_GHWPARAMS4, USB3_0_XHCI_GHWPARAMS4_DEFVAL);
set_reset_data( USB3_0_XHCI_GHWPARAMS5, USB3_0_XHCI_GHWPARAMS5_DEFVAL);
set_reset_data( USB3_0_XHCI_GHWPARAMS6, USB3_0_XHCI_GHWPARAMS6_DEFVAL);
set_reset_data( USB3_0_XHCI_GHWPARAMS7, USB3_0_XHCI_GHWPARAMS7_DEFVAL);
set_reset_data( USB3_0_XHCI_GDBGFIFOSPACE, USB3_0_XHCI_GDBGFIFOSPACE_DEFVAL);
set_reset_data( USB3_0_XHCI_GDBGLTSSM, USB3_0_XHCI_GDBGLTSSM_DEFVAL);
set_reset_data( USB3_0_XHCI_GDBGLNMCC, USB3_0_XHCI_GDBGLNMCC_DEFVAL);
set_reset_data( USB3_0_XHCI_GDBGBMU, USB3_0_XHCI_GDBGBMU_DEFVAL);
set_reset_data( USB3_0_XHCI_GDBGLSPMUX_HST, USB3_0_XHCI_GDBGLSPMUX_HST_DEFVAL);
set_reset_data( USB3_0_XHCI_GDBGLSP, USB3_0_XHCI_GDBGLSP_DEFVAL);
set_reset_data( USB3_0_XHCI_GDBGEPINFO0, USB3_0_XHCI_GDBGEPINFO0_DEFVAL);
set_reset_data( USB3_0_XHCI_GDBGEPINFO1, USB3_0_XHCI_GDBGEPINFO1_DEFVAL);
set_reset_data( USB3_0_XHCI_GPRTBIMAP_HSLO, USB3_0_XHCI_GPRTBIMAP_HSLO_DEFVAL);
set_reset_data( USB3_0_XHCI_GPRTBIMAP_HSHI, USB3_0_XHCI_GPRTBIMAP_HSHI_DEFVAL);
set_reset_data( USB3_0_XHCI_GPRTBIMAP_FSLO, USB3_0_XHCI_GPRTBIMAP_FSLO_DEFVAL);
set_reset_data( USB3_0_XHCI_GPRTBIMAP_FSHI, USB3_0_XHCI_GPRTBIMAP_FSHI_DEFVAL);
set_reset_data( USB3_0_XHCI_RESERVED_94, USB3_0_XHCI_RESERVED_94_DEFVAL);
set_reset_data( USB3_0_XHCI_RESERVED_98, USB3_0_XHCI_RESERVED_98_DEFVAL);
set_reset_data( USB3_0_XHCI_GUSB2PHYCFG, USB3_0_XHCI_GUSB2PHYCFG_DEFVAL);
set_reset_data( USB3_0_XHCI_GUSB2I2CCTL, USB3_0_XHCI_GUSB2I2CCTL_DEFVAL);
set_reset_data( USB3_0_XHCI_GUSB2PHYACC_ULPI, USB3_0_XHCI_GUSB2PHYACC_ULPI_DEFVAL);
set_reset_data( USB3_0_XHCI_GUSB3PIPECTL, USB3_0_XHCI_GUSB3PIPECTL_DEFVAL);
set_reset_data( USB3_0_XHCI_GTXFIFOSIZ0, USB3_0_XHCI_GTXFIFOSIZ0_DEFVAL);
set_reset_data( USB3_0_XHCI_GTXFIFOSIZ1, USB3_0_XHCI_GTXFIFOSIZ1_DEFVAL);
set_reset_data( USB3_0_XHCI_GTXFIFOSIZ2, USB3_0_XHCI_GTXFIFOSIZ2_DEFVAL);
set_reset_data( USB3_0_XHCI_GTXFIFOSIZ3, USB3_0_XHCI_GTXFIFOSIZ3_DEFVAL);
set_reset_data( USB3_0_XHCI_GTXFIFOSIZ4, USB3_0_XHCI_GTXFIFOSIZ4_DEFVAL);
set_reset_data( USB3_0_XHCI_GTXFIFOSIZ5, USB3_0_XHCI_GTXFIFOSIZ5_DEFVAL);
set_reset_data( USB3_0_XHCI_GRXFIFOSIZ0, USB3_0_XHCI_GRXFIFOSIZ0_DEFVAL);
set_reset_data( USB3_0_XHCI_GRXFIFOSIZ1, USB3_0_XHCI_GRXFIFOSIZ1_DEFVAL);
set_reset_data( USB3_0_XHCI_GRXFIFOSIZ2, USB3_0_XHCI_GRXFIFOSIZ2_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTADRLO_0, USB3_0_XHCI_GEVNTADRLO_0_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTADRHI_0, USB3_0_XHCI_GEVNTADRHI_0_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTSIZ_0, USB3_0_XHCI_GEVNTSIZ_0_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTCOUNT_0, USB3_0_XHCI_GEVNTCOUNT_0_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTADRLO_1, USB3_0_XHCI_GEVNTADRLO_1_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTADRHI_1, USB3_0_XHCI_GEVNTADRHI_1_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTSIZ_1, USB3_0_XHCI_GEVNTSIZ_1_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTCOUNT_1, USB3_0_XHCI_GEVNTCOUNT_1_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTADRLO_2, USB3_0_XHCI_GEVNTADRLO_2_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTADRHI_2, USB3_0_XHCI_GEVNTADRHI_2_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTSIZ_2, USB3_0_XHCI_GEVNTSIZ_2_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTCOUNT_2, USB3_0_XHCI_GEVNTCOUNT_2_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTADRLO_3, USB3_0_XHCI_GEVNTADRLO_3_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTADRHI_3, USB3_0_XHCI_GEVNTADRHI_3_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTSIZ_3, USB3_0_XHCI_GEVNTSIZ_3_DEFVAL);
set_reset_data( USB3_0_XHCI_GEVNTCOUNT_3, USB3_0_XHCI_GEVNTCOUNT_3_DEFVAL);
set_reset_data( USB3_0_XHCI_GHWPARAMS8, USB3_0_XHCI_GHWPARAMS8_DEFVAL);
set_reset_data( USB3_0_XHCI_GTXFIFOPRIDEV, USB3_0_XHCI_GTXFIFOPRIDEV_DEFVAL);
set_reset_data( USB3_0_XHCI_GTXFIFOPRIHST, USB3_0_XHCI_GTXFIFOPRIHST_DEFVAL);
set_reset_data( USB3_0_XHCI_GRXFIFOPRIHST, USB3_0_XHCI_GRXFIFOPRIHST_DEFVAL);
set_reset_data( USB3_0_XHCI_GFIFOPRIDBC, USB3_0_XHCI_GFIFOPRIDBC_DEFVAL);
set_reset_data( USB3_0_XHCI_GDMAHLRATIO, USB3_0_XHCI_GDMAHLRATIO_DEFVAL);
set_reset_data( USB3_0_XHCI_GFLADJ, USB3_0_XHCI_GFLADJ_DEFVAL);
set_reset_data( USB3_0_XHCI_DCFG, USB3_0_XHCI_DCFG_DEFVAL);
set_reset_data( USB3_0_XHCI_DCTL, USB3_0_XHCI_DCTL_DEFVAL);
set_reset_data( USB3_0_XHCI_DEVTEN, USB3_0_XHCI_DEVTEN_DEFVAL);
set_reset_data( USB3_0_XHCI_DSTS, USB3_0_XHCI_DSTS_DEFVAL);
set_reset_data( USB3_0_XHCI_DGCMDPAR, USB3_0_XHCI_DGCMDPAR_DEFVAL);
set_reset_data( USB3_0_XHCI_DGCMD, USB3_0_XHCI_DGCMD_DEFVAL);
set_reset_data( USB3_0_XHCI_DALEPENA, USB3_0_XHCI_DALEPENA_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD0, USB3_0_XHCI_RSVD0_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD1, USB3_0_XHCI_RSVD1_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD2, USB3_0_XHCI_RSVD2_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD3, USB3_0_XHCI_RSVD3_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD4, USB3_0_XHCI_RSVD4_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD5, USB3_0_XHCI_RSVD5_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD6, USB3_0_XHCI_RSVD6_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD7, USB3_0_XHCI_RSVD7_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD8, USB3_0_XHCI_RSVD8_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD9, USB3_0_XHCI_RSVD9_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD10, USB3_0_XHCI_RSVD10_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD11, USB3_0_XHCI_RSVD11_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD12, USB3_0_XHCI_RSVD12_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD13, USB3_0_XHCI_RSVD13_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD14, USB3_0_XHCI_RSVD14_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD15, USB3_0_XHCI_RSVD15_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD16, USB3_0_XHCI_RSVD16_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD17, USB3_0_XHCI_RSVD17_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD18, USB3_0_XHCI_RSVD18_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD19, USB3_0_XHCI_RSVD19_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD20, USB3_0_XHCI_RSVD20_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD21, USB3_0_XHCI_RSVD21_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD22, USB3_0_XHCI_RSVD22_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD23, USB3_0_XHCI_RSVD23_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD24, USB3_0_XHCI_RSVD24_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD25, USB3_0_XHCI_RSVD25_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD26, USB3_0_XHCI_RSVD26_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD27, USB3_0_XHCI_RSVD27_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD28, USB3_0_XHCI_RSVD28_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD29, USB3_0_XHCI_RSVD29_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD30, USB3_0_XHCI_RSVD30_DEFVAL);
set_reset_data( USB3_0_XHCI_RSVD31, USB3_0_XHCI_RSVD31_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_0, USB3_0_XHCI_DEPCMDPAR2_0_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_0, USB3_0_XHCI_DEPCMDPAR1_0_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_0, USB3_0_XHCI_DEPCMDPAR0_0_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_0, USB3_0_XHCI_DEPCMD_0_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_1, USB3_0_XHCI_DEPCMDPAR2_1_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_1, USB3_0_XHCI_DEPCMDPAR1_1_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_1, USB3_0_XHCI_DEPCMDPAR0_1_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_1, USB3_0_XHCI_DEPCMD_1_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_2, USB3_0_XHCI_DEPCMDPAR2_2_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_2, USB3_0_XHCI_DEPCMDPAR1_2_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_2, USB3_0_XHCI_DEPCMDPAR0_2_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_2, USB3_0_XHCI_DEPCMD_2_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_3, USB3_0_XHCI_DEPCMDPAR2_3_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_3, USB3_0_XHCI_DEPCMDPAR1_3_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_3, USB3_0_XHCI_DEPCMDPAR0_3_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_3, USB3_0_XHCI_DEPCMD_3_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_4, USB3_0_XHCI_DEPCMDPAR2_4_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_4, USB3_0_XHCI_DEPCMDPAR1_4_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_4, USB3_0_XHCI_DEPCMDPAR0_4_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_4, USB3_0_XHCI_DEPCMD_4_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_5, USB3_0_XHCI_DEPCMDPAR2_5_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_5, USB3_0_XHCI_DEPCMDPAR1_5_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_5, USB3_0_XHCI_DEPCMDPAR0_5_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_5, USB3_0_XHCI_DEPCMD_5_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_6, USB3_0_XHCI_DEPCMDPAR2_6_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_6, USB3_0_XHCI_DEPCMDPAR1_6_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_6, USB3_0_XHCI_DEPCMDPAR0_6_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_6, USB3_0_XHCI_DEPCMD_6_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_7, USB3_0_XHCI_DEPCMDPAR2_7_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_7, USB3_0_XHCI_DEPCMDPAR1_7_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_7, USB3_0_XHCI_DEPCMDPAR0_7_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_7, USB3_0_XHCI_DEPCMD_7_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_8, USB3_0_XHCI_DEPCMDPAR2_8_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_8, USB3_0_XHCI_DEPCMDPAR1_8_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_8, USB3_0_XHCI_DEPCMDPAR0_8_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_8, USB3_0_XHCI_DEPCMD_8_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_9, USB3_0_XHCI_DEPCMDPAR2_9_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_9, USB3_0_XHCI_DEPCMDPAR1_9_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_9, USB3_0_XHCI_DEPCMDPAR0_9_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_9, USB3_0_XHCI_DEPCMD_9_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_10, USB3_0_XHCI_DEPCMDPAR2_10_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_10, USB3_0_XHCI_DEPCMDPAR1_10_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_10, USB3_0_XHCI_DEPCMDPAR0_10_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_10, USB3_0_XHCI_DEPCMD_10_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR2_11, USB3_0_XHCI_DEPCMDPAR2_11_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR1_11, USB3_0_XHCI_DEPCMDPAR1_11_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMDPAR0_11, USB3_0_XHCI_DEPCMDPAR0_11_DEFVAL);
set_reset_data( USB3_0_XHCI_DEPCMD_11, USB3_0_XHCI_DEPCMD_11_DEFVAL);
set_reset_data( USB3_0_XHCI_OCFG, USB3_0_XHCI_OCFG_DEFVAL);
set_reset_data( USB3_0_XHCI_OCTL, USB3_0_XHCI_OCTL_DEFVAL);
set_reset_data( USB3_0_XHCI_OEVT, USB3_0_XHCI_OEVT_DEFVAL);
set_reset_data( USB3_0_XHCI_OEVTEN, USB3_0_XHCI_OEVTEN_DEFVAL);
set_reset_data( USB3_0_XHCI_OSTS, USB3_0_XHCI_OSTS_DEFVAL);
set_reset_data( USB3_0_XHCI_ADPEVT, USB3_0_XHCI_ADPEVT_DEFVAL);
set_reset_data( USB3_1_CUR_PWR_ST, USB3_1_CUR_PWR_ST_DEFVAL);
set_reset_data( USB3_1_CONNECT_ST, USB3_1_CONNECT_ST_DEFVAL);
set_reset_data( USB3_1_LOGIC_ANLZ_TR, USB3_1_LOGIC_ANLZ_TR_DEFVAL);
set_reset_data( USB3_1_LOGIC_ANLZ_TR_EXT, USB3_1_LOGIC_ANLZ_TR_EXT_DEFVAL);
set_reset_data( USB3_1_DBG_U2PMU, USB3_1_DBG_U2PMU_DEFVAL);
set_reset_data( USB3_1_DBG_U2PMU_EXT1, USB3_1_DBG_U2PMU_EXT1_DEFVAL);
set_reset_data( USB3_1_DBG_U2PMU_EXT2, USB3_1_DBG_U2PMU_EXT2_DEFVAL);
set_reset_data( USB3_1_DBG_U3PMU, USB3_1_DBG_U3PMU_DEFVAL);
set_reset_data( USB3_1_DBG_U3PMU_EXT, USB3_1_DBG_U3PMU_EXT_DEFVAL);
set_reset_data( USB3_1_DBG_SNPS, USB3_1_DBG_SNPS_DEFVAL);
set_reset_data( USB3_1_DBG_SNPS_EXT, USB3_1_DBG_SNPS_EXT_DEFVAL);
set_reset_data( USB3_1_GPIO_OUT, USB3_1_GPIO_OUT_DEFVAL);
set_reset_data( USB3_1_BUS_FILTER, USB3_1_BUS_FILTER_DEFVAL);
set_reset_data( USB3_1_PME_EN, USB3_1_PME_EN_DEFVAL);
set_reset_data( USB3_1_PORT, USB3_1_PORT_DEFVAL);
set_reset_data( USB3_1_PMU_USB, USB3_1_PMU_USB_DEFVAL);
set_reset_data( USB3_1_JITTER_ADJUST, USB3_1_JITTER_ADJUST_DEFVAL);
set_reset_data( USB3_1_GPIO_IN, USB3_1_GPIO_IN_DEFVAL);
set_reset_data( USB3_1_PWR_CONFIG_USB3, USB3_1_PWR_CONFIG_USB3_DEFVAL);
set_reset_data( USB3_1_PWR_CONFIG_USB2, USB3_1_PWR_CONFIG_USB2_DEFVAL);
set_reset_data( USB3_1_HOST, USB3_1_HOST_DEFVAL);
set_reset_data( USB3_1_EMA, USB3_1_EMA_DEFVAL);
set_reset_data( USB3_1_BIGENDIAN, USB3_1_BIGENDIAN_DEFVAL);
set_reset_data( USB3_1_COHERENCY, USB3_1_COHERENCY_DEFVAL);
set_reset_data( USB3_1_REG_CTRL, USB3_1_REG_CTRL_DEFVAL);
set_reset_data( USB3_1_IR_STATUS, USB3_1_IR_STATUS_DEFVAL);
set_reset_data( USB3_1_IR_ENABLE, USB3_1_IR_ENABLE_DEFVAL);
set_reset_data( USB3_1_IR_DISABLE, USB3_1_IR_DISABLE_DEFVAL);
set_reset_data( USB3_1_USB3, USB3_1_USB3_DEFVAL);
set_reset_data( USB3_1_FPD_PIPE_CLK, USB3_1_FPD_PIPE_CLK_DEFVAL);
set_reset_data( USB3_1_FPD_POWER_PRSNT, USB3_1_FPD_POWER_PRSNT_DEFVAL);
set_reset_data( USB3_1_XHCI_CAPLENGTH, USB3_1_XHCI_CAPLENGTH_DEFVAL);
set_reset_data( USB3_1_XHCI_HCSPARAMS1, USB3_1_XHCI_HCSPARAMS1_DEFVAL);
set_reset_data( USB3_1_XHCI_HCSPARAMS2, USB3_1_XHCI_HCSPARAMS2_DEFVAL);
set_reset_data( USB3_1_XHCI_HCSPARAMS3, USB3_1_XHCI_HCSPARAMS3_DEFVAL);
set_reset_data( USB3_1_XHCI_HCCPARAMS1, USB3_1_XHCI_HCCPARAMS1_DEFVAL);
set_reset_data( USB3_1_XHCI_DBOFF, USB3_1_XHCI_DBOFF_DEFVAL);
set_reset_data( USB3_1_XHCI_RTSOFF, USB3_1_XHCI_RTSOFF_DEFVAL);
set_reset_data( USB3_1_XHCI_HCCPARAMS2, USB3_1_XHCI_HCCPARAMS2_DEFVAL);
set_reset_data( USB3_1_XHCI_USBCMD, USB3_1_XHCI_USBCMD_DEFVAL);
set_reset_data( USB3_1_XHCI_USBSTS, USB3_1_XHCI_USBSTS_DEFVAL);
set_reset_data( USB3_1_XHCI_PAGESIZE, USB3_1_XHCI_PAGESIZE_DEFVAL);
set_reset_data( USB3_1_XHCI_DNCTRL, USB3_1_XHCI_DNCTRL_DEFVAL);
set_reset_data( USB3_1_XHCI_CRCR_LO, USB3_1_XHCI_CRCR_LO_DEFVAL);
set_reset_data( USB3_1_XHCI_CRCR_HI, USB3_1_XHCI_CRCR_HI_DEFVAL);
set_reset_data( USB3_1_XHCI_DCBAAP_LO, USB3_1_XHCI_DCBAAP_LO_DEFVAL);
set_reset_data( USB3_1_XHCI_DCBAAP_HI, USB3_1_XHCI_DCBAAP_HI_DEFVAL);
set_reset_data( USB3_1_XHCI_CONFIG, USB3_1_XHCI_CONFIG_DEFVAL);
set_reset_data( USB3_1_XHCI_PORTSC_20, USB3_1_XHCI_PORTSC_20_DEFVAL);
set_reset_data( USB3_1_XHCI_PORTPMSC_20, USB3_1_XHCI_PORTPMSC_20_DEFVAL);
set_reset_data( USB3_1_XHCI_PORTLI_20, USB3_1_XHCI_PORTLI_20_DEFVAL);
set_reset_data( USB3_1_XHCI_PORTHLPMC_20, USB3_1_XHCI_PORTHLPMC_20_DEFVAL);
set_reset_data( USB3_1_XHCI_PORTSC_30, USB3_1_XHCI_PORTSC_30_DEFVAL);
set_reset_data( USB3_1_XHCI_PORTPMSC_30, USB3_1_XHCI_PORTPMSC_30_DEFVAL);
set_reset_data( USB3_1_XHCI_PORTLI_30, USB3_1_XHCI_PORTLI_30_DEFVAL);
set_reset_data( USB3_1_XHCI_PORTHLPMC_30, USB3_1_XHCI_PORTHLPMC_30_DEFVAL);
set_reset_data( USB3_1_XHCI_MFINDEX, USB3_1_XHCI_MFINDEX_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVDZ, USB3_1_XHCI_RSVDZ_DEFVAL);
set_reset_data( USB3_1_XHCI_IMAN_0, USB3_1_XHCI_IMAN_0_DEFVAL);
set_reset_data( USB3_1_XHCI_IMOD_0, USB3_1_XHCI_IMOD_0_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTSZ_0, USB3_1_XHCI_ERSTSZ_0_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVDP_0, USB3_1_XHCI_RSVDP_0_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTBA_LO_0, USB3_1_XHCI_ERSTBA_LO_0_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTBA_HI_0, USB3_1_XHCI_ERSTBA_HI_0_DEFVAL);
set_reset_data( USB3_1_XHCI_ERDP_LO_0, USB3_1_XHCI_ERDP_LO_0_DEFVAL);
set_reset_data( USB3_1_XHCI_ERDP_HI_0, USB3_1_XHCI_ERDP_HI_0_DEFVAL);
set_reset_data( USB3_1_XHCI_IMAN_1, USB3_1_XHCI_IMAN_1_DEFVAL);
set_reset_data( USB3_1_XHCI_IMOD_1, USB3_1_XHCI_IMOD_1_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTSZ_1, USB3_1_XHCI_ERSTSZ_1_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVDP_1, USB3_1_XHCI_RSVDP_1_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTBA_LO_1, USB3_1_XHCI_ERSTBA_LO_1_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTBA_HI_1, USB3_1_XHCI_ERSTBA_HI_1_DEFVAL);
set_reset_data( USB3_1_XHCI_ERDP_LO_1, USB3_1_XHCI_ERDP_LO_1_DEFVAL);
set_reset_data( USB3_1_XHCI_ERDP_HI_1, USB3_1_XHCI_ERDP_HI_1_DEFVAL);
set_reset_data( USB3_1_XHCI_IMAN_2, USB3_1_XHCI_IMAN_2_DEFVAL);
set_reset_data( USB3_1_XHCI_IMOD_2, USB3_1_XHCI_IMOD_2_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTSZ_2, USB3_1_XHCI_ERSTSZ_2_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVDP_2, USB3_1_XHCI_RSVDP_2_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTBA_LO_2, USB3_1_XHCI_ERSTBA_LO_2_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTBA_HI_2, USB3_1_XHCI_ERSTBA_HI_2_DEFVAL);
set_reset_data( USB3_1_XHCI_ERDP_LO_2, USB3_1_XHCI_ERDP_LO_2_DEFVAL);
set_reset_data( USB3_1_XHCI_ERDP_HI_2, USB3_1_XHCI_ERDP_HI_2_DEFVAL);
set_reset_data( USB3_1_XHCI_IMAN_3, USB3_1_XHCI_IMAN_3_DEFVAL);
set_reset_data( USB3_1_XHCI_IMOD_3, USB3_1_XHCI_IMOD_3_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTSZ_3, USB3_1_XHCI_ERSTSZ_3_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVDP_3, USB3_1_XHCI_RSVDP_3_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTBA_LO_3, USB3_1_XHCI_ERSTBA_LO_3_DEFVAL);
set_reset_data( USB3_1_XHCI_ERSTBA_HI_3, USB3_1_XHCI_ERSTBA_HI_3_DEFVAL);
set_reset_data( USB3_1_XHCI_ERDP_LO_3, USB3_1_XHCI_ERDP_LO_3_DEFVAL);
set_reset_data( USB3_1_XHCI_ERDP_HI_3, USB3_1_XHCI_ERDP_HI_3_DEFVAL);
set_reset_data( USB3_1_XHCI_DB0, USB3_1_XHCI_DB0_DEFVAL);
set_reset_data( USB3_1_XHCI_DB1, USB3_1_XHCI_DB1_DEFVAL);
set_reset_data( USB3_1_XHCI_DB2, USB3_1_XHCI_DB2_DEFVAL);
set_reset_data( USB3_1_XHCI_DB3, USB3_1_XHCI_DB3_DEFVAL);
set_reset_data( USB3_1_XHCI_DB4, USB3_1_XHCI_DB4_DEFVAL);
set_reset_data( USB3_1_XHCI_DB5, USB3_1_XHCI_DB5_DEFVAL);
set_reset_data( USB3_1_XHCI_DB6, USB3_1_XHCI_DB6_DEFVAL);
set_reset_data( USB3_1_XHCI_DB7, USB3_1_XHCI_DB7_DEFVAL);
set_reset_data( USB3_1_XHCI_DB8, USB3_1_XHCI_DB8_DEFVAL);
set_reset_data( USB3_1_XHCI_DB9, USB3_1_XHCI_DB9_DEFVAL);
set_reset_data( USB3_1_XHCI_DB10, USB3_1_XHCI_DB10_DEFVAL);
set_reset_data( USB3_1_XHCI_DB11, USB3_1_XHCI_DB11_DEFVAL);
set_reset_data( USB3_1_XHCI_DB12, USB3_1_XHCI_DB12_DEFVAL);
set_reset_data( USB3_1_XHCI_DB13, USB3_1_XHCI_DB13_DEFVAL);
set_reset_data( USB3_1_XHCI_DB14, USB3_1_XHCI_DB14_DEFVAL);
set_reset_data( USB3_1_XHCI_DB15, USB3_1_XHCI_DB15_DEFVAL);
set_reset_data( USB3_1_XHCI_DB16, USB3_1_XHCI_DB16_DEFVAL);
set_reset_data( USB3_1_XHCI_DB17, USB3_1_XHCI_DB17_DEFVAL);
set_reset_data( USB3_1_XHCI_DB18, USB3_1_XHCI_DB18_DEFVAL);
set_reset_data( USB3_1_XHCI_DB19, USB3_1_XHCI_DB19_DEFVAL);
set_reset_data( USB3_1_XHCI_DB20, USB3_1_XHCI_DB20_DEFVAL);
set_reset_data( USB3_1_XHCI_DB21, USB3_1_XHCI_DB21_DEFVAL);
set_reset_data( USB3_1_XHCI_DB22, USB3_1_XHCI_DB22_DEFVAL);
set_reset_data( USB3_1_XHCI_DB23, USB3_1_XHCI_DB23_DEFVAL);
set_reset_data( USB3_1_XHCI_DB24, USB3_1_XHCI_DB24_DEFVAL);
set_reset_data( USB3_1_XHCI_DB25, USB3_1_XHCI_DB25_DEFVAL);
set_reset_data( USB3_1_XHCI_DB26, USB3_1_XHCI_DB26_DEFVAL);
set_reset_data( USB3_1_XHCI_DB27, USB3_1_XHCI_DB27_DEFVAL);
set_reset_data( USB3_1_XHCI_DB28, USB3_1_XHCI_DB28_DEFVAL);
set_reset_data( USB3_1_XHCI_DB29, USB3_1_XHCI_DB29_DEFVAL);
set_reset_data( USB3_1_XHCI_DB30, USB3_1_XHCI_DB30_DEFVAL);
set_reset_data( USB3_1_XHCI_DB31, USB3_1_XHCI_DB31_DEFVAL);
set_reset_data( USB3_1_XHCI_DB32, USB3_1_XHCI_DB32_DEFVAL);
set_reset_data( USB3_1_XHCI_DB33, USB3_1_XHCI_DB33_DEFVAL);
set_reset_data( USB3_1_XHCI_DB34, USB3_1_XHCI_DB34_DEFVAL);
set_reset_data( USB3_1_XHCI_DB35, USB3_1_XHCI_DB35_DEFVAL);
set_reset_data( USB3_1_XHCI_DB36, USB3_1_XHCI_DB36_DEFVAL);
set_reset_data( USB3_1_XHCI_DB37, USB3_1_XHCI_DB37_DEFVAL);
set_reset_data( USB3_1_XHCI_DB38, USB3_1_XHCI_DB38_DEFVAL);
set_reset_data( USB3_1_XHCI_DB39, USB3_1_XHCI_DB39_DEFVAL);
set_reset_data( USB3_1_XHCI_DB40, USB3_1_XHCI_DB40_DEFVAL);
set_reset_data( USB3_1_XHCI_DB41, USB3_1_XHCI_DB41_DEFVAL);
set_reset_data( USB3_1_XHCI_DB42, USB3_1_XHCI_DB42_DEFVAL);
set_reset_data( USB3_1_XHCI_DB43, USB3_1_XHCI_DB43_DEFVAL);
set_reset_data( USB3_1_XHCI_DB44, USB3_1_XHCI_DB44_DEFVAL);
set_reset_data( USB3_1_XHCI_DB45, USB3_1_XHCI_DB45_DEFVAL);
set_reset_data( USB3_1_XHCI_DB46, USB3_1_XHCI_DB46_DEFVAL);
set_reset_data( USB3_1_XHCI_DB47, USB3_1_XHCI_DB47_DEFVAL);
set_reset_data( USB3_1_XHCI_DB48, USB3_1_XHCI_DB48_DEFVAL);
set_reset_data( USB3_1_XHCI_DB49, USB3_1_XHCI_DB49_DEFVAL);
set_reset_data( USB3_1_XHCI_DB50, USB3_1_XHCI_DB50_DEFVAL);
set_reset_data( USB3_1_XHCI_DB51, USB3_1_XHCI_DB51_DEFVAL);
set_reset_data( USB3_1_XHCI_DB52, USB3_1_XHCI_DB52_DEFVAL);
set_reset_data( USB3_1_XHCI_DB53, USB3_1_XHCI_DB53_DEFVAL);
set_reset_data( USB3_1_XHCI_DB54, USB3_1_XHCI_DB54_DEFVAL);
set_reset_data( USB3_1_XHCI_DB55, USB3_1_XHCI_DB55_DEFVAL);
set_reset_data( USB3_1_XHCI_DB56, USB3_1_XHCI_DB56_DEFVAL);
set_reset_data( USB3_1_XHCI_DB57, USB3_1_XHCI_DB57_DEFVAL);
set_reset_data( USB3_1_XHCI_DB58, USB3_1_XHCI_DB58_DEFVAL);
set_reset_data( USB3_1_XHCI_DB59, USB3_1_XHCI_DB59_DEFVAL);
set_reset_data( USB3_1_XHCI_DB60, USB3_1_XHCI_DB60_DEFVAL);
set_reset_data( USB3_1_XHCI_DB61, USB3_1_XHCI_DB61_DEFVAL);
set_reset_data( USB3_1_XHCI_DB62, USB3_1_XHCI_DB62_DEFVAL);
set_reset_data( USB3_1_XHCI_DB63, USB3_1_XHCI_DB63_DEFVAL);
set_reset_data( USB3_1_XHCI_USBLEGSUP, USB3_1_XHCI_USBLEGSUP_DEFVAL);
set_reset_data( USB3_1_XHCI_USBLEGCTLSTS, USB3_1_XHCI_USBLEGCTLSTS_DEFVAL);
set_reset_data( USB3_1_XHCI_SUPTPRT2_DW0, USB3_1_XHCI_SUPTPRT2_DW0_DEFVAL);
set_reset_data( USB3_1_XHCI_SUPTPRT2_DW1, USB3_1_XHCI_SUPTPRT2_DW1_DEFVAL);
set_reset_data( USB3_1_XHCI_SUPTPRT2_DW2, USB3_1_XHCI_SUPTPRT2_DW2_DEFVAL);
set_reset_data( USB3_1_XHCI_SUPTPRT2_DW3, USB3_1_XHCI_SUPTPRT2_DW3_DEFVAL);
set_reset_data( USB3_1_XHCI_SUPTPRT3_DW0, USB3_1_XHCI_SUPTPRT3_DW0_DEFVAL);
set_reset_data( USB3_1_XHCI_SUPTPRT3_DW1, USB3_1_XHCI_SUPTPRT3_DW1_DEFVAL);
set_reset_data( USB3_1_XHCI_SUPTPRT3_DW2, USB3_1_XHCI_SUPTPRT3_DW2_DEFVAL);
set_reset_data( USB3_1_XHCI_SUPTPRT3_DW3, USB3_1_XHCI_SUPTPRT3_DW3_DEFVAL);
set_reset_data( USB3_1_XHCI_DCID, USB3_1_XHCI_DCID_DEFVAL);
set_reset_data( USB3_1_XHCI_DCDB, USB3_1_XHCI_DCDB_DEFVAL);
set_reset_data( USB3_1_XHCI_DCERSTSZ, USB3_1_XHCI_DCERSTSZ_DEFVAL);
set_reset_data( USB3_1_XHCI_DCERSTBA_LO, USB3_1_XHCI_DCERSTBA_LO_DEFVAL);
set_reset_data( USB3_1_XHCI_DCERSTBA_HI, USB3_1_XHCI_DCERSTBA_HI_DEFVAL);
set_reset_data( USB3_1_XHCI_DCERDP_LO, USB3_1_XHCI_DCERDP_LO_DEFVAL);
set_reset_data( USB3_1_XHCI_DCERDP_HI, USB3_1_XHCI_DCERDP_HI_DEFVAL);
set_reset_data( USB3_1_XHCI_DCCTRL, USB3_1_XHCI_DCCTRL_DEFVAL);
set_reset_data( USB3_1_XHCI_DCST, USB3_1_XHCI_DCST_DEFVAL);
set_reset_data( USB3_1_XHCI_DCPORTSC, USB3_1_XHCI_DCPORTSC_DEFVAL);
set_reset_data( USB3_1_XHCI_DCCP_LO, USB3_1_XHCI_DCCP_LO_DEFVAL);
set_reset_data( USB3_1_XHCI_DCCP_HI, USB3_1_XHCI_DCCP_HI_DEFVAL);
set_reset_data( USB3_1_XHCI_DCDDI1, USB3_1_XHCI_DCDDI1_DEFVAL);
set_reset_data( USB3_1_XHCI_DCDDI2, USB3_1_XHCI_DCDDI2_DEFVAL);
set_reset_data( USB3_1_XHCI_GSBUSCFG0, USB3_1_XHCI_GSBUSCFG0_DEFVAL);
set_reset_data( USB3_1_XHCI_GSBUSCFG1, USB3_1_XHCI_GSBUSCFG1_DEFVAL);
set_reset_data( USB3_1_XHCI_GTXTHRCFG, USB3_1_XHCI_GTXTHRCFG_DEFVAL);
set_reset_data( USB3_1_XHCI_GRXTHRCFG, USB3_1_XHCI_GRXTHRCFG_DEFVAL);
set_reset_data( USB3_1_XHCI_GCTL, USB3_1_XHCI_GCTL_DEFVAL);
set_reset_data( USB3_1_XHCI_GPMSTS, USB3_1_XHCI_GPMSTS_DEFVAL);
set_reset_data( USB3_1_XHCI_GSTS, USB3_1_XHCI_GSTS_DEFVAL);
set_reset_data( USB3_1_XHCI_GUCTL1, USB3_1_XHCI_GUCTL1_DEFVAL);
set_reset_data( USB3_1_XHCI_GSNPSID, USB3_1_XHCI_GSNPSID_DEFVAL);
set_reset_data( USB3_1_XHCI_GGPIO, USB3_1_XHCI_GGPIO_DEFVAL);
set_reset_data( USB3_1_XHCI_GUID, USB3_1_XHCI_GUID_DEFVAL);
set_reset_data( USB3_1_XHCI_GUCTL, USB3_1_XHCI_GUCTL_DEFVAL);
set_reset_data( USB3_1_XHCI_GBUSERRADDRLO, USB3_1_XHCI_GBUSERRADDRLO_DEFVAL);
set_reset_data( USB3_1_XHCI_GBUSERRADDRHI, USB3_1_XHCI_GBUSERRADDRHI_DEFVAL);
set_reset_data( USB3_1_XHCI_GPRTBIMAPLO, USB3_1_XHCI_GPRTBIMAPLO_DEFVAL);
set_reset_data( USB3_1_XHCI_GPRTBIMAPHI, USB3_1_XHCI_GPRTBIMAPHI_DEFVAL);
set_reset_data( USB3_1_XHCI_GHWPARAMS0, USB3_1_XHCI_GHWPARAMS0_DEFVAL);
set_reset_data( USB3_1_XHCI_GHWPARAMS1, USB3_1_XHCI_GHWPARAMS1_DEFVAL);
set_reset_data( USB3_1_XHCI_GHWPARAMS2, USB3_1_XHCI_GHWPARAMS2_DEFVAL);
set_reset_data( USB3_1_XHCI_GHWPARAMS3, USB3_1_XHCI_GHWPARAMS3_DEFVAL);
set_reset_data( USB3_1_XHCI_GHWPARAMS4, USB3_1_XHCI_GHWPARAMS4_DEFVAL);
set_reset_data( USB3_1_XHCI_GHWPARAMS5, USB3_1_XHCI_GHWPARAMS5_DEFVAL);
set_reset_data( USB3_1_XHCI_GHWPARAMS6, USB3_1_XHCI_GHWPARAMS6_DEFVAL);
set_reset_data( USB3_1_XHCI_GHWPARAMS7, USB3_1_XHCI_GHWPARAMS7_DEFVAL);
set_reset_data( USB3_1_XHCI_GDBGFIFOSPACE, USB3_1_XHCI_GDBGFIFOSPACE_DEFVAL);
set_reset_data( USB3_1_XHCI_GDBGLTSSM, USB3_1_XHCI_GDBGLTSSM_DEFVAL);
set_reset_data( USB3_1_XHCI_GDBGLNMCC, USB3_1_XHCI_GDBGLNMCC_DEFVAL);
set_reset_data( USB3_1_XHCI_GDBGBMU, USB3_1_XHCI_GDBGBMU_DEFVAL);
set_reset_data( USB3_1_XHCI_GDBGLSPMUX_HST, USB3_1_XHCI_GDBGLSPMUX_HST_DEFVAL);
set_reset_data( USB3_1_XHCI_GDBGLSP, USB3_1_XHCI_GDBGLSP_DEFVAL);
set_reset_data( USB3_1_XHCI_GDBGEPINFO0, USB3_1_XHCI_GDBGEPINFO0_DEFVAL);
set_reset_data( USB3_1_XHCI_GDBGEPINFO1, USB3_1_XHCI_GDBGEPINFO1_DEFVAL);
set_reset_data( USB3_1_XHCI_GPRTBIMAP_HSLO, USB3_1_XHCI_GPRTBIMAP_HSLO_DEFVAL);
set_reset_data( USB3_1_XHCI_GPRTBIMAP_HSHI, USB3_1_XHCI_GPRTBIMAP_HSHI_DEFVAL);
set_reset_data( USB3_1_XHCI_GPRTBIMAP_FSLO, USB3_1_XHCI_GPRTBIMAP_FSLO_DEFVAL);
set_reset_data( USB3_1_XHCI_GPRTBIMAP_FSHI, USB3_1_XHCI_GPRTBIMAP_FSHI_DEFVAL);
set_reset_data( USB3_1_XHCI_RESERVED_94, USB3_1_XHCI_RESERVED_94_DEFVAL);
set_reset_data( USB3_1_XHCI_RESERVED_98, USB3_1_XHCI_RESERVED_98_DEFVAL);
set_reset_data( USB3_1_XHCI_GUSB2PHYCFG, USB3_1_XHCI_GUSB2PHYCFG_DEFVAL);
set_reset_data( USB3_1_XHCI_GUSB2I2CCTL, USB3_1_XHCI_GUSB2I2CCTL_DEFVAL);
set_reset_data( USB3_1_XHCI_GUSB2PHYACC_ULPI, USB3_1_XHCI_GUSB2PHYACC_ULPI_DEFVAL);
set_reset_data( USB3_1_XHCI_GUSB3PIPECTL, USB3_1_XHCI_GUSB3PIPECTL_DEFVAL);
set_reset_data( USB3_1_XHCI_GTXFIFOSIZ0, USB3_1_XHCI_GTXFIFOSIZ0_DEFVAL);
set_reset_data( USB3_1_XHCI_GTXFIFOSIZ1, USB3_1_XHCI_GTXFIFOSIZ1_DEFVAL);
set_reset_data( USB3_1_XHCI_GTXFIFOSIZ2, USB3_1_XHCI_GTXFIFOSIZ2_DEFVAL);
set_reset_data( USB3_1_XHCI_GTXFIFOSIZ3, USB3_1_XHCI_GTXFIFOSIZ3_DEFVAL);
set_reset_data( USB3_1_XHCI_GTXFIFOSIZ4, USB3_1_XHCI_GTXFIFOSIZ4_DEFVAL);
set_reset_data( USB3_1_XHCI_GTXFIFOSIZ5, USB3_1_XHCI_GTXFIFOSIZ5_DEFVAL);
set_reset_data( USB3_1_XHCI_GRXFIFOSIZ0, USB3_1_XHCI_GRXFIFOSIZ0_DEFVAL);
set_reset_data( USB3_1_XHCI_GRXFIFOSIZ1, USB3_1_XHCI_GRXFIFOSIZ1_DEFVAL);
set_reset_data( USB3_1_XHCI_GRXFIFOSIZ2, USB3_1_XHCI_GRXFIFOSIZ2_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTADRLO_0, USB3_1_XHCI_GEVNTADRLO_0_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTADRHI_0, USB3_1_XHCI_GEVNTADRHI_0_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTSIZ_0, USB3_1_XHCI_GEVNTSIZ_0_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTCOUNT_0, USB3_1_XHCI_GEVNTCOUNT_0_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTADRLO_1, USB3_1_XHCI_GEVNTADRLO_1_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTADRHI_1, USB3_1_XHCI_GEVNTADRHI_1_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTSIZ_1, USB3_1_XHCI_GEVNTSIZ_1_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTCOUNT_1, USB3_1_XHCI_GEVNTCOUNT_1_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTADRLO_2, USB3_1_XHCI_GEVNTADRLO_2_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTADRHI_2, USB3_1_XHCI_GEVNTADRHI_2_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTSIZ_2, USB3_1_XHCI_GEVNTSIZ_2_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTCOUNT_2, USB3_1_XHCI_GEVNTCOUNT_2_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTADRLO_3, USB3_1_XHCI_GEVNTADRLO_3_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTADRHI_3, USB3_1_XHCI_GEVNTADRHI_3_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTSIZ_3, USB3_1_XHCI_GEVNTSIZ_3_DEFVAL);
set_reset_data( USB3_1_XHCI_GEVNTCOUNT_3, USB3_1_XHCI_GEVNTCOUNT_3_DEFVAL);
set_reset_data( USB3_1_XHCI_GHWPARAMS8, USB3_1_XHCI_GHWPARAMS8_DEFVAL);
set_reset_data( USB3_1_XHCI_GTXFIFOPRIDEV, USB3_1_XHCI_GTXFIFOPRIDEV_DEFVAL);
set_reset_data( USB3_1_XHCI_GTXFIFOPRIHST, USB3_1_XHCI_GTXFIFOPRIHST_DEFVAL);
set_reset_data( USB3_1_XHCI_GRXFIFOPRIHST, USB3_1_XHCI_GRXFIFOPRIHST_DEFVAL);
set_reset_data( USB3_1_XHCI_GFIFOPRIDBC, USB3_1_XHCI_GFIFOPRIDBC_DEFVAL);
set_reset_data( USB3_1_XHCI_GDMAHLRATIO, USB3_1_XHCI_GDMAHLRATIO_DEFVAL);
set_reset_data( USB3_1_XHCI_GFLADJ, USB3_1_XHCI_GFLADJ_DEFVAL);
set_reset_data( USB3_1_XHCI_DCFG, USB3_1_XHCI_DCFG_DEFVAL);
set_reset_data( USB3_1_XHCI_DCTL, USB3_1_XHCI_DCTL_DEFVAL);
set_reset_data( USB3_1_XHCI_DEVTEN, USB3_1_XHCI_DEVTEN_DEFVAL);
set_reset_data( USB3_1_XHCI_DSTS, USB3_1_XHCI_DSTS_DEFVAL);
set_reset_data( USB3_1_XHCI_DGCMDPAR, USB3_1_XHCI_DGCMDPAR_DEFVAL);
set_reset_data( USB3_1_XHCI_DGCMD, USB3_1_XHCI_DGCMD_DEFVAL);
set_reset_data( USB3_1_XHCI_DALEPENA, USB3_1_XHCI_DALEPENA_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD0, USB3_1_XHCI_RSVD0_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD1, USB3_1_XHCI_RSVD1_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD2, USB3_1_XHCI_RSVD2_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD3, USB3_1_XHCI_RSVD3_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD4, USB3_1_XHCI_RSVD4_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD5, USB3_1_XHCI_RSVD5_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD6, USB3_1_XHCI_RSVD6_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD7, USB3_1_XHCI_RSVD7_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD8, USB3_1_XHCI_RSVD8_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD9, USB3_1_XHCI_RSVD9_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD10, USB3_1_XHCI_RSVD10_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD11, USB3_1_XHCI_RSVD11_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD12, USB3_1_XHCI_RSVD12_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD13, USB3_1_XHCI_RSVD13_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD14, USB3_1_XHCI_RSVD14_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD15, USB3_1_XHCI_RSVD15_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD16, USB3_1_XHCI_RSVD16_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD17, USB3_1_XHCI_RSVD17_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD18, USB3_1_XHCI_RSVD18_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD19, USB3_1_XHCI_RSVD19_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD20, USB3_1_XHCI_RSVD20_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD21, USB3_1_XHCI_RSVD21_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD22, USB3_1_XHCI_RSVD22_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD23, USB3_1_XHCI_RSVD23_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD24, USB3_1_XHCI_RSVD24_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD25, USB3_1_XHCI_RSVD25_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD26, USB3_1_XHCI_RSVD26_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD27, USB3_1_XHCI_RSVD27_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD28, USB3_1_XHCI_RSVD28_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD29, USB3_1_XHCI_RSVD29_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD30, USB3_1_XHCI_RSVD30_DEFVAL);
set_reset_data( USB3_1_XHCI_RSVD31, USB3_1_XHCI_RSVD31_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_0, USB3_1_XHCI_DEPCMDPAR2_0_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_0, USB3_1_XHCI_DEPCMDPAR1_0_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_0, USB3_1_XHCI_DEPCMDPAR0_0_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_0, USB3_1_XHCI_DEPCMD_0_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_1, USB3_1_XHCI_DEPCMDPAR2_1_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_1, USB3_1_XHCI_DEPCMDPAR1_1_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_1, USB3_1_XHCI_DEPCMDPAR0_1_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_1, USB3_1_XHCI_DEPCMD_1_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_2, USB3_1_XHCI_DEPCMDPAR2_2_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_2, USB3_1_XHCI_DEPCMDPAR1_2_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_2, USB3_1_XHCI_DEPCMDPAR0_2_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_2, USB3_1_XHCI_DEPCMD_2_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_3, USB3_1_XHCI_DEPCMDPAR2_3_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_3, USB3_1_XHCI_DEPCMDPAR1_3_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_3, USB3_1_XHCI_DEPCMDPAR0_3_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_3, USB3_1_XHCI_DEPCMD_3_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_4, USB3_1_XHCI_DEPCMDPAR2_4_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_4, USB3_1_XHCI_DEPCMDPAR1_4_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_4, USB3_1_XHCI_DEPCMDPAR0_4_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_4, USB3_1_XHCI_DEPCMD_4_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_5, USB3_1_XHCI_DEPCMDPAR2_5_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_5, USB3_1_XHCI_DEPCMDPAR1_5_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_5, USB3_1_XHCI_DEPCMDPAR0_5_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_5, USB3_1_XHCI_DEPCMD_5_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_6, USB3_1_XHCI_DEPCMDPAR2_6_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_6, USB3_1_XHCI_DEPCMDPAR1_6_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_6, USB3_1_XHCI_DEPCMDPAR0_6_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_6, USB3_1_XHCI_DEPCMD_6_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_7, USB3_1_XHCI_DEPCMDPAR2_7_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_7, USB3_1_XHCI_DEPCMDPAR1_7_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_7, USB3_1_XHCI_DEPCMDPAR0_7_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_7, USB3_1_XHCI_DEPCMD_7_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_8, USB3_1_XHCI_DEPCMDPAR2_8_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_8, USB3_1_XHCI_DEPCMDPAR1_8_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_8, USB3_1_XHCI_DEPCMDPAR0_8_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_8, USB3_1_XHCI_DEPCMD_8_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_9, USB3_1_XHCI_DEPCMDPAR2_9_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_9, USB3_1_XHCI_DEPCMDPAR1_9_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_9, USB3_1_XHCI_DEPCMDPAR0_9_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_9, USB3_1_XHCI_DEPCMD_9_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_10, USB3_1_XHCI_DEPCMDPAR2_10_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_10, USB3_1_XHCI_DEPCMDPAR1_10_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_10, USB3_1_XHCI_DEPCMDPAR0_10_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_10, USB3_1_XHCI_DEPCMD_10_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR2_11, USB3_1_XHCI_DEPCMDPAR2_11_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR1_11, USB3_1_XHCI_DEPCMDPAR1_11_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMDPAR0_11, USB3_1_XHCI_DEPCMDPAR0_11_DEFVAL);
set_reset_data( USB3_1_XHCI_DEPCMD_11, USB3_1_XHCI_DEPCMD_11_DEFVAL);
set_reset_data( USB3_1_XHCI_OCFG, USB3_1_XHCI_OCFG_DEFVAL);
set_reset_data( USB3_1_XHCI_OCTL, USB3_1_XHCI_OCTL_DEFVAL);
set_reset_data( USB3_1_XHCI_OEVT, USB3_1_XHCI_OEVT_DEFVAL);
set_reset_data( USB3_1_XHCI_OEVTEN, USB3_1_XHCI_OEVTEN_DEFVAL);
set_reset_data( USB3_1_XHCI_OSTS, USB3_1_XHCI_OSTS_DEFVAL);
set_reset_data( USB3_1_XHCI_ADPEVT, USB3_1_XHCI_ADPEVT_DEFVAL);
set_reset_data( WDT_MODE, WDT_MODE_DEFVAL);
set_reset_data( WDT_CONTROL, WDT_CONTROL_DEFVAL);
set_reset_data( WDT_RESTART, WDT_RESTART_DEFVAL);
set_reset_data( WDT_STATUS, WDT_STATUS_DEFVAL);
