# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name bucket_sizes_1239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1239 \
    op interface \
    ports { bucket_sizes_1239 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name bucket_sizes_1238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1238 \
    op interface \
    ports { bucket_sizes_1238 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name bucket_sizes_1237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1237 \
    op interface \
    ports { bucket_sizes_1237 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name bucket_sizes_1236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1236 \
    op interface \
    ports { bucket_sizes_1236 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name bucket_sizes_1235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1235 \
    op interface \
    ports { bucket_sizes_1235 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name bucket_sizes_1234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1234 \
    op interface \
    ports { bucket_sizes_1234 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name bucket_sizes_1233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1233 \
    op interface \
    ports { bucket_sizes_1233 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name bucket_sizes_1232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1232 \
    op interface \
    ports { bucket_sizes_1232 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name bucket_sizes_1231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1231 \
    op interface \
    ports { bucket_sizes_1231 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name bucket_sizes_1230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1230 \
    op interface \
    ports { bucket_sizes_1230 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name bucket_sizes_1229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1229 \
    op interface \
    ports { bucket_sizes_1229 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name bucket_sizes_1228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1228 \
    op interface \
    ports { bucket_sizes_1228 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name bucket_sizes_1227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1227 \
    op interface \
    ports { bucket_sizes_1227 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name bucket_sizes_1226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1226 \
    op interface \
    ports { bucket_sizes_1226 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name bucket_sizes_1225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1225 \
    op interface \
    ports { bucket_sizes_1225 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name bucket_sizes_1208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1208 \
    op interface \
    ports { bucket_sizes_1208 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name bucket_pointer_535 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_535 \
    op interface \
    ports { bucket_pointer_535 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name bucket_pointer_534 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_534 \
    op interface \
    ports { bucket_pointer_534 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name bucket_pointer_533 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_533 \
    op interface \
    ports { bucket_pointer_533 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name bucket_pointer_532 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_532 \
    op interface \
    ports { bucket_pointer_532 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name bucket_pointer_531 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_531 \
    op interface \
    ports { bucket_pointer_531 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name bucket_pointer_530 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_530 \
    op interface \
    ports { bucket_pointer_530 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name bucket_pointer_529 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_529 \
    op interface \
    ports { bucket_pointer_529 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name bucket_pointer_528 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_528 \
    op interface \
    ports { bucket_pointer_528 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name bucket_pointer_527 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_527 \
    op interface \
    ports { bucket_pointer_527 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name bucket_pointer_526 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_526 \
    op interface \
    ports { bucket_pointer_526 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name bucket_pointer_525 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_525 \
    op interface \
    ports { bucket_pointer_525 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name bucket_pointer_524 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_524 \
    op interface \
    ports { bucket_pointer_524 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name bucket_pointer_523 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_523 \
    op interface \
    ports { bucket_pointer_523 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name bucket_pointer_522 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_522 \
    op interface \
    ports { bucket_pointer_522 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name bucket_pointer_521 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_521 \
    op interface \
    ports { bucket_pointer_521 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name bucket_pointer \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer \
    op interface \
    ports { bucket_pointer { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name bucket_sizes_1256_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1256_out \
    op interface \
    ports { bucket_sizes_1256_out { O 32 vector } bucket_sizes_1256_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name bucket_sizes_1255_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1255_out \
    op interface \
    ports { bucket_sizes_1255_out { O 32 vector } bucket_sizes_1255_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name bucket_sizes_1254_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1254_out \
    op interface \
    ports { bucket_sizes_1254_out { O 32 vector } bucket_sizes_1254_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name bucket_sizes_1253_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1253_out \
    op interface \
    ports { bucket_sizes_1253_out { O 32 vector } bucket_sizes_1253_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name bucket_sizes_1252_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1252_out \
    op interface \
    ports { bucket_sizes_1252_out { O 32 vector } bucket_sizes_1252_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name bucket_sizes_1251_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1251_out \
    op interface \
    ports { bucket_sizes_1251_out { O 32 vector } bucket_sizes_1251_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name bucket_sizes_1250_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1250_out \
    op interface \
    ports { bucket_sizes_1250_out { O 32 vector } bucket_sizes_1250_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name bucket_sizes_1249_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1249_out \
    op interface \
    ports { bucket_sizes_1249_out { O 32 vector } bucket_sizes_1249_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name bucket_sizes_1248_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1248_out \
    op interface \
    ports { bucket_sizes_1248_out { O 32 vector } bucket_sizes_1248_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name bucket_sizes_1247_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1247_out \
    op interface \
    ports { bucket_sizes_1247_out { O 32 vector } bucket_sizes_1247_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name bucket_sizes_1246_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1246_out \
    op interface \
    ports { bucket_sizes_1246_out { O 32 vector } bucket_sizes_1246_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name bucket_sizes_1245_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1245_out \
    op interface \
    ports { bucket_sizes_1245_out { O 32 vector } bucket_sizes_1245_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name bucket_sizes_1244_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1244_out \
    op interface \
    ports { bucket_sizes_1244_out { O 32 vector } bucket_sizes_1244_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name bucket_sizes_1243_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1243_out \
    op interface \
    ports { bucket_sizes_1243_out { O 32 vector } bucket_sizes_1243_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name bucket_sizes_1242_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1242_out \
    op interface \
    ports { bucket_sizes_1242_out { O 32 vector } bucket_sizes_1242_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name bucket_sizes_1241_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_1241_out \
    op interface \
    ports { bucket_sizes_1241_out { O 32 vector } bucket_sizes_1241_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name bucket_pointer_551_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_551_out \
    op interface \
    ports { bucket_pointer_551_out { O 32 vector } bucket_pointer_551_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name bucket_pointer_550_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_550_out \
    op interface \
    ports { bucket_pointer_550_out { O 32 vector } bucket_pointer_550_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name bucket_pointer_549_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_549_out \
    op interface \
    ports { bucket_pointer_549_out { O 32 vector } bucket_pointer_549_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name bucket_pointer_548_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_548_out \
    op interface \
    ports { bucket_pointer_548_out { O 32 vector } bucket_pointer_548_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 493 \
    name bucket_pointer_547_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_547_out \
    op interface \
    ports { bucket_pointer_547_out { O 32 vector } bucket_pointer_547_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 494 \
    name bucket_pointer_546_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_546_out \
    op interface \
    ports { bucket_pointer_546_out { O 32 vector } bucket_pointer_546_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 495 \
    name bucket_pointer_545_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_545_out \
    op interface \
    ports { bucket_pointer_545_out { O 32 vector } bucket_pointer_545_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 496 \
    name bucket_pointer_544_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_544_out \
    op interface \
    ports { bucket_pointer_544_out { O 32 vector } bucket_pointer_544_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 497 \
    name bucket_pointer_543_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_543_out \
    op interface \
    ports { bucket_pointer_543_out { O 32 vector } bucket_pointer_543_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 498 \
    name bucket_pointer_542_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_542_out \
    op interface \
    ports { bucket_pointer_542_out { O 32 vector } bucket_pointer_542_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 499 \
    name bucket_pointer_541_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_541_out \
    op interface \
    ports { bucket_pointer_541_out { O 32 vector } bucket_pointer_541_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 500 \
    name bucket_pointer_540_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_540_out \
    op interface \
    ports { bucket_pointer_540_out { O 32 vector } bucket_pointer_540_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 501 \
    name bucket_pointer_539_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_539_out \
    op interface \
    ports { bucket_pointer_539_out { O 32 vector } bucket_pointer_539_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 502 \
    name bucket_pointer_538_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_538_out \
    op interface \
    ports { bucket_pointer_538_out { O 32 vector } bucket_pointer_538_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 503 \
    name bucket_pointer_537_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_537_out \
    op interface \
    ports { bucket_pointer_537_out { O 32 vector } bucket_pointer_537_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 504 \
    name bucket_pointer_536_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_pointer_536_out \
    op interface \
    ports { bucket_pointer_536_out { O 32 vector } bucket_pointer_536_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sort_top_32_flow_control_loop_pipe_sequential_init_U
set CompName sort_top_32_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sort_top_32_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


