<profile>

<section name = "Vitis HLS Report for 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5'" level="0">
<item name = "Date">Sat Mar  9 22:24:40 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">proj_mm2_no_taffo</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 14.600 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12546, 12546, 0.251 ms, 0.251 ms, 12546, 12546, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_65_4_VITIS_LOOP_67_5">12544, 12544, 50, 49, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1460, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 738, -</column>
<column name="Register">-, -, 2560, -, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln65_1_fu_621_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln65_fu_598_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln67_fu_719_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln69_fu_693_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_10_fu_1265_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_11_fu_1307_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_12_fu_1343_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_13_fu_1379_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_14_fu_1411_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_15_fu_1443_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_1_fu_829_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_2_fu_887_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_3_fu_939_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_4_fu_997_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_5_fu_1055_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_6_fu_1107_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_7_fu_1139_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_8_fu_1181_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_9_fu_1223_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_fu_771_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage43_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage44_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state44_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state45_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln65_fu_592_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="icmp_ln67_fu_607_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="or_ln65_10_fu_974_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln65_11_fu_1022_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln65_12_fu_1032_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln65_13_fu_1080_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln65_14_fu_1090_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln65_1_fu_740_p2">or, 0, 0, 8, 8, 2</column>
<column name="or_ln65_2_fu_750_p2">or, 0, 0, 8, 8, 2</column>
<column name="or_ln65_3_fu_796_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln65_4_fu_806_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln65_5_fu_854_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln65_6_fu_864_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln65_7_fu_912_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln65_8_fu_922_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln65_9_fu_964_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln65_fu_652_p2">or, 0, 0, 8, 8, 1</column>
<column name="select_ln65_1_fu_639_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln65_2_fu_663_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln65_fu_613_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">217, 50, 1, 50</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten141_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 5, 10</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_525_p0">13, 3, 32, 96</column>
<column name="grp_fu_525_p1">41, 10, 32, 320</column>
<column name="grp_fu_529_p0">86, 18, 32, 576</column>
<column name="grp_fu_529_p1">86, 18, 32, 576</column>
<column name="i_fu_148">9, 2, 5, 10</column>
<column name="indvar_flatten141_fu_152">9, 2, 9, 18</column>
<column name="j_fu_144">9, 2, 5, 10</column>
<column name="m_axi_gmem_ARADDR">86, 18, 64, 1152</column>
<column name="tmp_address0">37, 9, 8, 72</column>
<column name="tmp_address1">37, 9, 8, 72</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">49, 0, 49, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_19_reg_1615">32, 0, 32, 0</column>
<column name="empty_20_reg_1620">32, 0, 32, 0</column>
<column name="empty_21_reg_1641">32, 0, 32, 0</column>
<column name="empty_22_reg_1646">32, 0, 32, 0</column>
<column name="empty_23_reg_1674">32, 0, 32, 0</column>
<column name="empty_24_reg_1679">32, 0, 32, 0</column>
<column name="empty_25_reg_1706">32, 0, 32, 0</column>
<column name="empty_26_reg_1711">32, 0, 32, 0</column>
<column name="empty_27_reg_1732">32, 0, 32, 0</column>
<column name="empty_28_reg_1737">32, 0, 32, 0</column>
<column name="empty_29_reg_1763">32, 0, 32, 0</column>
<column name="empty_30_reg_1768">32, 0, 32, 0</column>
<column name="empty_31_reg_1794">32, 0, 32, 0</column>
<column name="empty_32_reg_1799">32, 0, 32, 0</column>
<column name="empty_33_reg_1820">32, 0, 32, 0</column>
<column name="empty_34_reg_1825">32, 0, 32, 0</column>
<column name="gmem_addr_10_read_reg_1989">32, 0, 32, 0</column>
<column name="gmem_addr_10_reg_1867">64, 0, 64, 0</column>
<column name="gmem_addr_11_read_reg_1999">32, 0, 32, 0</column>
<column name="gmem_addr_11_reg_1883">64, 0, 64, 0</column>
<column name="gmem_addr_12_read_reg_2014">32, 0, 32, 0</column>
<column name="gmem_addr_12_reg_1899">64, 0, 64, 0</column>
<column name="gmem_addr_13_read_reg_2024">32, 0, 32, 0</column>
<column name="gmem_addr_13_reg_1915">64, 0, 64, 0</column>
<column name="gmem_addr_14_read_reg_2039">32, 0, 32, 0</column>
<column name="gmem_addr_14_reg_1931">64, 0, 64, 0</column>
<column name="gmem_addr_15_read_reg_2049">32, 0, 32, 0</column>
<column name="gmem_addr_15_reg_1937">64, 0, 64, 0</column>
<column name="gmem_addr_16_read_reg_2064">32, 0, 32, 0</column>
<column name="gmem_addr_16_reg_1943">64, 0, 64, 0</column>
<column name="gmem_addr_1_read_reg_1846">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_1635">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_1862">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1668">64, 0, 64, 0</column>
<column name="gmem_addr_3_read_reg_1878">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1700">64, 0, 64, 0</column>
<column name="gmem_addr_4_read_reg_1894">32, 0, 32, 0</column>
<column name="gmem_addr_4_reg_1726">64, 0, 64, 0</column>
<column name="gmem_addr_5_read_reg_1910">32, 0, 32, 0</column>
<column name="gmem_addr_5_reg_1757">64, 0, 64, 0</column>
<column name="gmem_addr_6_read_reg_1926">32, 0, 32, 0</column>
<column name="gmem_addr_6_reg_1788">64, 0, 64, 0</column>
<column name="gmem_addr_7_read_reg_1954">32, 0, 32, 0</column>
<column name="gmem_addr_7_reg_1814">64, 0, 64, 0</column>
<column name="gmem_addr_8_read_reg_1964">32, 0, 32, 0</column>
<column name="gmem_addr_8_reg_1835">64, 0, 64, 0</column>
<column name="gmem_addr_9_read_reg_1974">32, 0, 32, 0</column>
<column name="gmem_addr_9_reg_1851">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_1830">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1608">64, 0, 64, 0</column>
<column name="i_fu_148">5, 0, 5, 0</column>
<column name="icmp_ln65_reg_1563">1, 0, 1, 0</column>
<column name="indvar_flatten141_fu_152">9, 0, 9, 0</column>
<column name="j_fu_144">5, 0, 5, 0</column>
<column name="mul3_10_reg_2029">32, 0, 32, 0</column>
<column name="mul3_12_reg_2054">32, 0, 32, 0</column>
<column name="mul3_14_reg_2074">32, 0, 32, 0</column>
<column name="mul3_7_reg_1979">32, 0, 32, 0</column>
<column name="mul3_9_reg_2004">32, 0, 32, 0</column>
<column name="reg_533">32, 0, 32, 0</column>
<column name="reg_539">32, 0, 32, 0</column>
<column name="reg_544">32, 0, 32, 0</column>
<column name="reg_549">32, 0, 32, 0</column>
<column name="reg_554">32, 0, 32, 0</column>
<column name="select_ln65_1_reg_1567">4, 0, 8, 4</column>
<column name="trunc_ln69_3_reg_1595">4, 0, 4, 0</column>
<column name="zext_ln72_1_cast_reg_1661">4, 0, 7, 3</column>
<column name="zext_ln72_2_cast_reg_1694">4, 0, 8, 4</column>
<column name="zext_ln72_4_cast_reg_1752">4, 0, 9, 5</column>
<column name="zext_ln72_5_cast_reg_1783">4, 0, 9, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="grp_fu_159_p_din0">out, 32, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="grp_fu_159_p_din1">out, 32, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="grp_fu_159_p_opcode">out, 2, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="grp_fu_159_p_dout0">in, 32, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="grp_fu_159_p_ce">out, 1, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="grp_fu_163_p_din0">out, 32, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="grp_fu_163_p_din1">out, 32, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="grp_fu_163_p_dout0">in, 32, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="grp_fu_163_p_ce">out, 1, ap_ctrl_hs, mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="tmp_address0">out, 8, ap_memory, tmp, array</column>
<column name="tmp_ce0">out, 1, ap_memory, tmp, array</column>
<column name="tmp_q0">in, 32, ap_memory, tmp, array</column>
<column name="tmp_address1">out, 8, ap_memory, tmp, array</column>
<column name="tmp_ce1">out, 1, ap_memory, tmp, array</column>
<column name="tmp_q1">in, 32, ap_memory, tmp, array</column>
<column name="D">in, 64, ap_none, D, scalar</column>
<column name="beta">in, 32, ap_none, beta, scalar</column>
<column name="C">in, 64, ap_none, C, scalar</column>
</table>
</item>
</section>
</profile>
