0.7
2020.2
Nov 18 2020
09:47:47
C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sim_1/imports/20250411_RISC_V_SingleCycle_All_Type/tb_RV32I.sv,1744180201,systemVerilog,,,,tb_RV32I,,uvm,,,,,,
C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/ControlUnit.sv,1744859086,systemVerilog,,C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/DataPath.sv,C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/defines.sv,ControlUnit,,uvm,,,,,,
C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/DataPath.sv,1744861710,systemVerilog,,C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/MCU.sv,C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/defines.sv,DataPath;RegisterFile;adder;alu;extend;mux_2x1;mux_5x1;register;register_en,,uvm,,,,,,
C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/MCU.sv,1744859881,systemVerilog,,C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/RV32I_Core.sv,,MCU,,uvm,,,,,,
C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/RV32I_Core.sv,1744857873,systemVerilog,,C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/ram.sv,,RV32I_Core,,uvm,,,,,,
C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/defines.sv,1744348827,verilog,,,,,,,,,,,,
C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/ram.sv,1744779145,systemVerilog,,C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/rom.sv,,ram,,uvm,,,,,,
C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sources_1/imports/20250411_RISC_V_SingleCycle_All_Type/rom.sv,1744859186,systemVerilog,,C:/FPGA_Harman_25_1/250417_RISC_V_MultiCycle/250417_RISC_V_MultiCycle.srcs/sim_1/imports/20250411_RISC_V_SingleCycle_All_Type/tb_RV32I.sv,,rom,,uvm,,,,,,
