{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572753485063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572753485063 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "task5_sec EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"task5_sec\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572753485088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572753485152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572753485152 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572753485270 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572753486051 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572753486051 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572753486051 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572753486051 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572753486055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572753486055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572753486055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572753486055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572753486055 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572753486055 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572753486058 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572753486465 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "task5_sec.sdc " "Synopsys Design Constraints File file not found: 'task5_sec.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572753486466 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572753486466 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt3\|temp\[3\]~14\|combout " "Node \"cnt3\|temp\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp~27\|dataa " "Node \"cnt3\|temp~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp~27\|combout " "Node \"cnt3\|temp~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp\[3\]~14\|datad " "Node \"cnt3\|temp\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486469 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt3\|temp\[2\]~10\|combout " "Node \"cnt3\|temp\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp~26\|dataa " "Node \"cnt3\|temp~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp~26\|combout " "Node \"cnt3\|temp~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp\[2\]~10\|datad " "Node \"cnt3\|temp\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486469 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt3\|temp\[1\]~6\|combout " "Node \"cnt3\|temp\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp~25\|dataa " "Node \"cnt3\|temp~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp~25\|combout " "Node \"cnt3\|temp~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp\[1\]~6\|datad " "Node \"cnt3\|temp\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486469 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt3\|temp\[0\]~2\|combout " "Node \"cnt3\|temp\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp~24\|dataa " "Node \"cnt3\|temp~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp~24\|combout " "Node \"cnt3\|temp~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""} { "Warning" "WSTA_SCC_NODE" "cnt3\|temp\[0\]~2\|datad " "Node \"cnt3\|temp\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486469 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486469 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt1\|temp\[3\]~14\|combout " "Node \"cnt1\|temp\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp~27\|dataa " "Node \"cnt1\|temp~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp~27\|combout " "Node \"cnt1\|temp~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp\[3\]~14\|datad " "Node \"cnt1\|temp\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486470 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt1\|temp\[2\]~10\|combout " "Node \"cnt1\|temp\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp~26\|dataa " "Node \"cnt1\|temp~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp~26\|combout " "Node \"cnt1\|temp~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp\[2\]~10\|datad " "Node \"cnt1\|temp\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486470 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt1\|temp\[1\]~6\|combout " "Node \"cnt1\|temp\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp~25\|dataa " "Node \"cnt1\|temp~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp~25\|combout " "Node \"cnt1\|temp~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp\[1\]~6\|datad " "Node \"cnt1\|temp\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486470 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt1\|temp\[0\]~2\|combout " "Node \"cnt1\|temp\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp~24\|dataa " "Node \"cnt1\|temp~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp~24\|combout " "Node \"cnt1\|temp~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|temp\[0\]~2\|datad " "Node \"cnt1\|temp\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486470 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt2\|temp\[3\]~14\|combout " "Node \"cnt2\|temp\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp~28\|dataa " "Node \"cnt2\|temp~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp~28\|combout " "Node \"cnt2\|temp~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp\[3\]~14\|datad " "Node \"cnt2\|temp\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486470 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt2\|temp\[2\]~10\|combout " "Node \"cnt2\|temp\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp~26\|dataa " "Node \"cnt2\|temp~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp~26\|combout " "Node \"cnt2\|temp~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp\[2\]~10\|datad " "Node \"cnt2\|temp\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486470 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt2\|temp\[1\]~6\|combout " "Node \"cnt2\|temp\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp~25\|dataa " "Node \"cnt2\|temp~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp~25\|combout " "Node \"cnt2\|temp~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp\[1\]~6\|datad " "Node \"cnt2\|temp\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486470 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486470 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt2\|temp\[0\]~2\|combout " "Node \"cnt2\|temp\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp~24\|dataa " "Node \"cnt2\|temp~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp~24\|combout " "Node \"cnt2\|temp~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|temp\[0\]~2\|datad " "Node \"cnt2\|temp\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486471 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt0\|temp\[3\]~14\|combout " "Node \"cnt0\|temp\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp~28\|dataa " "Node \"cnt0\|temp~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp~28\|combout " "Node \"cnt0\|temp~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp\[3\]~14\|datad " "Node \"cnt0\|temp\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486471 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt0\|temp\[2\]~10\|combout " "Node \"cnt0\|temp\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp~26\|dataa " "Node \"cnt0\|temp~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp~26\|combout " "Node \"cnt0\|temp~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp\[2\]~10\|datad " "Node \"cnt0\|temp\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486471 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt0\|temp\[1\]~6\|combout " "Node \"cnt0\|temp\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp~25\|dataa " "Node \"cnt0\|temp~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp~25\|combout " "Node \"cnt0\|temp~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp\[1\]~6\|datad " "Node \"cnt0\|temp\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486471 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt0\|temp\[0\]~2\|combout " "Node \"cnt0\|temp\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp~24\|dataa " "Node \"cnt0\|temp~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp~24\|combout " "Node \"cnt0\|temp~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""} { "Warning" "WSTA_SCC_NODE" "cnt0\|temp\[0\]~2\|datad " "Node \"cnt0\|temp\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572753486471 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572753486471 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt0\|temp\[0\]~2\|datac  to: cnt0\|temp~24\|combout " "From: cnt0\|temp\[0\]~2\|datac  to: cnt0\|temp~24\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt0\|temp\[1\]~6\|datac  to: cnt0\|temp~25\|combout " "From: cnt0\|temp\[1\]~6\|datac  to: cnt0\|temp~25\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt0\|temp\[2\]~10\|datac  to: cnt0\|temp~26\|combout " "From: cnt0\|temp\[2\]~10\|datac  to: cnt0\|temp~26\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt0\|temp\[3\]~14\|datac  to: cnt0\|temp~28\|combout " "From: cnt0\|temp\[3\]~14\|datac  to: cnt0\|temp~28\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt1\|temp\[0\]~2\|datac  to: cnt1\|temp~24\|combout " "From: cnt1\|temp\[0\]~2\|datac  to: cnt1\|temp~24\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt1\|temp\[1\]~6\|datac  to: cnt1\|temp~25\|combout " "From: cnt1\|temp\[1\]~6\|datac  to: cnt1\|temp~25\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt1\|temp\[2\]~10\|datac  to: cnt1\|temp~26\|combout " "From: cnt1\|temp\[2\]~10\|datac  to: cnt1\|temp~26\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt1\|temp\[3\]~14\|datac  to: cnt1\|temp~27\|combout " "From: cnt1\|temp\[3\]~14\|datac  to: cnt1\|temp~27\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt2\|temp\[0\]~2\|datab  to: cnt2\|temp~24\|combout " "From: cnt2\|temp\[0\]~2\|datab  to: cnt2\|temp~24\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt2\|temp\[0\]~2\|datac  to: cnt2\|temp~24\|combout " "From: cnt2\|temp\[0\]~2\|datac  to: cnt2\|temp~24\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt2\|temp\[1\]~6\|datac  to: cnt2\|temp~25\|combout " "From: cnt2\|temp\[1\]~6\|datac  to: cnt2\|temp~25\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt2\|temp\[2\]~10\|datac  to: cnt2\|temp~26\|combout " "From: cnt2\|temp\[2\]~10\|datac  to: cnt2\|temp~26\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cnt2\|temp\[3\]~14\|datac  to: cnt2\|temp~28\|combout " "From: cnt2\|temp\[3\]~14\|datac  to: cnt2\|temp~28\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572753486472 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1572753486472 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572753486474 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572753486475 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572753486476 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xd:clear\|y " "Destination node xd:clear\|y" {  } { { "xd.vhd" "" { Text "D:/VHDL/task5_sec/xd.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572753486497 ""}  } { { "task5_sec.vhd" "" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753486497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:clock_10ms\|clk_ms  " "Automatically promoted node clock_gen:clock_10ms\|clk_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753486497 ""}  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753486497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:clock_10ms\|sig_us  " "Automatically promoted node clock_gen:clock_10ms\|sig_us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753486497 ""}  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753486497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:clock_10ms\|sig_ms  " "Automatically promoted node clock_gen:clock_10ms\|sig_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_gen:clock_10ms\|clk_ms " "Destination node clock_gen:clock_10ms\|clk_ms" {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572753486497 ""}  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753486497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt:cnt3\|trans_state  " "Automatically promoted node cnt:cnt3\|trans_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt0\|temp\[0\]~2 " "Destination node cnt:cnt0\|temp\[0\]~2" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt0\|temp\[1\]~6 " "Destination node cnt:cnt0\|temp\[1\]~6" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt0\|temp\[2\]~10 " "Destination node cnt:cnt0\|temp\[2\]~10" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt0\|temp\[3\]~14 " "Destination node cnt:cnt0\|temp\[3\]~14" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt2\|temp\[0\]~2 " "Destination node cnt:cnt2\|temp\[0\]~2" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt2\|temp\[1\]~6 " "Destination node cnt:cnt2\|temp\[1\]~6" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt2\|temp\[2\]~10 " "Destination node cnt:cnt2\|temp\[2\]~10" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt2\|temp\[3\]~14 " "Destination node cnt:cnt2\|temp\[3\]~14" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt1\|temp\[0\]~2 " "Destination node cnt:cnt1\|temp\[0\]~2" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt1\|temp\[1\]~6 " "Destination node cnt:cnt1\|temp\[1\]~6" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753486497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1572753486497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572753486497 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753486497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt:cnt2\|Equal0  " "Automatically promoted node cnt:cnt2\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753486498 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753486498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572753486706 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572753486707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572753486707 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572753486707 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572753486708 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572753486708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572753486708 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572753486709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572753486735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572753486736 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572753486736 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572753486750 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572753486757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572753487212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572753487297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572753487308 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572753488084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572753488084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572753488310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/VHDL/task5_sec/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572753489079 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572753489079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572753490551 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572753490551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572753490555 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572753490678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572753490684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572753490828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572753490828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572753491029 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572753491494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/task5_sec/output_files/task5_sec.fit.smsg " "Generated suppressed messages file D:/VHDL/task5_sec/output_files/task5_sec.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572753491757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 84 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5526 " "Peak virtual memory: 5526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572753492162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 11:58:12 2019 " "Processing ended: Sun Nov 03 11:58:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572753492162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572753492162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572753492162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572753492162 ""}
