INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_layer_connector_tb
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:6]
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:7]
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol resetn, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:44]
INFO: [VRFC 10-2458] undeclared symbol a_tdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:45]
INFO: [VRFC 10-2458] undeclared symbol a_tvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:46]
INFO: [VRFC 10-2458] undeclared symbol a_tready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:47]
WARNING: [VRFC 10-2938] 'start' is already implicitly declared on line 6 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:50]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 7 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:51]
WARNING: [VRFC 10-2938] 'done' is already implicitly declared on line 26 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:71]
WARNING: [VRFC 10-2938] 'resetn' is already implicitly declared on line 44 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:72]
WARNING: [VRFC 10-2938] 'a_tdata' is already implicitly declared on line 45 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:73]
WARNING: [VRFC 10-2938] 'a_tvalid' is already implicitly declared on line 46 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:74]
WARNING: [VRFC 10-2938] 'a_tready' is already implicitly declared on line 47 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_final_output_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:182]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:183]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:180]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:205]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/design_3_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_cpu_tb
