|rra_servo_test
clk => rra_pll_10mhz_10khz:rra_clk_10mhz_10kh.inclk0
clk => rra_servo_controller:rra_servo_lower.i_clk
rst => rra_servo_controller:rra_servo_lower.i_rst
speed[0] => rra_servo_controller:rra_servo_lower.i_speed[0]
speed[1] => rra_servo_controller:rra_servo_lower.i_speed[1]
speed[2] => rra_servo_controller:rra_servo_lower.i_speed[2]
speed[3] => rra_servo_controller:rra_servo_lower.i_speed[3]
servo_pos[0] => rra_servo_controller:rra_servo_lower.i_target[0]
servo_pos[1] => rra_servo_controller:rra_servo_lower.i_target[1]
servo_pos[2] => rra_servo_controller:rra_servo_lower.i_target[2]
servo_pos[3] => rra_servo_controller:rra_servo_lower.i_target[3]
servo_pos[4] => rra_servo_controller:rra_servo_lower.i_target[4]
servo_pos[5] => rra_servo_controller:rra_servo_lower.i_target[5]
servo_pos[6] => rra_servo_controller:rra_servo_lower.i_target[6]
servo_pos[7] => rra_servo_controller:rra_servo_lower.i_target[7]
servo_pos[8] => rra_servo_controller:rra_servo_lower.i_target[8]
servo_pos[9] => rra_servo_controller:rra_servo_lower.i_target[9]
pwm_out << rra_servo_controller:rra_servo_lower.o_pwm_out
pwm_out_i << comb.DB_MAX_OUTPUT_PORT_TYPE


|rra_servo_test|rra_pll_10mhz_10khz:rra_clk_10mhz_10kh
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|rra_servo_test|rra_pll_10mhz_10khz:rra_clk_10mhz_10kh|altpll:altpll_component
inclk[0] => rra_pll_10mhz_10khz_altpll:auto_generated.inclk[0]
inclk[1] => rra_pll_10mhz_10khz_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => rra_pll_10mhz_10khz_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|rra_servo_test|rra_pll_10mhz_10khz:rra_clk_10mhz_10kh|altpll:altpll_component|rra_pll_10mhz_10khz_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|rra_servo_test|rra_servo_controller:rra_servo_lower
i_clk => ~NO_FANOUT~
i_clk_1khz => ~NO_FANOUT~
i_clk_10mhz => target[0].CLK
i_clk_10mhz => target[1].CLK
i_clk_10mhz => target[2].CLK
i_clk_10mhz => target[3].CLK
i_clk_10mhz => target[4].CLK
i_clk_10mhz => target[5].CLK
i_clk_10mhz => target[6].CLK
i_clk_10mhz => target[7].CLK
i_clk_10mhz => target[8].CLK
i_clk_10mhz => target[9].CLK
i_clk_10mhz => pwm_count[0].CLK
i_clk_10mhz => pwm_count[1].CLK
i_clk_10mhz => pwm_count[2].CLK
i_clk_10mhz => pwm_count[3].CLK
i_clk_10mhz => pwm_count[4].CLK
i_clk_10mhz => pwm_count[5].CLK
i_clk_10mhz => pwm_count[6].CLK
i_clk_10mhz => pwm_count[7].CLK
i_clk_10mhz => pwm_count[8].CLK
i_clk_10mhz => pwm_count[9].CLK
i_clk_10mhz => pwm_count[10].CLK
i_clk_10mhz => pwm_count[11].CLK
i_clk_10mhz => pwm_count[12].CLK
i_clk_10mhz => pwm_count[13].CLK
i_clk_10mhz => pwm_count[14].CLK
i_clk_10mhz => pwm_count[15].CLK
i_clk_10mhz => pwm_count[16].CLK
i_clk_10mhz => pwm_count[17].CLK
i_clk_10mhz => o_pwm_out~reg0.CLK
i_clk_10mhz => pwm_out.CLK
i_rst => pwm_out.OUTPUTSELECT
i_rst => o_pwm_out.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => pwm_count.OUTPUTSELECT
i_rst => target[2].ENA
i_rst => target[1].ENA
i_rst => target[0].ENA
i_rst => target[3].ENA
i_rst => target[4].ENA
i_rst => target[5].ENA
i_rst => target[6].ENA
i_rst => target[7].ENA
i_rst => target[8].ENA
i_rst => target[9].ENA
i_speed[0] => ~NO_FANOUT~
i_speed[1] => ~NO_FANOUT~
i_speed[2] => ~NO_FANOUT~
i_speed[3] => ~NO_FANOUT~
i_offset[0] => ~NO_FANOUT~
i_offset[1] => ~NO_FANOUT~
i_offset[2] => ~NO_FANOUT~
i_offset[3] => ~NO_FANOUT~
i_offset[4] => ~NO_FANOUT~
i_offset[5] => ~NO_FANOUT~
i_offset[6] => ~NO_FANOUT~
i_offset[7] => ~NO_FANOUT~
i_target[0] => target[0].DATAIN
i_target[1] => target[1].DATAIN
i_target[2] => target[2].DATAIN
i_target[3] => target[3].DATAIN
i_target[4] => target[4].DATAIN
i_target[5] => target[5].DATAIN
i_target[6] => target[6].DATAIN
i_target[7] => target[7].DATAIN
i_target[8] => target[8].DATAIN
i_target[9] => target[9].DATAIN
o_pwm_out <= o_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


