//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31057947
// Cuda compilation tools, release 11.6, V11.6.124
// Based on NVVM 7.0.1
//

.version 7.6
.target sm_52
.address_size 64

	// .globl	_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i
.extern .func  (.param .b64 func_retval0) malloc
(
	.param .b64 malloc_param_0
)
;
.extern .func free
(
	.param .b64 free_param_0
)
;
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
// _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_iE21localShapeDerivatives has been demoted
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i(
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_0,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_1,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_2,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_3,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_4,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_5,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_6,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_7,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_8,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_9,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_10,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_11,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_12,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_13,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_14,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_15,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_16,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_17,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_18,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_19,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_20,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_21,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_22,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_23,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_24,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_25,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_26,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_27,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_28,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_29,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_30,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_31,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_32,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_33,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_34,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_35,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_36,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_37,
	.param .f64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_38,
	.param .f64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_39,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_40,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_41,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_42,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_43,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_44,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_45,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_46,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_47,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_48,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_49,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_50,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_51,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_52,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_53
)
{
	.local .align 8 .b8 	__local_depot0[360];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<345>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<987>;
	.reg .f64 	%fd<2238>;
	.reg .b64 	%rd<645>;
	// demoted variable
	.shared .align 8 .b8 _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_iE21localShapeDerivatives[20736];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r398, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_4];
	ld.param.u32 	%r399, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_5];
	ld.param.u64 	%rd133, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_8];
	ld.param.u64 	%rd143, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_35];
	ld.param.u64 	%rd144, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_36];
	ld.param.u64 	%rd145, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_37];
	ld.param.f64 	%fd620, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_38];
	ld.param.f64 	%fd621, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_39];
	ld.param.u64 	%rd151, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_52];
	ld.param.u32 	%r404, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_53];
	add.u64 	%rd152, %SP, 56;
	add.u64 	%rd1, %SPL, 56;
	add.u64 	%rd158, %SP, 0;
	add.u64 	%rd7, %SPL, 0;
	add.u64 	%rd8, %SPL, 24;
	add.u64 	%rd160, %SP, 48;
	add.u64 	%rd9, %SPL, 48;
	add.u64 	%rd24, %SPL, 80;
	add.u64 	%rd51, %SPL, 104;
	add.u64 	%rd52, %SPL, 116;
	add.u64 	%rd53, %SPL, 128;
	add.u64 	%rd54, %SPL, 140;
	add.u64 	%rd55, %SPL, 152;
	add.u64 	%rd56, %SPL, 164;
	add.u64 	%rd57, %SPL, 176;
	add.u64 	%rd58, %SPL, 188;
	add.u64 	%rd59, %SPL, 200;
	add.u64 	%rd60, %SPL, 216;
	add.u64 	%rd61, %SPL, 288;
	mov.u32 	%r1, %tid.x;
	setp.lt.s32 	%p29, %r404, 1;
	@%p29 bra 	$L__BB0_7;

	mul.lo.s32 	%r2, %r1, %r404;
	and.b32  	%r845, %r404, 3;
	add.s32 	%r406, %r404, -1;
	setp.lt.u32 	%p30, %r406, 3;
	mov.u32 	%r843, 0;
	@%p30 bra 	$L__BB0_4;

	sub.s32 	%r842, %r404, %r845;
	mov.u64 	%rd213, 0;

$L__BB0_3:
	add.s32 	%r408, %r843, %r2;
	shl.b32 	%r409, %r408, 3;
	mov.u32 	%r410, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_iE21localShapeDerivatives;
	add.s32 	%r411, %r410, %r409;
	st.shared.u64 	[%r411], %rd213;
	st.shared.u64 	[%r411+8], %rd213;
	st.shared.u64 	[%r411+16], %rd213;
	st.shared.u64 	[%r411+24], %rd213;
	add.s32 	%r843, %r843, 4;
	add.s32 	%r842, %r842, -4;
	setp.ne.s32 	%p31, %r842, 0;
	@%p31 bra 	$L__BB0_3;

$L__BB0_4:
	setp.eq.s32 	%p32, %r845, 0;
	@%p32 bra 	$L__BB0_7;

	mov.u32 	%r414, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_iE21localShapeDerivatives;
	mov.u64 	%rd214, 0;

$L__BB0_6:
	.pragma "nounroll";
	add.s32 	%r412, %r843, %r2;
	shl.b32 	%r413, %r412, 3;
	add.s32 	%r415, %r414, %r413;
	st.shared.u64 	[%r415], %rd214;
	add.s32 	%r843, %r843, 1;
	add.s32 	%r845, %r845, -1;
	setp.ne.s32 	%p33, %r845, 0;
	@%p33 bra 	$L__BB0_6;

$L__BB0_7:
	cvt.rn.f64.s32 	%fd622, %r399;
	cvt.rn.f64.s32 	%fd623, %r398;
	div.rn.f64 	%fd624, %fd623, %fd622;
	cvt.rpi.f64.f64 	%fd625, %fd624;
	cvt.rzi.s32.f64 	%r14, %fd625;
	setp.lt.s32 	%p34, %r14, 1;
	@%p34 bra 	$L__BB0_461;

	add.f64 	%fd626, %fd621, %fd621;
	rcp.rn.f64 	%fd1, %fd626;
	div.rn.f64 	%fd627, %fd620, %fd621;
	add.f64 	%fd2, %fd627, 0d3FF0000000000000;
	div.rn.f64 	%fd628, %fd621, %fd620;
	add.f64 	%fd3, %fd628, 0d3FF0000000000000;
	mul.f64 	%fd4, %fd620, 0d3FE0000000000000;
	mov.u32 	%r846, 0;
	mov.u64 	%rd215, 0;
	mov.u64 	%rd216, 48;
	mov.u64 	%rd217, -1;
	cvta.to.global.u64 	%rd248, %rd133;
	cvta.to.global.u64 	%rd364, %rd151;
	cvta.to.global.u64 	%rd586, %rd144;
	cvta.to.global.u64 	%rd593, %rd143;
	cvta.to.global.u64 	%rd596, %rd145;

$L__BB0_9:
	mov.u32 	%r823, %ntid.x;
	mov.u32 	%r418, %ctaid.x;
	mad.lo.s32 	%r420, %r418, %r823, %r1;
	mad.lo.s32 	%r16, %r14, %r420, %r846;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd215;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd216;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd62, [retval0+0];
	} // callseq 1
	setp.ne.s64 	%p35, %rd62, 0;
	@%p35 bra 	$L__BB0_11;

	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd218, [retval0+0];
	} // callseq 2

$L__BB0_11:
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd215;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 3
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd216;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd63, [retval0+0];
	} // callseq 4
	setp.ne.s64 	%p36, %rd63, 0;
	@%p36 bra 	$L__BB0_13;

	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd222, [retval0+0];
	} // callseq 5

$L__BB0_13:
	ld.param.u32 	%r824, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_4];
	setp.lt.s32 	%p37, %r16, %r824;
	@%p37 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_14;

$L__BB0_15:
	ld.param.u32 	%r897, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_11];
	ld.param.u64 	%rd635, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_10];
	ld.param.u64 	%rd634, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_9];
	ld.param.u64 	%rd614, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_45];
	ld.param.u64 	%rd613, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_44];
	ld.param.u64 	%rd612, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_40];
	ld.param.u64 	%rd611, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_42];
	ld.param.u64 	%rd610, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_7];
	ld.param.u64 	%rd609, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_6];
	mul.wide.s32 	%rd243, %r16, 2;
	add.s64 	%rd223, %rd609, %rd243;
	// begin inline asm
	ld.global.nc.u16 %rs1, [%rd223];
	// end inline asm
	add.s64 	%rd224, %rd610, %rd243;
	// begin inline asm
	ld.global.nc.u16 %rs2, [%rd224];
	// end inline asm
	mul.wide.u16 	%r433, %rs1, 3;
	mul.wide.u32 	%rd244, %r433, 8;
	add.s64 	%rd225, %rd611, %rd244;
	// begin inline asm
	ld.global.nc.f64 %fd629, [%rd225];
	// end inline asm
	add.s64 	%rd226, %rd225, 8;
	// begin inline asm
	ld.global.nc.f64 %fd630, [%rd226];
	// end inline asm
	add.s64 	%rd227, %rd225, 16;
	// begin inline asm
	ld.global.nc.f64 %fd631, [%rd227];
	// end inline asm
	mul.wide.u16 	%r434, %rs2, 3;
	mul.wide.u32 	%rd245, %r434, 8;
	add.s64 	%rd228, %rd611, %rd245;
	// begin inline asm
	ld.global.nc.f64 %fd632, [%rd228];
	// end inline asm
	add.s64 	%rd229, %rd228, 8;
	// begin inline asm
	ld.global.nc.f64 %fd633, [%rd229];
	// end inline asm
	add.s64 	%rd230, %rd228, 16;
	// begin inline asm
	ld.global.nc.f64 %fd634, [%rd230];
	// end inline asm
	mul.wide.s32 	%rd246, %r433, 4;
	add.s64 	%rd231, %rd612, %rd246;
	// begin inline asm
	ld.global.nc.s32 %r421, [%rd231];
	// end inline asm
	add.s64 	%rd232, %rd231, 4;
	// begin inline asm
	ld.global.nc.s32 %r422, [%rd232];
	// end inline asm
	add.s64 	%rd233, %rd231, 8;
	// begin inline asm
	ld.global.nc.s32 %r423, [%rd233];
	// end inline asm
	mul.wide.s32 	%rd247, %r434, 4;
	add.s64 	%rd234, %rd612, %rd247;
	// begin inline asm
	ld.global.nc.s32 %r896, [%rd234];
	// end inline asm
	add.s64 	%rd235, %rd234, 4;
	// begin inline asm
	ld.global.nc.s32 %r425, [%rd235];
	// end inline asm
	add.s64 	%rd236, %rd234, 8;
	// begin inline asm
	ld.global.nc.s32 %r426, [%rd236];
	// end inline asm
	st.local.u32 	[%rd54], %r421;
	st.local.u32 	[%rd54+4], %r422;
	st.local.u32 	[%rd54+8], %r423;
	st.local.u32 	[%rd55], %r896;
	st.local.u32 	[%rd55+4], %r425;
	st.local.u32 	[%rd55+8], %r426;
	add.s64 	%rd237, %rd613, %rd246;
	// begin inline asm
	ld.global.nc.s32 %r427, [%rd237];
	// end inline asm
	st.local.u32 	[%rd56], %r427;
	add.s64 	%rd238, %rd237, 4;
	// begin inline asm
	ld.global.nc.s32 %r428, [%rd238];
	// end inline asm
	st.local.u32 	[%rd56+4], %r428;
	add.s64 	%rd239, %rd237, 8;
	// begin inline asm
	ld.global.nc.s32 %r429, [%rd239];
	// end inline asm
	st.local.u32 	[%rd56+8], %r429;
	add.s64 	%rd240, %rd614, %rd247;
	// begin inline asm
	ld.global.nc.s32 %r430, [%rd240];
	// end inline asm
	st.local.u32 	[%rd57], %r430;
	add.s64 	%rd241, %rd240, 4;
	// begin inline asm
	ld.global.nc.s32 %r431, [%rd241];
	// end inline asm
	st.local.u32 	[%rd57+4], %r431;
	add.s64 	%rd242, %rd240, 8;
	// begin inline asm
	ld.global.nc.s32 %r432, [%rd242];
	// end inline asm
	mov.u32 	%r852, 0;
	st.local.u32 	[%rd57+8], %r432;
	st.local.u32 	[%rd58], %r852;
	mov.u32 	%r848, 1;
	st.local.u32 	[%rd58+4], %r848;
	mov.u32 	%r862, 2;
	st.local.u32 	[%rd58+8], %r862;
	st.local.u32 	[%rd59], %r852;
	st.local.u32 	[%rd59+4], %r848;
	st.local.u32 	[%rd59+8], %r862;
	mul.wide.s32 	%rd249, %r16, 4;
	add.s64 	%rd250, %rd248, %rd249;
	ld.global.u32 	%r23, [%rd250];
	setp.eq.s32 	%p38, %r23, 0;
	mov.u32 	%r891, %r423;
	mov.u32 	%r892, %r422;
	mov.u32 	%r893, %r421;
	mov.u32 	%r894, %r426;
	mov.u32 	%r895, %r425;
	@%p38 bra 	$L__BB0_86;

	setp.eq.s32 	%p39, %r23, 1;
	@%p39 bra 	$L__BB0_52;
	bra.uni 	$L__BB0_17;

$L__BB0_52:
	setp.eq.s32 	%p9, %r421, %r896;
	setp.eq.s32 	%p10, %r421, %r425;
	or.pred  	%p72, %p10, %p9;
	setp.eq.s32 	%p11, %r421, %r426;
	or.pred  	%p73, %p11, %p72;
	@%p73 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_53;

$L__BB0_54:
	st.local.u32 	[%rd51], %r421;
	mov.u32 	%r870, 0;
	mov.u32 	%r872, 1;
	bra.uni 	$L__BB0_55;

$L__BB0_17:
	ld.param.u32 	%r897, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_20];
	ld.param.u64 	%rd635, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_19];
	ld.param.u64 	%rd634, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_18];
	setp.ne.s32 	%p40, %r23, 2;
	mov.u32 	%r891, %r423;
	mov.u32 	%r892, %r422;
	mov.u32 	%r893, %r421;
	mov.u32 	%r894, %r426;
	mov.u32 	%r895, %r425;
	@%p40 bra 	$L__BB0_86;

	setp.eq.s32 	%p1, %r421, %r896;
	setp.eq.s32 	%p2, %r421, %r425;
	or.pred  	%p41, %p2, %p1;
	setp.eq.s32 	%p3, %r421, %r426;
	or.pred  	%p42, %p3, %p41;
	@%p42 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_19;

$L__BB0_20:
	st.local.u32 	[%rd51], %r421;
	mov.u32 	%r848, 0;
	mov.u32 	%r850, 1;
	bra.uni 	$L__BB0_21;

$L__BB0_53:
	st.local.u32 	[%rd52], %r421;
	mov.u32 	%r870, 1;
	mov.u32 	%r872, 0;

$L__BB0_55:
	setp.eq.s32 	%p12, %r422, %r896;
	setp.eq.s32 	%p13, %r423, %r896;
	or.pred  	%p74, %p12, %p9;
	or.pred  	%p75, %p13, %p74;
	mov.u32 	%r874, 0;
	@%p75 bra 	$L__BB0_57;

	st.local.u32 	[%rd53], %r896;
	mov.u32 	%r874, 1;

$L__BB0_57:
	setp.eq.s32 	%p76, %r422, %r425;
	setp.eq.s32 	%p77, %r422, %r426;
	setp.eq.s32 	%p78, %r423, %r425;
	setp.eq.s32 	%p79, %r423, %r426;
	or.pred  	%p80, %p76, %p12;
	or.pred  	%p81, %p77, %p80;
	or.pred  	%p82, %p76, %p10;
	or.pred  	%p14, %p78, %p82;
	or.pred  	%p83, %p77, %p11;
	or.pred  	%p15, %p79, %p83;
	or.pred  	%p84, %p78, %p13;
	or.pred  	%p16, %p79, %p84;
	@%p81 bra 	$L__BB0_59;
	bra.uni 	$L__BB0_58;

$L__BB0_59:
	add.s32 	%r63, %r872, 1;
	mul.wide.u32 	%rd265, %r872, 4;
	add.s64 	%rd266, %rd51, %rd265;
	st.local.u32 	[%rd266], %r422;
	mov.u32 	%r872, %r63;
	mov.u32 	%r873, %r870;
	bra.uni 	$L__BB0_60;

$L__BB0_58:
	add.s32 	%r873, %r870, 1;
	mul.wide.u32 	%rd263, %r870, 4;
	add.s64 	%rd264, %rd52, %rd263;
	st.local.u32 	[%rd264], %r422;

$L__BB0_60:
	@%p14 bra 	$L__BB0_62;

	add.s32 	%r66, %r874, 1;
	mul.wide.u32 	%rd267, %r874, 4;
	add.s64 	%rd268, %rd53, %rd267;
	st.local.u32 	[%rd268], %r425;
	mov.u32 	%r874, %r66;

$L__BB0_62:
	@%p16 bra 	$L__BB0_64;
	bra.uni 	$L__BB0_63;

$L__BB0_64:
	mul.wide.u32 	%rd271, %r872, 4;
	add.s64 	%rd272, %rd51, %rd271;
	st.local.u32 	[%rd272], %r423;
	bra.uni 	$L__BB0_65;

$L__BB0_63:
	mul.wide.u32 	%rd269, %r873, 4;
	add.s64 	%rd270, %rd52, %rd269;
	st.local.u32 	[%rd270], %r423;

$L__BB0_65:
	@%p15 bra 	$L__BB0_67;

	mul.wide.u32 	%rd273, %r874, 4;
	add.s64 	%rd274, %rd53, %rd273;
	st.local.u32 	[%rd274], %r426;

$L__BB0_67:
	ld.local.u32 	%r893, [%rd51];
	ld.local.u32 	%r892, [%rd52];
	ld.local.u32 	%r895, [%rd53];
	ld.local.u32 	%r891, [%rd52+4];
	ld.local.u32 	%r894, [%rd53+4];
	setp.eq.s32 	%p85, %r421, %r893;
	mov.u32 	%r884, 2;
	mov.u32 	%r882, 1;
	mov.u32 	%r875, %r882;
	mov.u32 	%r881, %r884;
	@%p85 bra 	$L__BB0_70;

	setp.eq.s32 	%p86, %r421, %r892;
	mov.u32 	%r875, 0;
	@%p86 bra 	$L__BB0_70;

	setp.eq.s32 	%p87, %r421, %r891;
	selp.b32 	%r881, 0, 2, %p87;
	mov.u32 	%r875, %r882;

$L__BB0_70:
	setp.eq.s32 	%p88, %r896, %r893;
	mov.u32 	%r877, %r882;
	@%p88 bra 	$L__BB0_73;

	setp.eq.s32 	%p89, %r896, %r895;
	mov.u32 	%r877, 0;
	@%p89 bra 	$L__BB0_73;

	setp.eq.s32 	%p90, %r896, %r894;
	selp.b32 	%r884, 0, 2, %p90;
	mov.u32 	%r877, %r882;

$L__BB0_73:
	setp.eq.s32 	%p91, %r422, %r893;
	mov.u32 	%r879, %r882;
	mov.u32 	%r880, %r875;
	@%p91 bra 	$L__BB0_76;

	setp.eq.s32 	%p92, %r422, %r892;
	mov.u32 	%r880, 1;
	mov.u32 	%r879, 0;
	@%p92 bra 	$L__BB0_76;

	setp.eq.s32 	%p93, %r422, %r891;
	selp.b32 	%r881, 1, %r881, %p93;
	mov.u32 	%r880, %r875;

$L__BB0_76:
	setp.eq.s32 	%p94, %r425, %r893;
	mov.u32 	%r883, %r877;
	@%p94 bra 	$L__BB0_79;

	setp.eq.s32 	%p95, %r425, %r895;
	mov.u32 	%r883, 1;
	mov.u32 	%r882, 0;
	@%p95 bra 	$L__BB0_79;

	setp.eq.s32 	%p96, %r425, %r894;
	selp.b32 	%r884, 1, %r884, %p96;
	mov.u32 	%r883, %r877;

$L__BB0_79:
	setp.eq.s32 	%p97, %r423, %r893;
	mov.u32 	%r888, 2;
	mov.u32 	%r885, %r888;
	mov.u32 	%r886, %r880;
	@%p97 bra 	$L__BB0_82;

	setp.eq.s32 	%p98, %r423, %r892;
	mov.u32 	%r886, 2;
	mov.u32 	%r885, %r879;
	@%p98 bra 	$L__BB0_82;

	setp.eq.s32 	%p99, %r423, %r891;
	selp.b32 	%r881, 2, %r881, %p99;
	mov.u32 	%r885, %r879;
	mov.u32 	%r886, %r880;

$L__BB0_82:
	setp.eq.s32 	%p100, %r426, %r893;
	mov.u32 	%r889, %r883;
	@%p100 bra 	$L__BB0_85;

	setp.eq.s32 	%p101, %r426, %r895;
	mov.u32 	%r889, 2;
	mov.u32 	%r888, %r882;
	@%p101 bra 	$L__BB0_85;

	setp.eq.s32 	%p102, %r426, %r894;
	selp.b32 	%r884, 2, %r884, %p102;
	mov.u32 	%r888, %r882;
	mov.u32 	%r889, %r883;

$L__BB0_85:
	ld.param.u32 	%r897, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_14];
	ld.param.u64 	%rd635, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_13];
	ld.param.u64 	%rd634, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_12];
	st.local.u32 	[%rd58+8], %r881;
	st.local.u32 	[%rd58+4], %r886;
	st.local.u32 	[%rd58], %r885;
	st.local.u32 	[%rd59+8], %r884;
	st.local.u32 	[%rd59+4], %r889;
	st.local.u32 	[%rd59], %r888;
	mov.u32 	%r896, %r893;
	bra.uni 	$L__BB0_86;

$L__BB0_19:
	st.local.u32 	[%rd52], %r421;
	mov.u32 	%r850, %r852;

$L__BB0_21:
	setp.eq.s32 	%p4, %r422, %r896;
	setp.eq.s32 	%p5, %r423, %r896;
	or.pred  	%p43, %p4, %p1;
	or.pred  	%p44, %p5, %p43;
	@%p44 bra 	$L__BB0_23;

	st.local.u32 	[%rd53], %r896;
	mov.u32 	%r852, 1;

$L__BB0_23:
	setp.eq.s32 	%p45, %r422, %r425;
	setp.eq.s32 	%p46, %r422, %r426;
	setp.eq.s32 	%p47, %r423, %r425;
	setp.eq.s32 	%p48, %r423, %r426;
	or.pred  	%p49, %p45, %p4;
	or.pred  	%p50, %p46, %p49;
	or.pred  	%p51, %p45, %p2;
	or.pred  	%p6, %p47, %p51;
	or.pred  	%p52, %p46, %p3;
	or.pred  	%p7, %p48, %p52;
	or.pred  	%p53, %p47, %p5;
	or.pred  	%p8, %p48, %p53;
	@%p50 bra 	$L__BB0_25;
	bra.uni 	$L__BB0_24;

$L__BB0_25:
	add.s32 	%r28, %r850, 1;
	mul.wide.u32 	%rd253, %r850, 4;
	add.s64 	%rd254, %rd51, %rd253;
	st.local.u32 	[%rd254], %r422;
	mov.u32 	%r850, %r28;
	mov.u32 	%r851, %r848;
	bra.uni 	$L__BB0_26;

$L__BB0_24:
	add.s32 	%r851, %r848, 1;
	mul.wide.u32 	%rd251, %r848, 4;
	add.s64 	%rd252, %rd52, %rd251;
	st.local.u32 	[%rd252], %r422;

$L__BB0_26:
	@%p6 bra 	$L__BB0_28;

	add.s32 	%r31, %r852, 1;
	mul.wide.u32 	%rd255, %r852, 4;
	add.s64 	%rd256, %rd53, %rd255;
	st.local.u32 	[%rd256], %r425;
	mov.u32 	%r852, %r31;

$L__BB0_28:
	@%p8 bra 	$L__BB0_30;
	bra.uni 	$L__BB0_29;

$L__BB0_30:
	mul.wide.u32 	%rd259, %r850, 4;
	add.s64 	%rd260, %rd51, %rd259;
	st.local.u32 	[%rd260], %r423;
	bra.uni 	$L__BB0_31;

$L__BB0_29:
	mul.wide.u32 	%rd257, %r851, 4;
	add.s64 	%rd258, %rd52, %rd257;
	st.local.u32 	[%rd258], %r423;

$L__BB0_31:
	@%p7 bra 	$L__BB0_33;

	mul.wide.u32 	%rd261, %r852, 4;
	add.s64 	%rd262, %rd53, %rd261;
	st.local.u32 	[%rd262], %r426;

$L__BB0_33:
	ld.local.u32 	%r893, [%rd51];
	ld.local.u32 	%r892, [%rd51+4];
	ld.local.u32 	%r891, [%rd52];
	ld.local.u32 	%r894, [%rd53];
	setp.eq.s32 	%p54, %r421, %r893;
	mov.u32 	%r860, 1;
	mov.u32 	%r853, %r860;
	mov.u32 	%r859, %r862;
	@%p54 bra 	$L__BB0_36;

	setp.eq.s32 	%p55, %r421, %r892;
	mov.u32 	%r853, 0;
	mov.u32 	%r859, %r862;
	@%p55 bra 	$L__BB0_36;

	setp.eq.s32 	%p56, %r421, %r891;
	selp.b32 	%r859, 0, 2, %p56;
	mov.u32 	%r853, %r860;

$L__BB0_36:
	setp.eq.s32 	%p57, %r896, %r893;
	mov.u32 	%r855, %r860;
	@%p57 bra 	$L__BB0_39;

	setp.eq.s32 	%p58, %r896, %r892;
	mov.u32 	%r855, 0;
	@%p58 bra 	$L__BB0_39;

	setp.eq.s32 	%p59, %r896, %r894;
	selp.b32 	%r862, 0, 2, %p59;
	mov.u32 	%r855, %r860;

$L__BB0_39:
	setp.eq.s32 	%p60, %r422, %r893;
	mov.u32 	%r857, %r860;
	mov.u32 	%r858, %r853;
	@%p60 bra 	$L__BB0_42;

	setp.eq.s32 	%p61, %r422, %r892;
	mov.u32 	%r858, 1;
	mov.u32 	%r857, 0;
	@%p61 bra 	$L__BB0_42;

	setp.eq.s32 	%p62, %r422, %r891;
	selp.b32 	%r859, 1, %r859, %p62;
	mov.u32 	%r858, %r853;

$L__BB0_42:
	setp.eq.s32 	%p63, %r425, %r893;
	mov.u32 	%r861, %r855;
	@%p63 bra 	$L__BB0_45;

	setp.eq.s32 	%p64, %r425, %r892;
	mov.u32 	%r861, 1;
	mov.u32 	%r860, 0;
	@%p64 bra 	$L__BB0_45;

	setp.eq.s32 	%p65, %r425, %r894;
	selp.b32 	%r862, 1, %r862, %p65;
	mov.u32 	%r861, %r855;

$L__BB0_45:
	setp.eq.s32 	%p66, %r423, %r893;
	mov.u32 	%r866, 2;
	mov.u32 	%r863, %r866;
	mov.u32 	%r864, %r858;
	@%p66 bra 	$L__BB0_48;

	setp.eq.s32 	%p67, %r423, %r892;
	mov.u32 	%r864, 2;
	mov.u32 	%r863, %r857;
	@%p67 bra 	$L__BB0_48;

	setp.eq.s32 	%p68, %r423, %r891;
	selp.b32 	%r859, 2, %r859, %p68;
	mov.u32 	%r863, %r857;
	mov.u32 	%r864, %r858;

$L__BB0_48:
	setp.eq.s32 	%p69, %r426, %r893;
	mov.u32 	%r867, %r861;
	@%p69 bra 	$L__BB0_51;

	setp.eq.s32 	%p70, %r426, %r892;
	mov.u32 	%r867, 2;
	mov.u32 	%r866, %r860;
	@%p70 bra 	$L__BB0_51;

	setp.eq.s32 	%p71, %r426, %r894;
	selp.b32 	%r862, 2, %r862, %p71;
	mov.u32 	%r866, %r860;
	mov.u32 	%r867, %r861;

$L__BB0_51:
	ld.param.u32 	%r897, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_17];
	ld.param.u64 	%rd635, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_16];
	ld.param.u64 	%rd634, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_15];
	st.local.u32 	[%rd58+8], %r859;
	st.local.u32 	[%rd58+4], %r864;
	st.local.u32 	[%rd58], %r863;
	st.local.u32 	[%rd59+8], %r862;
	st.local.u32 	[%rd59+4], %r867;
	st.local.u32 	[%rd59], %r866;
	mov.u32 	%r895, %r892;
	mov.u32 	%r896, %r893;

$L__BB0_86:
	ld.param.u64 	%rd623, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_41];
	mul.lo.s32 	%r494, %r893, 3;
	mul.wide.s32 	%rd293, %r494, 8;
	add.s64 	%rd275, %rd623, %rd293;
	// begin inline asm
	ld.global.nc.f64 %fd635, [%rd275];
	// end inline asm
	add.s64 	%rd276, %rd275, 8;
	// begin inline asm
	ld.global.nc.f64 %fd636, [%rd276];
	// end inline asm
	add.s64 	%rd277, %rd275, 16;
	// begin inline asm
	ld.global.nc.f64 %fd637, [%rd277];
	// end inline asm
	mul.lo.s32 	%r495, %r892, 3;
	mul.wide.s32 	%rd294, %r495, 8;
	add.s64 	%rd278, %rd623, %rd294;
	// begin inline asm
	ld.global.nc.f64 %fd638, [%rd278];
	// end inline asm
	add.s64 	%rd279, %rd278, 8;
	// begin inline asm
	ld.global.nc.f64 %fd639, [%rd279];
	// end inline asm
	add.s64 	%rd280, %rd278, 16;
	// begin inline asm
	ld.global.nc.f64 %fd640, [%rd280];
	// end inline asm
	mul.lo.s32 	%r496, %r891, 3;
	mul.wide.s32 	%rd295, %r496, 8;
	add.s64 	%rd281, %rd623, %rd295;
	// begin inline asm
	ld.global.nc.f64 %fd641, [%rd281];
	// end inline asm
	add.s64 	%rd282, %rd281, 8;
	// begin inline asm
	ld.global.nc.f64 %fd642, [%rd282];
	// end inline asm
	add.s64 	%rd283, %rd281, 16;
	// begin inline asm
	ld.global.nc.f64 %fd643, [%rd283];
	// end inline asm
	mul.lo.s32 	%r497, %r896, 3;
	mul.wide.s32 	%rd296, %r497, 8;
	add.s64 	%rd284, %rd623, %rd296;
	// begin inline asm
	ld.global.nc.f64 %fd644, [%rd284];
	// end inline asm
	add.s64 	%rd285, %rd284, 8;
	// begin inline asm
	ld.global.nc.f64 %fd645, [%rd285];
	// end inline asm
	add.s64 	%rd286, %rd284, 16;
	// begin inline asm
	ld.global.nc.f64 %fd646, [%rd286];
	// end inline asm
	mul.lo.s32 	%r498, %r895, 3;
	mul.wide.s32 	%rd297, %r498, 8;
	add.s64 	%rd287, %rd623, %rd297;
	// begin inline asm
	ld.global.nc.f64 %fd647, [%rd287];
	// end inline asm
	add.s64 	%rd288, %rd287, 8;
	// begin inline asm
	ld.global.nc.f64 %fd648, [%rd288];
	// end inline asm
	add.s64 	%rd289, %rd287, 16;
	// begin inline asm
	ld.global.nc.f64 %fd649, [%rd289];
	// end inline asm
	mul.lo.s32 	%r499, %r894, 3;
	mul.wide.s32 	%rd298, %r499, 8;
	add.s64 	%rd290, %rd623, %rd298;
	// begin inline asm
	ld.global.nc.f64 %fd650, [%rd290];
	// end inline asm
	add.s64 	%rd291, %rd290, 8;
	// begin inline asm
	ld.global.nc.f64 %fd651, [%rd291];
	// end inline asm
	add.s64 	%rd292, %rd290, 16;
	// begin inline asm
	ld.global.nc.f64 %fd652, [%rd292];
	// end inline asm
	sub.f64 	%fd653, %fd638, %fd635;
	st.f64 	[%rd62], %fd653;
	sub.f64 	%fd654, %fd639, %fd636;
	st.f64 	[%rd62+8], %fd654;
	sub.f64 	%fd655, %fd640, %fd637;
	st.f64 	[%rd62+16], %fd655;
	sub.f64 	%fd656, %fd641, %fd635;
	st.f64 	[%rd62+24], %fd656;
	sub.f64 	%fd657, %fd642, %fd636;
	mov.u64 	%rd300, 32;
	st.f64 	[%rd62+32], %fd657;
	sub.f64 	%fd658, %fd643, %fd637;
	st.f64 	[%rd62+40], %fd658;
	sub.f64 	%fd659, %fd647, %fd644;
	st.f64 	[%rd63], %fd659;
	sub.f64 	%fd660, %fd648, %fd645;
	st.f64 	[%rd63+8], %fd660;
	sub.f64 	%fd661, %fd649, %fd646;
	st.f64 	[%rd63+16], %fd661;
	sub.f64 	%fd662, %fd650, %fd644;
	st.f64 	[%rd63+24], %fd662;
	sub.f64 	%fd663, %fd651, %fd645;
	st.f64 	[%rd63+32], %fd663;
	sub.f64 	%fd664, %fd652, %fd646;
	st.f64 	[%rd63+40], %fd664;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd215;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 8
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd300;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd73, [retval0+0];
	} // callseq 9
	setp.ne.s64 	%p103, %rd73, 0;
	@%p103 bra 	$L__BB0_88;

	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd302, [retval0+0];
	} // callseq 10

$L__BB0_88:
	mov.u64 	%rd636, %rd215;

$L__BB0_89:
	shl.b64 	%rd75, %rd636, 1;
	mul.lo.s64 	%rd305, %rd636, 24;
	add.s64 	%rd76, %rd62, %rd305;
	mov.u64 	%rd637, %rd215;

$L__BB0_90:
	add.s64 	%rd306, %rd637, %rd75;
	shl.b64 	%rd307, %rd306, 3;
	add.s64 	%rd308, %rd73, %rd307;
	mul.lo.s64 	%rd309, %rd637, 24;
	add.s64 	%rd310, %rd62, %rd309;
	ld.f64 	%fd665, [%rd76];
	ld.f64 	%fd666, [%rd310];
	ld.f64 	%fd667, [%rd76+8];
	ld.f64 	%fd668, [%rd310+8];
	mul.f64 	%fd669, %fd668, %fd667;
	fma.rn.f64 	%fd670, %fd666, %fd665, %fd669;
	ld.f64 	%fd671, [%rd76+16];
	ld.f64 	%fd672, [%rd310+16];
	fma.rn.f64 	%fd673, %fd672, %fd671, %fd670;
	st.f64 	[%rd308], %fd673;
	add.s64 	%rd637, %rd637, 1;
	setp.lt.u64 	%p104, %rd637, 2;
	@%p104 bra 	$L__BB0_90;

	add.s64 	%rd636, %rd636, 1;
	setp.lt.u64 	%p105, %rd636, 2;
	@%p105 bra 	$L__BB0_89;

	mov.u64 	%rd311, 0;
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd311;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 11
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd300;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd80, [retval0+0];
	} // callseq 12
	setp.ne.s64 	%p106, %rd80, 0;
	@%p106 bra 	$L__BB0_94;

	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd314, [retval0+0];
	} // callseq 13

$L__BB0_94:
	mov.u64 	%rd638, %rd311;

$L__BB0_95:
	shl.b64 	%rd82, %rd638, 1;
	mul.lo.s64 	%rd317, %rd638, 24;
	add.s64 	%rd83, %rd63, %rd317;
	mov.u64 	%rd639, %rd311;

$L__BB0_96:
	add.s64 	%rd318, %rd639, %rd82;
	shl.b64 	%rd319, %rd318, 3;
	add.s64 	%rd320, %rd80, %rd319;
	mul.lo.s64 	%rd321, %rd639, 24;
	add.s64 	%rd322, %rd63, %rd321;
	ld.f64 	%fd674, [%rd83];
	ld.f64 	%fd675, [%rd322];
	ld.f64 	%fd676, [%rd83+8];
	ld.f64 	%fd677, [%rd322+8];
	mul.f64 	%fd678, %fd677, %fd676;
	fma.rn.f64 	%fd679, %fd675, %fd674, %fd678;
	ld.f64 	%fd680, [%rd83+16];
	ld.f64 	%fd681, [%rd322+16];
	fma.rn.f64 	%fd682, %fd681, %fd680, %fd679;
	st.f64 	[%rd320], %fd682;
	add.s64 	%rd639, %rd639, 1;
	setp.lt.u64 	%p107, %rd639, 2;
	@%p107 bra 	$L__BB0_96;

	add.s64 	%rd638, %rd638, 1;
	setp.lt.u64 	%p108, %rd638, 2;
	@%p108 bra 	$L__BB0_95;

	ld.f64 	%fd683, [%rd73+24];
	mov.u64 	%rd323, 0;
	ld.f64 	%fd684, [%rd73];
	mul.f64 	%fd685, %fd684, %fd683;
	ld.f64 	%fd686, [%rd73+8];
	ld.f64 	%fd687, [%rd73+16];
	mul.f64 	%fd688, %fd687, %fd686;
	sub.f64 	%fd11, %fd685, %fd688;
	ld.f64 	%fd689, [%rd80+24];
	ld.f64 	%fd690, [%rd80];
	mul.f64 	%fd691, %fd690, %fd689;
	ld.f64 	%fd692, [%rd80+8];
	ld.f64 	%fd693, [%rd80+16];
	mul.f64 	%fd694, %fd693, %fd692;
	sub.f64 	%fd12, %fd691, %fd694;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 14
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd300;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd89, [retval0+0];
	} // callseq 15
	setp.ne.s64 	%p109, %rd89, 0;
	@%p109 bra 	$L__BB0_100;

	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd326, [retval0+0];
	} // callseq 16

$L__BB0_100:
	ld.f64 	%fd695, [%rd73];
	neg.f64 	%fd696, %fd695;
	st.f64 	[%rd89], %fd696;
	ld.f64 	%fd697, [%rd73+8];
	neg.f64 	%fd698, %fd697;
	st.f64 	[%rd89+8], %fd698;
	ld.f64 	%fd699, [%rd73+16];
	neg.f64 	%fd700, %fd699;
	st.f64 	[%rd89+16], %fd700;
	ld.f64 	%fd701, [%rd73+24];
	neg.f64 	%fd702, %fd701;
	st.f64 	[%rd89+24], %fd702;
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 17
	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd300;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd91, [retval0+0];
	} // callseq 18
	setp.ne.s64 	%p110, %rd91, 0;
	@%p110 bra 	$L__BB0_102;

	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd330, [retval0+0];
	} // callseq 19

$L__BB0_102:
	ld.f64 	%fd703, [%rd80];
	neg.f64 	%fd704, %fd703;
	st.f64 	[%rd91], %fd704;
	ld.f64 	%fd705, [%rd80+8];
	neg.f64 	%fd706, %fd705;
	st.f64 	[%rd91+8], %fd706;
	ld.f64 	%fd707, [%rd80+16];
	neg.f64 	%fd708, %fd707;
	st.f64 	[%rd91+16], %fd708;
	ld.f64 	%fd709, [%rd80+24];
	neg.f64 	%fd710, %fd709;
	st.f64 	[%rd91+24], %fd710;
	ld.f64 	%fd711, [%rd73+24];
	st.f64 	[%rd89], %fd711;
	ld.f64 	%fd712, [%rd73];
	st.f64 	[%rd89+24], %fd712;
	ld.f64 	%fd713, [%rd80+24];
	st.f64 	[%rd91], %fd713;
	ld.f64 	%fd714, [%rd80];
	st.f64 	[%rd91+24], %fd714;
	ld.f64 	%fd715, [%rd89];
	div.rn.f64 	%fd716, %fd715, %fd11;
	st.f64 	[%rd89], %fd716;
	ld.f64 	%fd717, [%rd89+8];
	div.rn.f64 	%fd718, %fd717, %fd11;
	st.f64 	[%rd89+8], %fd718;
	ld.f64 	%fd719, [%rd89+16];
	div.rn.f64 	%fd720, %fd719, %fd11;
	st.f64 	[%rd89+16], %fd720;
	ld.f64 	%fd721, [%rd89+24];
	div.rn.f64 	%fd722, %fd721, %fd11;
	st.f64 	[%rd89+24], %fd722;
	ld.f64 	%fd723, [%rd91];
	div.rn.f64 	%fd724, %fd723, %fd12;
	st.f64 	[%rd91], %fd724;
	ld.f64 	%fd725, [%rd91+8];
	div.rn.f64 	%fd726, %fd725, %fd12;
	st.f64 	[%rd91+8], %fd726;
	ld.f64 	%fd727, [%rd91+16];
	div.rn.f64 	%fd728, %fd727, %fd12;
	st.f64 	[%rd91+16], %fd728;
	ld.f64 	%fd729, [%rd91+24];
	div.rn.f64 	%fd730, %fd729, %fd12;
	st.f64 	[%rd91+24], %fd730;
	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 20
	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd216;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd92, [retval0+0];
	} // callseq 21
	setp.ne.s64 	%p111, %rd92, 0;
	@%p111 bra 	$L__BB0_104;

	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd334, [retval0+0];
	} // callseq 22

$L__BB0_104:
	mov.u64 	%rd640, %rd323;

$L__BB0_105:
	mul.lo.s64 	%rd94, %rd640, 3;
	shl.b64 	%rd337, %rd640, 4;
	add.s64 	%rd95, %rd89, %rd337;
	mov.u64 	%rd641, %rd323;

$L__BB0_106:
	add.s64 	%rd338, %rd641, %rd94;
	shl.b64 	%rd339, %rd338, 3;
	add.s64 	%rd340, %rd92, %rd339;
	shl.b64 	%rd341, %rd641, 3;
	add.s64 	%rd342, %rd62, %rd341;
	ld.f64 	%fd731, [%rd95];
	ld.f64 	%fd732, [%rd342];
	ld.f64 	%fd733, [%rd95+8];
	ld.f64 	%fd734, [%rd342+24];
	mul.f64 	%fd735, %fd734, %fd733;
	fma.rn.f64 	%fd736, %fd732, %fd731, %fd735;
	st.f64 	[%rd340], %fd736;
	add.s64 	%rd641, %rd641, 1;
	setp.lt.u64 	%p112, %rd641, 3;
	@%p112 bra 	$L__BB0_106;

	add.s64 	%rd640, %rd640, 1;
	setp.lt.u64 	%p113, %rd640, 2;
	@%p113 bra 	$L__BB0_105;

	mov.u64 	%rd343, 0;
	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd343;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 23
	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd216;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd99, [retval0+0];
	} // callseq 24
	setp.ne.s64 	%p114, %rd99, 0;
	@%p114 bra 	$L__BB0_110;

	{ // callseq 25, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd346, [retval0+0];
	} // callseq 25

$L__BB0_110:
	mov.u64 	%rd642, %rd343;

$L__BB0_111:
	mul.lo.s64 	%rd101, %rd642, 3;
	shl.b64 	%rd349, %rd642, 4;
	add.s64 	%rd102, %rd91, %rd349;
	mov.u64 	%rd643, %rd343;

$L__BB0_112:
	add.s64 	%rd350, %rd643, %rd101;
	shl.b64 	%rd351, %rd350, 3;
	add.s64 	%rd352, %rd99, %rd351;
	shl.b64 	%rd353, %rd643, 3;
	add.s64 	%rd354, %rd63, %rd353;
	ld.f64 	%fd737, [%rd102];
	ld.f64 	%fd738, [%rd354];
	ld.f64 	%fd739, [%rd102+8];
	ld.f64 	%fd740, [%rd354+24];
	mul.f64 	%fd741, %fd740, %fd739;
	fma.rn.f64 	%fd742, %fd738, %fd737, %fd741;
	st.f64 	[%rd352], %fd742;
	add.s64 	%rd643, %rd643, 1;
	setp.lt.u64 	%p115, %rd643, 3;
	@%p115 bra 	$L__BB0_112;

	add.s64 	%rd642, %rd642, 1;
	setp.lt.u64 	%p116, %rd642, 2;
	@%p116 bra 	$L__BB0_111;

	setp.lt.s32 	%p117, %r897, 1;
	@%p117 bra 	$L__BB0_460;

	mov.u32 	%r898, 0;

$L__BB0_116:
	shl.b32 	%r501, %r898, 2;
	mul.wide.s32 	%rd359, %r501, 8;
	add.s64 	%rd355, %rd635, %rd359;
	// begin inline asm
	ld.global.nc.f64 %fd743, [%rd355];
	// end inline asm
	or.b32  	%r502, %r501, 1;
	mul.wide.s32 	%rd360, %r502, 8;
	add.s64 	%rd356, %rd635, %rd360;
	// begin inline asm
	ld.global.nc.f64 %fd744, [%rd356];
	// end inline asm
	ld.f64 	%fd747, [%rd62];
	fma.rn.f64 	%fd748, %fd743, %fd747, %fd635;
	ld.f64 	%fd749, [%rd62+24];
	fma.rn.f64 	%fd13, %fd744, %fd749, %fd748;
	ld.f64 	%fd750, [%rd62+8];
	fma.rn.f64 	%fd751, %fd743, %fd750, %fd636;
	ld.f64 	%fd752, [%rd62+32];
	fma.rn.f64 	%fd14, %fd744, %fd752, %fd751;
	ld.f64 	%fd753, [%rd62+16];
	fma.rn.f64 	%fd754, %fd743, %fd753, %fd637;
	ld.f64 	%fd755, [%rd62+40];
	fma.rn.f64 	%fd15, %fd744, %fd755, %fd754;
	or.b32  	%r503, %r501, 2;
	mul.wide.s32 	%rd361, %r503, 8;
	add.s64 	%rd357, %rd635, %rd361;
	// begin inline asm
	ld.global.nc.f64 %fd745, [%rd357];
	// end inline asm
	or.b32  	%r504, %r501, 3;
	mul.wide.s32 	%rd362, %r504, 8;
	add.s64 	%rd358, %rd635, %rd362;
	// begin inline asm
	ld.global.nc.f64 %fd746, [%rd358];
	// end inline asm
	ld.f64 	%fd756, [%rd63];
	fma.rn.f64 	%fd757, %fd745, %fd756, %fd644;
	ld.f64 	%fd758, [%rd63+24];
	fma.rn.f64 	%fd16, %fd746, %fd758, %fd757;
	ld.f64 	%fd759, [%rd63+8];
	fma.rn.f64 	%fd760, %fd745, %fd759, %fd645;
	ld.f64 	%fd761, [%rd63+32];
	fma.rn.f64 	%fd17, %fd746, %fd761, %fd760;
	ld.f64 	%fd762, [%rd63+16];
	fma.rn.f64 	%fd763, %fd745, %fd762, %fd646;
	ld.f64 	%fd764, [%rd63+40];
	fma.rn.f64 	%fd18, %fd746, %fd764, %fd763;
	@%p29 bra 	$L__BB0_459;

	mul.wide.s32 	%rd363, %r898, 8;
	add.s64 	%rd110, %rd634, %rd363;
	sub.f64 	%fd19, %fd16, %fd13;
	sub.f64 	%fd20, %fd17, %fd14;
	sub.f64 	%fd21, %fd18, %fd15;
	div.rn.f64 	%fd23, %fd19, 0d402921FB54442D18;
	div.rn.f64 	%fd24, %fd20, 0d402921FB54442D18;
	div.rn.f64 	%fd25, %fd21, 0d402921FB54442D18;
	mov.u32 	%r899, 0;

$L__BB0_118:
	mov.u32 	%r900, 0;
	shl.b32 	%r507, %r899, 2;
	mul.wide.s32 	%rd365, %r507, 4;
	add.s64 	%rd111, %rd364, %rd365;

$L__BB0_119:
	mov.u32 	%r901, 0;
	mul.wide.s32 	%rd366, %r900, 4;
	add.s64 	%rd367, %rd58, %rd366;
	ld.local.u32 	%r513, [%rd367];
	add.s32 	%r514, %r513, 1;
	mul.hi.s32 	%r515, %r514, 1431655766;
	shr.u32 	%r516, %r515, 31;
	add.s32 	%r517, %r515, %r516;
	mul.lo.s32 	%r518, %r517, 3;
	sub.s32 	%r519, %r514, %r518;
	add.s32 	%r520, %r519, 1;
	mul.hi.s32 	%r521, %r520, 1431655766;
	shr.u32 	%r522, %r521, 31;
	add.s32 	%r523, %r521, %r522;
	mul.lo.s32 	%r524, %r523, 3;
	sub.s32 	%r525, %r520, %r524;
	mul.wide.s32 	%rd368, %r519, 4;
	add.s64 	%rd369, %rd54, %rd368;
	mul.wide.s32 	%rd370, %r525, 4;
	add.s64 	%rd371, %rd54, %rd370;
	ld.local.u32 	%r526, [%rd371];
	ld.local.u32 	%r527, [%rd369];
	setp.lt.s32 	%p119, %r527, %r526;
	selp.f64 	%fd29, 0d3FF0000000000000, 0dBFF0000000000000, %p119;
	mul.wide.s32 	%rd372, %r513, 4;
	add.s64 	%rd112, %rd56, %rd372;

$L__BB0_120:
	shl.b32 	%r822, %r898, 2;
	sub.f64 	%fd2041, %fd18, %fd15;
	mul.f64 	%fd2040, %fd2041, %fd2041;
	sub.f64 	%fd2039, %fd17, %fd14;
	fma.rn.f64 	%fd2038, %fd2039, %fd2039, %fd2040;
	sub.f64 	%fd2037, %fd16, %fd13;
	fma.rn.f64 	%fd2036, %fd2037, %fd2037, %fd2038;
	or.b32  	%r821, %r822, 3;
	mul.wide.s32 	%rd608, %r821, 8;
	add.s64 	%rd607, %rd635, %rd608;
	or.b32  	%r820, %r822, 2;
	mul.wide.s32 	%rd606, %r820, 8;
	add.s64 	%rd605, %rd635, %rd606;
	shr.u32 	%r819, %r900, 1;
	cvt.rn.f64.s32 	%fd2035, %r819;
	or.b32  	%r818, %r822, 1;
	mul.wide.s32 	%rd604, %r818, 8;
	add.s64 	%rd603, %rd635, %rd604;
	and.b32  	%r817, %r900, 1;
	cvt.rn.f64.s32 	%fd2034, %r817;
	mul.wide.s32 	%rd602, %r822, 8;
	add.s64 	%rd601, %rd635, %rd602;
	mul.wide.s32 	%rd378, %r901, 4;
	add.s64 	%rd379, %rd59, %rd378;
	ld.local.u32 	%r107, [%rd379];
	add.s32 	%r530, %r107, 1;
	mul.hi.s32 	%r531, %r530, 1431655766;
	shr.u32 	%r532, %r531, 31;
	add.s32 	%r533, %r531, %r532;
	mul.lo.s32 	%r534, %r533, 3;
	sub.s32 	%r535, %r530, %r534;
	add.s32 	%r536, %r535, 1;
	mul.hi.s32 	%r537, %r536, 1431655766;
	shr.u32 	%r538, %r537, 31;
	add.s32 	%r539, %r537, %r538;
	mul.lo.s32 	%r540, %r539, 3;
	sub.s32 	%r541, %r536, %r540;
	mul.wide.s32 	%rd380, %r535, 4;
	add.s64 	%rd381, %rd55, %rd380;
	mul.wide.s32 	%rd382, %r541, 4;
	add.s64 	%rd383, %rd55, %rd382;
	ld.local.u32 	%r542, [%rd383];
	ld.local.u32 	%r543, [%rd381];
	setp.lt.s32 	%p120, %r543, %r542;
	selp.f64 	%fd32, 0d3FF0000000000000, 0dBFF0000000000000, %p120;
	// begin inline asm
	ld.global.nc.f64 %fd767, [%rd601];
	// end inline asm
	sub.f64 	%fd772, %fd767, %fd2034;
	// begin inline asm
	ld.global.nc.f64 %fd768, [%rd603];
	// end inline asm
	sub.f64 	%fd773, %fd768, %fd2035;
	// begin inline asm
	ld.global.nc.f64 %fd769, [%rd605];
	// end inline asm
	and.b32  	%r544, %r901, 1;
	cvt.rn.f64.s32 	%fd774, %r544;
	sub.f64 	%fd775, %fd769, %fd774;
	// begin inline asm
	ld.global.nc.f64 %fd770, [%rd607];
	// end inline asm
	shr.u32 	%r545, %r901, 1;
	cvt.rn.f64.s32 	%fd776, %r545;
	sub.f64 	%fd777, %fd770, %fd776;
	ld.f64 	%fd778, [%rd62];
	ld.f64 	%fd779, [%rd62+24];
	mul.f64 	%fd780, %fd773, %fd779;
	fma.rn.f64 	%fd781, %fd772, %fd778, %fd780;
	mul.f64 	%fd33, %fd29, %fd781;
	ld.f64 	%fd782, [%rd62+8];
	ld.f64 	%fd783, [%rd62+32];
	mul.f64 	%fd784, %fd773, %fd783;
	fma.rn.f64 	%fd785, %fd772, %fd782, %fd784;
	mul.f64 	%fd34, %fd29, %fd785;
	ld.f64 	%fd786, [%rd62+16];
	ld.f64 	%fd787, [%rd62+40];
	mul.f64 	%fd788, %fd773, %fd787;
	fma.rn.f64 	%fd789, %fd772, %fd786, %fd788;
	mul.f64 	%fd35, %fd29, %fd789;
	ld.f64 	%fd790, [%rd63];
	ld.f64 	%fd791, [%rd63+24];
	mul.f64 	%fd792, %fd777, %fd791;
	fma.rn.f64 	%fd793, %fd775, %fd790, %fd792;
	mul.f64 	%fd36, %fd32, %fd793;
	ld.f64 	%fd794, [%rd63+8];
	ld.f64 	%fd795, [%rd63+32];
	mul.f64 	%fd796, %fd777, %fd795;
	fma.rn.f64 	%fd797, %fd775, %fd794, %fd796;
	mul.f64 	%fd37, %fd32, %fd797;
	ld.f64 	%fd798, [%rd63+16];
	ld.f64 	%fd799, [%rd63+40];
	mul.f64 	%fd800, %fd777, %fd799;
	fma.rn.f64 	%fd801, %fd775, %fd798, %fd800;
	mul.f64 	%fd38, %fd32, %fd801;
	// begin inline asm
	ld.global.nc.f64 %fd771, [%rd110];
	// end inline asm
	ld.global.u32 	%r546, [%rd111];
	ld.global.u32 	%r108, [%rd111+4];
	ld.global.u32 	%r109, [%rd111+8];
	ld.global.s32 	%rd113, [%rd111+12];
	sqrt.rn.f64 	%fd40, %fd2036;
	mov.u64 	%rd384, 0;
	st.local.u64 	[%rd7], %rd384;
	st.local.u64 	[%rd7+8], %rd384;
	st.local.u64 	[%rd7+16], %rd384;
	cvt.rn.f64.s32 	%fd41, %r546;
	mul.f64 	%fd2070, %fd13, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r547, %temp}, %fd2070;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r902}, %fd2070;
	}
	and.b32  	%r548, %r902, 2147483647;
	setp.ne.s32 	%p121, %r548, 2146435072;
	setp.ne.s32 	%p122, %r547, 0;
	or.pred  	%p123, %p122, %p121;
	@%p123 bra 	$L__BB0_122;

	mov.f64 	%fd802, 0d0000000000000000;
	mul.rn.f64 	%fd2070, %fd2070, %fd802;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r902}, %fd2070;
	}

$L__BB0_122:
	mul.f64 	%fd803, %fd2070, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r903, %fd803;
	st.local.u32 	[%rd1], %r903;
	cvt.rn.f64.s32 	%fd804, %r903;
	neg.f64 	%fd805, %fd804;
	mov.f64 	%fd806, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd807, %fd805, %fd806, %fd2070;
	mov.f64 	%fd808, 0d3C91A62633145C00;
	fma.rn.f64 	%fd809, %fd805, %fd808, %fd807;
	mov.f64 	%fd810, 0d397B839A252049C0;
	fma.rn.f64 	%fd2071, %fd805, %fd810, %fd809;
	and.b32  	%r549, %r902, 2145386496;
	setp.lt.u32 	%p124, %r549, 1105199104;
	@%p124 bra 	$L__BB0_124;

	{ // callseq 26, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2070;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2071, [retval0+0];
	} // callseq 26
	ld.local.u32 	%r903, [%rd1];

$L__BB0_124:
	add.s32 	%r116, %r903, 1;
	and.b32  	%r550, %r116, 1;
	shl.b32 	%r551, %r116, 3;
	and.b32  	%r552, %r551, 8;
	setp.eq.s32 	%p125, %r550, 0;
	selp.f64 	%fd811, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p125;
	mul.wide.s32 	%rd386, %r552, 8;
	mov.u64 	%rd387, __cudart_sin_cos_coeffs;
	add.s64 	%rd388, %rd387, %rd386;
	ld.global.nc.f64 	%fd812, [%rd388+8];
	mul.rn.f64 	%fd48, %fd2071, %fd2071;
	fma.rn.f64 	%fd813, %fd811, %fd48, %fd812;
	ld.global.nc.f64 	%fd814, [%rd388+16];
	fma.rn.f64 	%fd815, %fd813, %fd48, %fd814;
	ld.global.nc.f64 	%fd816, [%rd388+24];
	fma.rn.f64 	%fd817, %fd815, %fd48, %fd816;
	ld.global.nc.f64 	%fd818, [%rd388+32];
	fma.rn.f64 	%fd819, %fd817, %fd48, %fd818;
	ld.global.nc.f64 	%fd820, [%rd388+40];
	fma.rn.f64 	%fd821, %fd819, %fd48, %fd820;
	ld.global.nc.f64 	%fd822, [%rd388+48];
	fma.rn.f64 	%fd49, %fd821, %fd48, %fd822;
	fma.rn.f64 	%fd2073, %fd49, %fd2071, %fd2071;
	@%p125 bra 	$L__BB0_126;

	mov.f64 	%fd823, 0d3FF0000000000000;
	fma.rn.f64 	%fd2073, %fd49, %fd48, %fd823;

$L__BB0_126:
	and.b32  	%r553, %r116, 2;
	setp.eq.s32 	%p126, %r553, 0;
	@%p126 bra 	$L__BB0_128;

	mov.f64 	%fd824, 0d0000000000000000;
	mov.f64 	%fd825, 0dBFF0000000000000;
	fma.rn.f64 	%fd2073, %fd2073, %fd825, %fd824;

$L__BB0_128:
	cvt.rn.f64.s32 	%fd55, %r108;
	mul.f64 	%fd2074, %fd14, %fd55;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r554, %temp}, %fd2074;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r904}, %fd2074;
	}
	and.b32  	%r555, %r904, 2147483647;
	setp.ne.s32 	%p127, %r555, 2146435072;
	setp.ne.s32 	%p128, %r554, 0;
	or.pred  	%p129, %p128, %p127;
	@%p129 bra 	$L__BB0_130;

	mov.f64 	%fd826, 0d0000000000000000;
	mul.rn.f64 	%fd2074, %fd2074, %fd826;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r904}, %fd2074;
	}

$L__BB0_130:
	mul.f64 	%fd827, %fd2074, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r905, %fd827;
	st.local.u32 	[%rd1], %r905;
	cvt.rn.f64.s32 	%fd828, %r905;
	neg.f64 	%fd829, %fd828;
	fma.rn.f64 	%fd831, %fd829, %fd806, %fd2074;
	fma.rn.f64 	%fd833, %fd829, %fd808, %fd831;
	fma.rn.f64 	%fd2075, %fd829, %fd810, %fd833;
	and.b32  	%r556, %r904, 2145386496;
	setp.lt.u32 	%p130, %r556, 1105199104;
	@%p130 bra 	$L__BB0_132;

	{ // callseq 27, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2074;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2075, [retval0+0];
	} // callseq 27
	ld.local.u32 	%r905, [%rd1];

$L__BB0_132:
	add.s32 	%r123, %r905, 1;
	and.b32  	%r557, %r123, 1;
	shl.b32 	%r558, %r123, 3;
	and.b32  	%r559, %r558, 8;
	setp.eq.s32 	%p131, %r557, 0;
	selp.f64 	%fd835, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p131;
	mul.wide.s32 	%rd390, %r559, 8;
	add.s64 	%rd392, %rd387, %rd390;
	ld.global.nc.f64 	%fd836, [%rd392+8];
	mul.rn.f64 	%fd62, %fd2075, %fd2075;
	fma.rn.f64 	%fd837, %fd835, %fd62, %fd836;
	ld.global.nc.f64 	%fd838, [%rd392+16];
	fma.rn.f64 	%fd839, %fd837, %fd62, %fd838;
	ld.global.nc.f64 	%fd840, [%rd392+24];
	fma.rn.f64 	%fd841, %fd839, %fd62, %fd840;
	ld.global.nc.f64 	%fd842, [%rd392+32];
	fma.rn.f64 	%fd843, %fd841, %fd62, %fd842;
	ld.global.nc.f64 	%fd844, [%rd392+40];
	fma.rn.f64 	%fd845, %fd843, %fd62, %fd844;
	ld.global.nc.f64 	%fd846, [%rd392+48];
	fma.rn.f64 	%fd63, %fd845, %fd62, %fd846;
	fma.rn.f64 	%fd2077, %fd63, %fd2075, %fd2075;
	@%p131 bra 	$L__BB0_134;

	mov.f64 	%fd847, 0d3FF0000000000000;
	fma.rn.f64 	%fd2077, %fd63, %fd62, %fd847;

$L__BB0_134:
	and.b32  	%r560, %r123, 2;
	setp.eq.s32 	%p132, %r560, 0;
	@%p132 bra 	$L__BB0_136;

	mov.f64 	%fd848, 0d0000000000000000;
	mov.f64 	%fd849, 0dBFF0000000000000;
	fma.rn.f64 	%fd2077, %fd2077, %fd849, %fd848;

$L__BB0_136:
	mul.f64 	%fd69, %fd2073, %fd2077;
	cvt.rn.f64.s32 	%fd70, %r109;
	mul.f64 	%fd2078, %fd15, %fd70;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r561, %temp}, %fd2078;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r906}, %fd2078;
	}
	and.b32  	%r562, %r906, 2147483647;
	setp.ne.s32 	%p133, %r562, 2146435072;
	setp.ne.s32 	%p134, %r561, 0;
	or.pred  	%p135, %p134, %p133;
	@%p135 bra 	$L__BB0_138;

	mov.f64 	%fd850, 0d0000000000000000;
	mul.rn.f64 	%fd2078, %fd2078, %fd850;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r906}, %fd2078;
	}

$L__BB0_138:
	mul.f64 	%fd851, %fd2078, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r907, %fd851;
	st.local.u32 	[%rd1], %r907;
	cvt.rn.f64.s32 	%fd852, %r907;
	neg.f64 	%fd853, %fd852;
	fma.rn.f64 	%fd855, %fd853, %fd806, %fd2078;
	fma.rn.f64 	%fd857, %fd853, %fd808, %fd855;
	fma.rn.f64 	%fd2079, %fd853, %fd810, %fd857;
	and.b32  	%r563, %r906, 2145386496;
	setp.lt.u32 	%p136, %r563, 1105199104;
	@%p136 bra 	$L__BB0_140;

	{ // callseq 28, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2078;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2079, [retval0+0];
	} // callseq 28
	ld.local.u32 	%r907, [%rd1];

$L__BB0_140:
	add.s32 	%r130, %r907, 1;
	and.b32  	%r564, %r130, 1;
	shl.b32 	%r565, %r130, 3;
	and.b32  	%r566, %r565, 8;
	setp.eq.s32 	%p137, %r564, 0;
	selp.f64 	%fd859, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p137;
	mul.wide.s32 	%rd394, %r566, 8;
	add.s64 	%rd396, %rd387, %rd394;
	ld.global.nc.f64 	%fd860, [%rd396+8];
	mul.rn.f64 	%fd77, %fd2079, %fd2079;
	fma.rn.f64 	%fd861, %fd859, %fd77, %fd860;
	ld.global.nc.f64 	%fd862, [%rd396+16];
	fma.rn.f64 	%fd863, %fd861, %fd77, %fd862;
	ld.global.nc.f64 	%fd864, [%rd396+24];
	fma.rn.f64 	%fd865, %fd863, %fd77, %fd864;
	ld.global.nc.f64 	%fd866, [%rd396+32];
	fma.rn.f64 	%fd867, %fd865, %fd77, %fd866;
	ld.global.nc.f64 	%fd868, [%rd396+40];
	fma.rn.f64 	%fd869, %fd867, %fd77, %fd868;
	ld.global.nc.f64 	%fd870, [%rd396+48];
	fma.rn.f64 	%fd78, %fd869, %fd77, %fd870;
	fma.rn.f64 	%fd2081, %fd78, %fd2079, %fd2079;
	@%p137 bra 	$L__BB0_142;

	mov.f64 	%fd871, 0d3FF0000000000000;
	fma.rn.f64 	%fd2081, %fd78, %fd77, %fd871;

$L__BB0_142:
	and.b32  	%r567, %r130, 2;
	setp.eq.s32 	%p138, %r567, 0;
	@%p138 bra 	$L__BB0_144;

	mov.f64 	%fd872, 0d0000000000000000;
	mov.f64 	%fd873, 0dBFF0000000000000;
	fma.rn.f64 	%fd2081, %fd2081, %fd873, %fd872;

$L__BB0_144:
	mov.u64 	%rd631, 0;
	shl.b64 	%rd397, %rd113, 3;
	add.s64 	%rd398, %rd7, %rd397;
	mul.f64 	%fd874, %fd69, %fd2081;
	st.local.f64 	[%rd398], %fd874;
	st.local.u64 	[%rd8], %rd631;
	st.local.u64 	[%rd8+8], %rd631;
	st.local.u64 	[%rd8+16], %rd631;
	mul.f64 	%fd2082, %fd16, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r568, %temp}, %fd2082;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r908}, %fd2082;
	}
	and.b32  	%r569, %r908, 2147483647;
	setp.ne.s32 	%p139, %r569, 2146435072;
	setp.ne.s32 	%p140, %r568, 0;
	or.pred  	%p141, %p140, %p139;
	@%p141 bra 	$L__BB0_146;

	mov.f64 	%fd875, 0d0000000000000000;
	mul.rn.f64 	%fd2082, %fd2082, %fd875;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r908}, %fd2082;
	}

$L__BB0_146:
	mul.f64 	%fd876, %fd2082, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r909, %fd876;
	st.local.u32 	[%rd1], %r909;
	cvt.rn.f64.s32 	%fd877, %r909;
	neg.f64 	%fd878, %fd877;
	fma.rn.f64 	%fd880, %fd878, %fd806, %fd2082;
	fma.rn.f64 	%fd882, %fd878, %fd808, %fd880;
	fma.rn.f64 	%fd2083, %fd878, %fd810, %fd882;
	and.b32  	%r570, %r908, 2145386496;
	setp.lt.u32 	%p142, %r570, 1105199104;
	@%p142 bra 	$L__BB0_148;

	{ // callseq 29, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2082;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2083, [retval0+0];
	} // callseq 29
	ld.local.u32 	%r909, [%rd1];

$L__BB0_148:
	add.s32 	%r137, %r909, 1;
	and.b32  	%r571, %r137, 1;
	shl.b32 	%r572, %r137, 3;
	and.b32  	%r573, %r572, 8;
	setp.eq.s32 	%p143, %r571, 0;
	selp.f64 	%fd884, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p143;
	mul.wide.s32 	%rd401, %r573, 8;
	add.s64 	%rd403, %rd387, %rd401;
	ld.global.nc.f64 	%fd885, [%rd403+8];
	mul.rn.f64 	%fd90, %fd2083, %fd2083;
	fma.rn.f64 	%fd886, %fd884, %fd90, %fd885;
	ld.global.nc.f64 	%fd887, [%rd403+16];
	fma.rn.f64 	%fd888, %fd886, %fd90, %fd887;
	ld.global.nc.f64 	%fd889, [%rd403+24];
	fma.rn.f64 	%fd890, %fd888, %fd90, %fd889;
	ld.global.nc.f64 	%fd891, [%rd403+32];
	fma.rn.f64 	%fd892, %fd890, %fd90, %fd891;
	ld.global.nc.f64 	%fd893, [%rd403+40];
	fma.rn.f64 	%fd894, %fd892, %fd90, %fd893;
	ld.global.nc.f64 	%fd895, [%rd403+48];
	fma.rn.f64 	%fd91, %fd894, %fd90, %fd895;
	fma.rn.f64 	%fd2085, %fd91, %fd2083, %fd2083;
	@%p143 bra 	$L__BB0_150;

	mov.f64 	%fd896, 0d3FF0000000000000;
	fma.rn.f64 	%fd2085, %fd91, %fd90, %fd896;

$L__BB0_150:
	and.b32  	%r574, %r137, 2;
	setp.eq.s32 	%p144, %r574, 0;
	@%p144 bra 	$L__BB0_152;

	mov.f64 	%fd897, 0d0000000000000000;
	mov.f64 	%fd898, 0dBFF0000000000000;
	fma.rn.f64 	%fd2085, %fd2085, %fd898, %fd897;

$L__BB0_152:
	mul.f64 	%fd2086, %fd17, %fd55;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r575, %temp}, %fd2086;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r910}, %fd2086;
	}
	and.b32  	%r576, %r910, 2147483647;
	setp.ne.s32 	%p145, %r576, 2146435072;
	setp.ne.s32 	%p146, %r575, 0;
	or.pred  	%p147, %p146, %p145;
	@%p147 bra 	$L__BB0_154;

	mov.f64 	%fd899, 0d0000000000000000;
	mul.rn.f64 	%fd2086, %fd2086, %fd899;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r910}, %fd2086;
	}

$L__BB0_154:
	mul.f64 	%fd900, %fd2086, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r911, %fd900;
	st.local.u32 	[%rd1], %r911;
	cvt.rn.f64.s32 	%fd901, %r911;
	neg.f64 	%fd902, %fd901;
	fma.rn.f64 	%fd904, %fd902, %fd806, %fd2086;
	fma.rn.f64 	%fd906, %fd902, %fd808, %fd904;
	fma.rn.f64 	%fd2087, %fd902, %fd810, %fd906;
	and.b32  	%r577, %r910, 2145386496;
	setp.lt.u32 	%p148, %r577, 1105199104;
	@%p148 bra 	$L__BB0_156;

	{ // callseq 30, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2086;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2087, [retval0+0];
	} // callseq 30
	ld.local.u32 	%r911, [%rd1];

$L__BB0_156:
	add.s32 	%r144, %r911, 1;
	and.b32  	%r578, %r144, 1;
	shl.b32 	%r579, %r144, 3;
	and.b32  	%r580, %r579, 8;
	setp.eq.s32 	%p149, %r578, 0;
	selp.f64 	%fd908, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p149;
	mul.wide.s32 	%rd405, %r580, 8;
	add.s64 	%rd407, %rd387, %rd405;
	ld.global.nc.f64 	%fd909, [%rd407+8];
	mul.rn.f64 	%fd103, %fd2087, %fd2087;
	fma.rn.f64 	%fd910, %fd908, %fd103, %fd909;
	ld.global.nc.f64 	%fd911, [%rd407+16];
	fma.rn.f64 	%fd912, %fd910, %fd103, %fd911;
	ld.global.nc.f64 	%fd913, [%rd407+24];
	fma.rn.f64 	%fd914, %fd912, %fd103, %fd913;
	ld.global.nc.f64 	%fd915, [%rd407+32];
	fma.rn.f64 	%fd916, %fd914, %fd103, %fd915;
	ld.global.nc.f64 	%fd917, [%rd407+40];
	fma.rn.f64 	%fd918, %fd916, %fd103, %fd917;
	ld.global.nc.f64 	%fd919, [%rd407+48];
	fma.rn.f64 	%fd104, %fd918, %fd103, %fd919;
	fma.rn.f64 	%fd2089, %fd104, %fd2087, %fd2087;
	@%p149 bra 	$L__BB0_158;

	mov.f64 	%fd920, 0d3FF0000000000000;
	fma.rn.f64 	%fd2089, %fd104, %fd103, %fd920;

$L__BB0_158:
	and.b32  	%r581, %r144, 2;
	setp.eq.s32 	%p150, %r581, 0;
	@%p150 bra 	$L__BB0_160;

	mov.f64 	%fd921, 0d0000000000000000;
	mov.f64 	%fd922, 0dBFF0000000000000;
	fma.rn.f64 	%fd2089, %fd2089, %fd922, %fd921;

$L__BB0_160:
	mul.f64 	%fd110, %fd2085, %fd2089;
	mul.f64 	%fd2090, %fd18, %fd70;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r582, %temp}, %fd2090;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r912}, %fd2090;
	}
	and.b32  	%r583, %r912, 2147483647;
	setp.ne.s32 	%p151, %r583, 2146435072;
	setp.ne.s32 	%p152, %r582, 0;
	or.pred  	%p153, %p152, %p151;
	@%p153 bra 	$L__BB0_162;

	mov.f64 	%fd923, 0d0000000000000000;
	mul.rn.f64 	%fd2090, %fd2090, %fd923;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r912}, %fd2090;
	}

$L__BB0_162:
	mul.f64 	%fd924, %fd2090, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r913, %fd924;
	st.local.u32 	[%rd1], %r913;
	cvt.rn.f64.s32 	%fd925, %r913;
	neg.f64 	%fd926, %fd925;
	fma.rn.f64 	%fd928, %fd926, %fd806, %fd2090;
	fma.rn.f64 	%fd930, %fd926, %fd808, %fd928;
	fma.rn.f64 	%fd2091, %fd926, %fd810, %fd930;
	and.b32  	%r584, %r912, 2145386496;
	setp.lt.u32 	%p154, %r584, 1105199104;
	@%p154 bra 	$L__BB0_164;

	{ // callseq 31, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2090;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2091, [retval0+0];
	} // callseq 31
	ld.local.u32 	%r913, [%rd1];

$L__BB0_164:
	add.s32 	%r151, %r913, 1;
	and.b32  	%r585, %r151, 1;
	shl.b32 	%r586, %r151, 3;
	and.b32  	%r587, %r586, 8;
	setp.eq.s32 	%p155, %r585, 0;
	selp.f64 	%fd932, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p155;
	mul.wide.s32 	%rd409, %r587, 8;
	add.s64 	%rd411, %rd387, %rd409;
	ld.global.nc.f64 	%fd933, [%rd411+8];
	mul.rn.f64 	%fd117, %fd2091, %fd2091;
	fma.rn.f64 	%fd934, %fd932, %fd117, %fd933;
	ld.global.nc.f64 	%fd935, [%rd411+16];
	fma.rn.f64 	%fd936, %fd934, %fd117, %fd935;
	ld.global.nc.f64 	%fd937, [%rd411+24];
	fma.rn.f64 	%fd938, %fd936, %fd117, %fd937;
	ld.global.nc.f64 	%fd939, [%rd411+32];
	fma.rn.f64 	%fd940, %fd938, %fd117, %fd939;
	ld.global.nc.f64 	%fd941, [%rd411+40];
	fma.rn.f64 	%fd942, %fd940, %fd117, %fd941;
	ld.global.nc.f64 	%fd943, [%rd411+48];
	fma.rn.f64 	%fd118, %fd942, %fd117, %fd943;
	fma.rn.f64 	%fd2093, %fd118, %fd2091, %fd2091;
	@%p155 bra 	$L__BB0_166;

	mov.f64 	%fd944, 0d3FF0000000000000;
	fma.rn.f64 	%fd2093, %fd118, %fd117, %fd944;

$L__BB0_166:
	and.b32  	%r588, %r151, 2;
	setp.eq.s32 	%p156, %r588, 0;
	@%p156 bra 	$L__BB0_168;

	mov.f64 	%fd945, 0d0000000000000000;
	mov.f64 	%fd946, 0dBFF0000000000000;
	fma.rn.f64 	%fd2093, %fd2093, %fd946, %fd945;

$L__BB0_168:
	sub.f64 	%fd2052, %fd16, %fd13;
	sub.f64 	%fd2051, %fd17, %fd14;
	sub.f64 	%fd2050, %fd18, %fd15;
	mov.u64 	%rd632, 0;
	add.s64 	%rd414, %rd8, %rd397;
	mul.f64 	%fd948, %fd110, %fd2093;
	st.local.f64 	[%rd414], %fd948;
	ld.local.f64 	%fd949, [%rd8];
	ld.local.f64 	%fd950, [%rd7];
	sub.f64 	%fd951, %fd950, %fd949;
	ld.local.f64 	%fd952, [%rd8+8];
	ld.local.f64 	%fd953, [%rd7+8];
	sub.f64 	%fd954, %fd953, %fd952;
	ld.local.f64 	%fd955, [%rd8+16];
	ld.local.f64 	%fd956, [%rd7+16];
	sub.f64 	%fd957, %fd956, %fd955;
	mul.f64 	%fd958, %fd2050, %fd957;
	fma.rn.f64 	%fd959, %fd2051, %fd954, %fd958;
	fma.rn.f64 	%fd960, %fd2052, %fd951, %fd959;
	div.rn.f64 	%fd961, %fd960, 0d402921FB54442D18;
	mul.f64 	%fd962, %fd40, %fd40;
	mul.f64 	%fd124, %fd40, %fd962;
	div.rn.f64 	%fd963, %fd961, %fd124;
	mul.f64 	%fd964, %fd771, %fd963;
	mul.f64 	%fd965, %fd38, %fd35;
	fma.rn.f64 	%fd966, %fd37, %fd34, %fd965;
	fma.rn.f64 	%fd967, %fd36, %fd33, %fd966;
	mul.f64 	%fd125, %fd964, %fd967;
	// begin inline asm
	ld.global.nc.f64 %fd947, [%rd110];
	// end inline asm
	ld.global.u32 	%r589, [%rd111];
	ld.global.u32 	%r152, [%rd111+4];
	ld.global.u32 	%r153, [%rd111+8];
	ld.global.u32 	%r154, [%rd111+12];
	st.local.u64 	[%rd60], %rd632;
	st.local.u64 	[%rd60+8], %rd632;
	st.local.u64 	[%rd60+16], %rd632;
	st.local.u64 	[%rd60+24], %rd632;
	st.local.u64 	[%rd60+32], %rd632;
	st.local.u64 	[%rd60+40], %rd632;
	st.local.u64 	[%rd60+48], %rd632;
	st.local.u64 	[%rd60+56], %rd632;
	st.local.u64 	[%rd60+64], %rd632;
	cvt.rn.f64.s32 	%fd127, %r589;
	mul.f64 	%fd2118, %fd16, %fd127;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r590, %temp}, %fd2118;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r926}, %fd2118;
	}
	and.b32  	%r591, %r926, 2147483647;
	setp.eq.s32 	%p157, %r591, 2146435072;
	setp.eq.s32 	%p158, %r590, 0;
	and.pred  	%p17, %p158, %p157;
	not.pred 	%p159, %p17;
	mov.u32 	%r914, %r926;
	mov.f64 	%fd2094, %fd2118;
	@%p159 bra 	$L__BB0_170;

	mov.f64 	%fd968, 0d0000000000000000;
	mul.rn.f64 	%fd2094, %fd2118, %fd968;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r914}, %fd2094;
	}

$L__BB0_170:
	mul.f64 	%fd969, %fd2094, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r915, %fd969;
	st.local.u32 	[%rd7], %r915;
	cvt.rn.f64.s32 	%fd970, %r915;
	neg.f64 	%fd971, %fd970;
	fma.rn.f64 	%fd973, %fd971, %fd806, %fd2094;
	fma.rn.f64 	%fd975, %fd971, %fd808, %fd973;
	fma.rn.f64 	%fd2095, %fd971, %fd810, %fd975;
	and.b32  	%r592, %r914, 2145386496;
	setp.lt.u32 	%p160, %r592, 1105199104;
	@%p160 bra 	$L__BB0_172;

	{ // callseq 32, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2094;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2095, [retval0+0];
	} // callseq 32
	ld.local.u32 	%r915, [%rd7];

$L__BB0_172:
	and.b32  	%r593, %r915, 1;
	shl.b32 	%r594, %r915, 3;
	and.b32  	%r595, %r594, 8;
	setp.eq.s32 	%p161, %r593, 0;
	selp.f64 	%fd977, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p161;
	mul.wide.s32 	%rd417, %r595, 8;
	add.s64 	%rd419, %rd387, %rd417;
	ld.global.nc.f64 	%fd978, [%rd419+8];
	mul.rn.f64 	%fd134, %fd2095, %fd2095;
	fma.rn.f64 	%fd979, %fd977, %fd134, %fd978;
	ld.global.nc.f64 	%fd980, [%rd419+16];
	fma.rn.f64 	%fd981, %fd979, %fd134, %fd980;
	ld.global.nc.f64 	%fd982, [%rd419+24];
	fma.rn.f64 	%fd983, %fd981, %fd134, %fd982;
	ld.global.nc.f64 	%fd984, [%rd419+32];
	fma.rn.f64 	%fd985, %fd983, %fd134, %fd984;
	ld.global.nc.f64 	%fd986, [%rd419+40];
	fma.rn.f64 	%fd987, %fd985, %fd134, %fd986;
	ld.global.nc.f64 	%fd988, [%rd419+48];
	fma.rn.f64 	%fd135, %fd987, %fd134, %fd988;
	fma.rn.f64 	%fd2097, %fd135, %fd2095, %fd2095;
	@%p161 bra 	$L__BB0_174;

	mov.f64 	%fd989, 0d3FF0000000000000;
	fma.rn.f64 	%fd2097, %fd135, %fd134, %fd989;

$L__BB0_174:
	and.b32  	%r596, %r915, 2;
	setp.eq.s32 	%p162, %r596, 0;
	@%p162 bra 	$L__BB0_176;

	mov.f64 	%fd990, 0d0000000000000000;
	mov.f64 	%fd991, 0dBFF0000000000000;
	fma.rn.f64 	%fd2097, %fd2097, %fd991, %fd990;

$L__BB0_176:
	mul.f64 	%fd141, %fd2097, %fd127;
	cvt.rn.f64.s32 	%fd142, %r152;
	mul.f64 	%fd2122, %fd17, %fd142;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r597, %temp}, %fd2122;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r928}, %fd2122;
	}
	and.b32  	%r598, %r928, 2147483647;
	setp.eq.s32 	%p163, %r598, 2146435072;
	setp.eq.s32 	%p164, %r597, 0;
	and.pred  	%p18, %p164, %p163;
	not.pred 	%p165, %p18;
	mov.u32 	%r916, %r928;
	mov.f64 	%fd2098, %fd2122;
	@%p165 bra 	$L__BB0_178;

	mov.f64 	%fd992, 0d0000000000000000;
	mul.rn.f64 	%fd2098, %fd2122, %fd992;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r916}, %fd2098;
	}

$L__BB0_178:
	mul.f64 	%fd993, %fd2098, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r917, %fd993;
	st.local.u32 	[%rd7], %r917;
	cvt.rn.f64.s32 	%fd994, %r917;
	neg.f64 	%fd995, %fd994;
	fma.rn.f64 	%fd997, %fd995, %fd806, %fd2098;
	fma.rn.f64 	%fd999, %fd995, %fd808, %fd997;
	fma.rn.f64 	%fd2099, %fd995, %fd810, %fd999;
	and.b32  	%r599, %r916, 2145386496;
	setp.lt.u32 	%p166, %r599, 1105199104;
	@%p166 bra 	$L__BB0_180;

	{ // callseq 33, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2098;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2099, [retval0+0];
	} // callseq 33
	ld.local.u32 	%r917, [%rd7];

$L__BB0_180:
	add.s32 	%r167, %r917, 1;
	and.b32  	%r600, %r167, 1;
	shl.b32 	%r601, %r167, 3;
	and.b32  	%r602, %r601, 8;
	setp.eq.s32 	%p167, %r600, 0;
	selp.f64 	%fd1001, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p167;
	mul.wide.s32 	%rd421, %r602, 8;
	add.s64 	%rd423, %rd387, %rd421;
	ld.global.nc.f64 	%fd1002, [%rd423+8];
	mul.rn.f64 	%fd149, %fd2099, %fd2099;
	fma.rn.f64 	%fd1003, %fd1001, %fd149, %fd1002;
	ld.global.nc.f64 	%fd1004, [%rd423+16];
	fma.rn.f64 	%fd1005, %fd1003, %fd149, %fd1004;
	ld.global.nc.f64 	%fd1006, [%rd423+24];
	fma.rn.f64 	%fd1007, %fd1005, %fd149, %fd1006;
	ld.global.nc.f64 	%fd1008, [%rd423+32];
	fma.rn.f64 	%fd1009, %fd1007, %fd149, %fd1008;
	ld.global.nc.f64 	%fd1010, [%rd423+40];
	fma.rn.f64 	%fd1011, %fd1009, %fd149, %fd1010;
	ld.global.nc.f64 	%fd1012, [%rd423+48];
	fma.rn.f64 	%fd150, %fd1011, %fd149, %fd1012;
	fma.rn.f64 	%fd2101, %fd150, %fd2099, %fd2099;
	@%p167 bra 	$L__BB0_182;

	mov.f64 	%fd1013, 0d3FF0000000000000;
	fma.rn.f64 	%fd2101, %fd150, %fd149, %fd1013;

$L__BB0_182:
	and.b32  	%r603, %r167, 2;
	setp.eq.s32 	%p168, %r603, 0;
	@%p168 bra 	$L__BB0_184;

	mov.f64 	%fd1014, 0d0000000000000000;
	mov.f64 	%fd1015, 0dBFF0000000000000;
	fma.rn.f64 	%fd2101, %fd2101, %fd1015, %fd1014;

$L__BB0_184:
	mul.f64 	%fd156, %fd141, %fd2101;
	cvt.rn.f64.s32 	%fd157, %r153;
	mul.f64 	%fd2126, %fd18, %fd157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r604, %temp}, %fd2126;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r930}, %fd2126;
	}
	and.b32  	%r605, %r930, 2147483647;
	setp.eq.s32 	%p169, %r605, 2146435072;
	setp.eq.s32 	%p170, %r604, 0;
	and.pred  	%p19, %p170, %p169;
	not.pred 	%p171, %p19;
	mov.u32 	%r918, %r930;
	mov.f64 	%fd2102, %fd2126;
	@%p171 bra 	$L__BB0_186;

	mov.f64 	%fd1016, 0d0000000000000000;
	mul.rn.f64 	%fd2102, %fd2126, %fd1016;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r918}, %fd2102;
	}

$L__BB0_186:
	mul.f64 	%fd1017, %fd2102, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r919, %fd1017;
	st.local.u32 	[%rd7], %r919;
	cvt.rn.f64.s32 	%fd1018, %r919;
	neg.f64 	%fd1019, %fd1018;
	fma.rn.f64 	%fd1021, %fd1019, %fd806, %fd2102;
	fma.rn.f64 	%fd1023, %fd1019, %fd808, %fd1021;
	fma.rn.f64 	%fd2103, %fd1019, %fd810, %fd1023;
	and.b32  	%r606, %r918, 2145386496;
	setp.lt.u32 	%p172, %r606, 1105199104;
	@%p172 bra 	$L__BB0_188;

	{ // callseq 34, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2102;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2103, [retval0+0];
	} // callseq 34
	ld.local.u32 	%r919, [%rd7];

$L__BB0_188:
	add.s32 	%r174, %r919, 1;
	and.b32  	%r607, %r174, 1;
	shl.b32 	%r608, %r174, 3;
	and.b32  	%r609, %r608, 8;
	setp.eq.s32 	%p173, %r607, 0;
	selp.f64 	%fd1025, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p173;
	mul.wide.s32 	%rd425, %r609, 8;
	add.s64 	%rd427, %rd387, %rd425;
	ld.global.nc.f64 	%fd1026, [%rd427+8];
	mul.rn.f64 	%fd164, %fd2103, %fd2103;
	fma.rn.f64 	%fd1027, %fd1025, %fd164, %fd1026;
	ld.global.nc.f64 	%fd1028, [%rd427+16];
	fma.rn.f64 	%fd1029, %fd1027, %fd164, %fd1028;
	ld.global.nc.f64 	%fd1030, [%rd427+24];
	fma.rn.f64 	%fd1031, %fd1029, %fd164, %fd1030;
	ld.global.nc.f64 	%fd1032, [%rd427+32];
	fma.rn.f64 	%fd1033, %fd1031, %fd164, %fd1032;
	ld.global.nc.f64 	%fd1034, [%rd427+40];
	fma.rn.f64 	%fd1035, %fd1033, %fd164, %fd1034;
	ld.global.nc.f64 	%fd1036, [%rd427+48];
	fma.rn.f64 	%fd165, %fd1035, %fd164, %fd1036;
	fma.rn.f64 	%fd2105, %fd165, %fd2103, %fd2103;
	@%p173 bra 	$L__BB0_190;

	mov.f64 	%fd1037, 0d3FF0000000000000;
	fma.rn.f64 	%fd2105, %fd165, %fd164, %fd1037;

$L__BB0_190:
	and.b32  	%r610, %r174, 2;
	setp.eq.s32 	%p174, %r610, 0;
	@%p174 bra 	$L__BB0_192;

	mov.f64 	%fd1038, 0d0000000000000000;
	mov.f64 	%fd1039, 0dBFF0000000000000;
	fma.rn.f64 	%fd2105, %fd2105, %fd1039, %fd1038;

$L__BB0_192:
	mul.f64 	%fd171, %fd156, %fd2105;
	mov.u32 	%r920, %r926;
	mov.f64 	%fd2106, %fd2118;
	@%p159 bra 	$L__BB0_194;

	mov.f64 	%fd1040, 0d0000000000000000;
	mul.rn.f64 	%fd2106, %fd2118, %fd1040;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r920}, %fd2106;
	}

$L__BB0_194:
	mul.f64 	%fd1041, %fd2106, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r921, %fd1041;
	st.local.u32 	[%rd7], %r921;
	cvt.rn.f64.s32 	%fd1042, %r921;
	neg.f64 	%fd1043, %fd1042;
	fma.rn.f64 	%fd1045, %fd1043, %fd806, %fd2106;
	fma.rn.f64 	%fd1047, %fd1043, %fd808, %fd1045;
	fma.rn.f64 	%fd2107, %fd1043, %fd810, %fd1047;
	and.b32  	%r611, %r920, 2145386496;
	setp.lt.u32 	%p176, %r611, 1105199104;
	@%p176 bra 	$L__BB0_196;

	{ // callseq 35, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2106;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2107, [retval0+0];
	} // callseq 35
	ld.local.u32 	%r921, [%rd7];

$L__BB0_196:
	add.s32 	%r180, %r921, 1;
	and.b32  	%r612, %r180, 1;
	shl.b32 	%r613, %r180, 3;
	and.b32  	%r614, %r613, 8;
	setp.eq.s32 	%p177, %r612, 0;
	selp.f64 	%fd1049, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p177;
	mul.wide.s32 	%rd429, %r614, 8;
	add.s64 	%rd431, %rd387, %rd429;
	ld.global.nc.f64 	%fd1050, [%rd431+8];
	mul.rn.f64 	%fd177, %fd2107, %fd2107;
	fma.rn.f64 	%fd1051, %fd1049, %fd177, %fd1050;
	ld.global.nc.f64 	%fd1052, [%rd431+16];
	fma.rn.f64 	%fd1053, %fd1051, %fd177, %fd1052;
	ld.global.nc.f64 	%fd1054, [%rd431+24];
	fma.rn.f64 	%fd1055, %fd1053, %fd177, %fd1054;
	ld.global.nc.f64 	%fd1056, [%rd431+32];
	fma.rn.f64 	%fd1057, %fd1055, %fd177, %fd1056;
	ld.global.nc.f64 	%fd1058, [%rd431+40];
	fma.rn.f64 	%fd1059, %fd1057, %fd177, %fd1058;
	ld.global.nc.f64 	%fd1060, [%rd431+48];
	fma.rn.f64 	%fd178, %fd1059, %fd177, %fd1060;
	fma.rn.f64 	%fd2109, %fd178, %fd2107, %fd2107;
	@%p177 bra 	$L__BB0_198;

	mov.f64 	%fd1061, 0d3FF0000000000000;
	fma.rn.f64 	%fd2109, %fd178, %fd177, %fd1061;

$L__BB0_198:
	and.b32  	%r615, %r180, 2;
	setp.eq.s32 	%p178, %r615, 0;
	@%p178 bra 	$L__BB0_200;

	mov.f64 	%fd1062, 0d0000000000000000;
	mov.f64 	%fd1063, 0dBFF0000000000000;
	fma.rn.f64 	%fd2109, %fd2109, %fd1063, %fd1062;

$L__BB0_200:
	cvt.rn.f64.s32 	%fd2042, %r152;
	mul.f64 	%fd184, %fd2109, %fd2042;
	mov.u32 	%r922, %r928;
	mov.f64 	%fd2110, %fd2122;
	@%p165 bra 	$L__BB0_202;

	mov.f64 	%fd1064, 0d0000000000000000;
	mul.rn.f64 	%fd2110, %fd2122, %fd1064;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r922}, %fd2110;
	}

$L__BB0_202:
	mul.f64 	%fd1065, %fd2110, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r923, %fd1065;
	st.local.u32 	[%rd7], %r923;
	cvt.rn.f64.s32 	%fd1066, %r923;
	neg.f64 	%fd1067, %fd1066;
	fma.rn.f64 	%fd1069, %fd1067, %fd806, %fd2110;
	fma.rn.f64 	%fd1071, %fd1067, %fd808, %fd1069;
	fma.rn.f64 	%fd2111, %fd1067, %fd810, %fd1071;
	and.b32  	%r616, %r922, 2145386496;
	setp.lt.u32 	%p180, %r616, 1105199104;
	@%p180 bra 	$L__BB0_204;

	{ // callseq 36, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2110;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2111, [retval0+0];
	} // callseq 36
	ld.local.u32 	%r923, [%rd7];

$L__BB0_204:
	and.b32  	%r617, %r923, 1;
	shl.b32 	%r618, %r923, 3;
	and.b32  	%r619, %r618, 8;
	setp.eq.s32 	%p181, %r617, 0;
	selp.f64 	%fd1073, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p181;
	mul.wide.s32 	%rd433, %r619, 8;
	add.s64 	%rd435, %rd387, %rd433;
	ld.global.nc.f64 	%fd1074, [%rd435+8];
	mul.rn.f64 	%fd190, %fd2111, %fd2111;
	fma.rn.f64 	%fd1075, %fd1073, %fd190, %fd1074;
	ld.global.nc.f64 	%fd1076, [%rd435+16];
	fma.rn.f64 	%fd1077, %fd1075, %fd190, %fd1076;
	ld.global.nc.f64 	%fd1078, [%rd435+24];
	fma.rn.f64 	%fd1079, %fd1077, %fd190, %fd1078;
	ld.global.nc.f64 	%fd1080, [%rd435+32];
	fma.rn.f64 	%fd1081, %fd1079, %fd190, %fd1080;
	ld.global.nc.f64 	%fd1082, [%rd435+40];
	fma.rn.f64 	%fd1083, %fd1081, %fd190, %fd1082;
	ld.global.nc.f64 	%fd1084, [%rd435+48];
	fma.rn.f64 	%fd191, %fd1083, %fd190, %fd1084;
	fma.rn.f64 	%fd2113, %fd191, %fd2111, %fd2111;
	@%p181 bra 	$L__BB0_206;

	mov.f64 	%fd1085, 0d3FF0000000000000;
	fma.rn.f64 	%fd2113, %fd191, %fd190, %fd1085;

$L__BB0_206:
	and.b32  	%r620, %r923, 2;
	setp.eq.s32 	%p182, %r620, 0;
	@%p182 bra 	$L__BB0_208;

	mov.f64 	%fd1086, 0d0000000000000000;
	mov.f64 	%fd1087, 0dBFF0000000000000;
	fma.rn.f64 	%fd2113, %fd2113, %fd1087, %fd1086;

$L__BB0_208:
	mul.f64 	%fd197, %fd184, %fd2113;
	mov.u32 	%r924, %r930;
	mov.f64 	%fd2114, %fd2126;
	@%p171 bra 	$L__BB0_210;

	mov.f64 	%fd1088, 0d0000000000000000;
	mul.rn.f64 	%fd2114, %fd2126, %fd1088;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r924}, %fd2114;
	}

$L__BB0_210:
	mul.f64 	%fd1089, %fd2114, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r925, %fd1089;
	st.local.u32 	[%rd7], %r925;
	cvt.rn.f64.s32 	%fd1090, %r925;
	neg.f64 	%fd1091, %fd1090;
	fma.rn.f64 	%fd1093, %fd1091, %fd806, %fd2114;
	fma.rn.f64 	%fd1095, %fd1091, %fd808, %fd1093;
	fma.rn.f64 	%fd2115, %fd1091, %fd810, %fd1095;
	and.b32  	%r621, %r924, 2145386496;
	setp.lt.u32 	%p184, %r621, 1105199104;
	@%p184 bra 	$L__BB0_212;

	{ // callseq 37, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2114;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2115, [retval0+0];
	} // callseq 37
	ld.local.u32 	%r925, [%rd7];

$L__BB0_212:
	add.s32 	%r191, %r925, 1;
	and.b32  	%r622, %r191, 1;
	shl.b32 	%r623, %r191, 3;
	and.b32  	%r624, %r623, 8;
	setp.eq.s32 	%p185, %r622, 0;
	selp.f64 	%fd1097, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p185;
	mul.wide.s32 	%rd437, %r624, 8;
	add.s64 	%rd439, %rd387, %rd437;
	ld.global.nc.f64 	%fd1098, [%rd439+8];
	mul.rn.f64 	%fd203, %fd2115, %fd2115;
	fma.rn.f64 	%fd1099, %fd1097, %fd203, %fd1098;
	ld.global.nc.f64 	%fd1100, [%rd439+16];
	fma.rn.f64 	%fd1101, %fd1099, %fd203, %fd1100;
	ld.global.nc.f64 	%fd1102, [%rd439+24];
	fma.rn.f64 	%fd1103, %fd1101, %fd203, %fd1102;
	ld.global.nc.f64 	%fd1104, [%rd439+32];
	fma.rn.f64 	%fd1105, %fd1103, %fd203, %fd1104;
	ld.global.nc.f64 	%fd1106, [%rd439+40];
	fma.rn.f64 	%fd1107, %fd1105, %fd203, %fd1106;
	ld.global.nc.f64 	%fd1108, [%rd439+48];
	fma.rn.f64 	%fd204, %fd1107, %fd203, %fd1108;
	fma.rn.f64 	%fd2117, %fd204, %fd2115, %fd2115;
	@%p185 bra 	$L__BB0_214;

	mov.f64 	%fd1109, 0d3FF0000000000000;
	fma.rn.f64 	%fd2117, %fd204, %fd203, %fd1109;

$L__BB0_214:
	and.b32  	%r625, %r191, 2;
	setp.eq.s32 	%p186, %r625, 0;
	@%p186 bra 	$L__BB0_216;

	mov.f64 	%fd1110, 0d0000000000000000;
	mov.f64 	%fd1111, 0dBFF0000000000000;
	fma.rn.f64 	%fd2117, %fd2117, %fd1111, %fd1110;

$L__BB0_216:
	mul.f64 	%fd210, %fd197, %fd2117;
	@%p159 bra 	$L__BB0_218;

	mov.f64 	%fd1112, 0d0000000000000000;
	mul.rn.f64 	%fd2118, %fd2118, %fd1112;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r926}, %fd2118;
	}

$L__BB0_218:
	mul.f64 	%fd1113, %fd2118, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r927, %fd1113;
	st.local.u32 	[%rd7], %r927;
	cvt.rn.f64.s32 	%fd1114, %r927;
	neg.f64 	%fd1115, %fd1114;
	fma.rn.f64 	%fd1117, %fd1115, %fd806, %fd2118;
	fma.rn.f64 	%fd1119, %fd1115, %fd808, %fd1117;
	fma.rn.f64 	%fd2119, %fd1115, %fd810, %fd1119;
	and.b32  	%r626, %r926, 2145386496;
	setp.lt.u32 	%p188, %r626, 1105199104;
	@%p188 bra 	$L__BB0_220;

	{ // callseq 38, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2118;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2119, [retval0+0];
	} // callseq 38
	ld.local.u32 	%r927, [%rd7];

$L__BB0_220:
	add.s32 	%r197, %r927, 1;
	and.b32  	%r627, %r197, 1;
	shl.b32 	%r628, %r197, 3;
	and.b32  	%r629, %r628, 8;
	setp.eq.s32 	%p189, %r627, 0;
	selp.f64 	%fd1121, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p189;
	mul.wide.s32 	%rd441, %r629, 8;
	add.s64 	%rd443, %rd387, %rd441;
	ld.global.nc.f64 	%fd1122, [%rd443+8];
	mul.rn.f64 	%fd216, %fd2119, %fd2119;
	fma.rn.f64 	%fd1123, %fd1121, %fd216, %fd1122;
	ld.global.nc.f64 	%fd1124, [%rd443+16];
	fma.rn.f64 	%fd1125, %fd1123, %fd216, %fd1124;
	ld.global.nc.f64 	%fd1126, [%rd443+24];
	fma.rn.f64 	%fd1127, %fd1125, %fd216, %fd1126;
	ld.global.nc.f64 	%fd1128, [%rd443+32];
	fma.rn.f64 	%fd1129, %fd1127, %fd216, %fd1128;
	ld.global.nc.f64 	%fd1130, [%rd443+40];
	fma.rn.f64 	%fd1131, %fd1129, %fd216, %fd1130;
	ld.global.nc.f64 	%fd1132, [%rd443+48];
	fma.rn.f64 	%fd217, %fd1131, %fd216, %fd1132;
	fma.rn.f64 	%fd2121, %fd217, %fd2119, %fd2119;
	@%p189 bra 	$L__BB0_222;

	mov.f64 	%fd1133, 0d3FF0000000000000;
	fma.rn.f64 	%fd2121, %fd217, %fd216, %fd1133;

$L__BB0_222:
	and.b32  	%r630, %r197, 2;
	setp.eq.s32 	%p190, %r630, 0;
	@%p190 bra 	$L__BB0_224;

	mov.f64 	%fd1134, 0d0000000000000000;
	mov.f64 	%fd1135, 0dBFF0000000000000;
	fma.rn.f64 	%fd2121, %fd2121, %fd1135, %fd1134;

$L__BB0_224:
	cvt.rn.f64.s32 	%fd2043, %r153;
	mul.f64 	%fd223, %fd2121, %fd2043;
	@%p165 bra 	$L__BB0_226;

	mov.f64 	%fd1136, 0d0000000000000000;
	mul.rn.f64 	%fd2122, %fd2122, %fd1136;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r928}, %fd2122;
	}

$L__BB0_226:
	mul.f64 	%fd1137, %fd2122, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r929, %fd1137;
	st.local.u32 	[%rd7], %r929;
	cvt.rn.f64.s32 	%fd1138, %r929;
	neg.f64 	%fd1139, %fd1138;
	fma.rn.f64 	%fd1141, %fd1139, %fd806, %fd2122;
	fma.rn.f64 	%fd1143, %fd1139, %fd808, %fd1141;
	fma.rn.f64 	%fd2123, %fd1139, %fd810, %fd1143;
	and.b32  	%r631, %r928, 2145386496;
	setp.lt.u32 	%p192, %r631, 1105199104;
	@%p192 bra 	$L__BB0_228;

	{ // callseq 39, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2122;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2123, [retval0+0];
	} // callseq 39
	ld.local.u32 	%r929, [%rd7];

$L__BB0_228:
	add.s32 	%r203, %r929, 1;
	and.b32  	%r632, %r203, 1;
	shl.b32 	%r633, %r203, 3;
	and.b32  	%r634, %r633, 8;
	setp.eq.s32 	%p193, %r632, 0;
	selp.f64 	%fd1145, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p193;
	mul.wide.s32 	%rd445, %r634, 8;
	add.s64 	%rd447, %rd387, %rd445;
	ld.global.nc.f64 	%fd1146, [%rd447+8];
	mul.rn.f64 	%fd229, %fd2123, %fd2123;
	fma.rn.f64 	%fd1147, %fd1145, %fd229, %fd1146;
	ld.global.nc.f64 	%fd1148, [%rd447+16];
	fma.rn.f64 	%fd1149, %fd1147, %fd229, %fd1148;
	ld.global.nc.f64 	%fd1150, [%rd447+24];
	fma.rn.f64 	%fd1151, %fd1149, %fd229, %fd1150;
	ld.global.nc.f64 	%fd1152, [%rd447+32];
	fma.rn.f64 	%fd1153, %fd1151, %fd229, %fd1152;
	ld.global.nc.f64 	%fd1154, [%rd447+40];
	fma.rn.f64 	%fd1155, %fd1153, %fd229, %fd1154;
	ld.global.nc.f64 	%fd1156, [%rd447+48];
	fma.rn.f64 	%fd230, %fd1155, %fd229, %fd1156;
	fma.rn.f64 	%fd2125, %fd230, %fd2123, %fd2123;
	@%p193 bra 	$L__BB0_230;

	mov.f64 	%fd1157, 0d3FF0000000000000;
	fma.rn.f64 	%fd2125, %fd230, %fd229, %fd1157;

$L__BB0_230:
	and.b32  	%r635, %r203, 2;
	setp.eq.s32 	%p194, %r635, 0;
	@%p194 bra 	$L__BB0_232;

	mov.f64 	%fd1158, 0d0000000000000000;
	mov.f64 	%fd1159, 0dBFF0000000000000;
	fma.rn.f64 	%fd2125, %fd2125, %fd1159, %fd1158;

$L__BB0_232:
	mul.f64 	%fd236, %fd223, %fd2125;
	@%p171 bra 	$L__BB0_234;

	mov.f64 	%fd1160, 0d0000000000000000;
	mul.rn.f64 	%fd2126, %fd2126, %fd1160;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r930}, %fd2126;
	}

$L__BB0_234:
	mul.f64 	%fd1161, %fd2126, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r931, %fd1161;
	st.local.u32 	[%rd7], %r931;
	cvt.rn.f64.s32 	%fd1162, %r931;
	neg.f64 	%fd1163, %fd1162;
	fma.rn.f64 	%fd1165, %fd1163, %fd806, %fd2126;
	fma.rn.f64 	%fd1167, %fd1163, %fd808, %fd1165;
	fma.rn.f64 	%fd2127, %fd1163, %fd810, %fd1167;
	and.b32  	%r636, %r930, 2145386496;
	setp.lt.u32 	%p196, %r636, 1105199104;
	@%p196 bra 	$L__BB0_236;

	{ // callseq 40, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2126;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2127, [retval0+0];
	} // callseq 40
	ld.local.u32 	%r931, [%rd7];

$L__BB0_236:
	and.b32  	%r637, %r931, 1;
	shl.b32 	%r638, %r931, 3;
	and.b32  	%r639, %r638, 8;
	setp.eq.s32 	%p197, %r637, 0;
	selp.f64 	%fd1169, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p197;
	mul.wide.s32 	%rd449, %r639, 8;
	add.s64 	%rd451, %rd387, %rd449;
	ld.global.nc.f64 	%fd1170, [%rd451+8];
	mul.rn.f64 	%fd242, %fd2127, %fd2127;
	fma.rn.f64 	%fd1171, %fd1169, %fd242, %fd1170;
	ld.global.nc.f64 	%fd1172, [%rd451+16];
	fma.rn.f64 	%fd1173, %fd1171, %fd242, %fd1172;
	ld.global.nc.f64 	%fd1174, [%rd451+24];
	fma.rn.f64 	%fd1175, %fd1173, %fd242, %fd1174;
	ld.global.nc.f64 	%fd1176, [%rd451+32];
	fma.rn.f64 	%fd1177, %fd1175, %fd242, %fd1176;
	ld.global.nc.f64 	%fd1178, [%rd451+40];
	fma.rn.f64 	%fd1179, %fd1177, %fd242, %fd1178;
	ld.global.nc.f64 	%fd1180, [%rd451+48];
	fma.rn.f64 	%fd243, %fd1179, %fd242, %fd1180;
	fma.rn.f64 	%fd2129, %fd243, %fd2127, %fd2127;
	@%p197 bra 	$L__BB0_238;

	mov.f64 	%fd1181, 0d3FF0000000000000;
	fma.rn.f64 	%fd2129, %fd243, %fd242, %fd1181;

$L__BB0_238:
	and.b32  	%r640, %r931, 2;
	setp.eq.s32 	%p198, %r640, 0;
	@%p198 bra 	$L__BB0_240;

	mov.f64 	%fd1182, 0d0000000000000000;
	mov.f64 	%fd1183, 0dBFF0000000000000;
	fma.rn.f64 	%fd2129, %fd2129, %fd1183, %fd1182;

$L__BB0_240:
	mov.u64 	%rd624, 0;
	neg.f64 	%fd1185, %fd171;
	mul.wide.s32 	%rd453, %r154, 8;
	add.s64 	%rd454, %rd60, %rd453;
	st.local.f64 	[%rd454], %fd1185;
	neg.f64 	%fd1186, %fd210;
	st.local.f64 	[%rd454+24], %fd1186;
	mul.f64 	%fd1187, %fd236, %fd2129;
	neg.f64 	%fd1188, %fd1187;
	st.local.f64 	[%rd454+48], %fd1188;
	ld.local.f64 	%fd1189, [%rd60];
	ld.local.f64 	%fd1190, [%rd60+24];
	ld.local.f64 	%fd1191, [%rd60+48];
	mul.f64 	%fd1192, %fd1191, %fd38;
	fma.rn.f64 	%fd1193, %fd1190, %fd37, %fd1192;
	fma.rn.f64 	%fd1194, %fd1189, %fd36, %fd1193;
	ld.local.f64 	%fd1195, [%rd60+8];
	ld.local.f64 	%fd1196, [%rd60+32];
	ld.local.f64 	%fd1197, [%rd60+56];
	mul.f64 	%fd1198, %fd1197, %fd38;
	fma.rn.f64 	%fd1199, %fd1196, %fd37, %fd1198;
	fma.rn.f64 	%fd1200, %fd1195, %fd36, %fd1199;
	ld.local.f64 	%fd1201, [%rd60+16];
	ld.local.f64 	%fd1202, [%rd60+40];
	ld.local.f64 	%fd1203, [%rd60+64];
	mul.f64 	%fd1204, %fd1203, %fd38;
	fma.rn.f64 	%fd1205, %fd1202, %fd37, %fd1204;
	fma.rn.f64 	%fd1206, %fd1201, %fd36, %fd1205;
	mul.f64 	%fd1207, %fd1206, %fd35;
	fma.rn.f64 	%fd1208, %fd1200, %fd34, %fd1207;
	fma.rn.f64 	%fd1209, %fd1194, %fd33, %fd1208;
	mov.f64 	%fd1210, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1211, %fd1210, %fd40;
	mul.f64 	%fd1212, %fd947, %fd1211;
	mul.f64 	%fd249, %fd1212, %fd1209;
	// begin inline asm
	ld.global.nc.f64 %fd1184, [%rd110];
	// end inline asm
	ld.global.u32 	%r641, [%rd111];
	ld.global.u32 	%r209, [%rd111+4];
	ld.global.u32 	%r210, [%rd111+8];
	ld.global.u32 	%r211, [%rd111+12];
	st.local.u64 	[%rd61], %rd624;
	st.local.u64 	[%rd61+8], %rd624;
	st.local.u64 	[%rd61+16], %rd624;
	st.local.u64 	[%rd61+24], %rd624;
	st.local.u64 	[%rd61+32], %rd624;
	st.local.u64 	[%rd61+40], %rd624;
	st.local.u64 	[%rd61+48], %rd624;
	st.local.u64 	[%rd61+56], %rd624;
	st.local.u64 	[%rd61+64], %rd624;
	cvt.rn.f64.s32 	%fd251, %r641;
	mul.f64 	%fd2154, %fd16, %fd251;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r642, %temp}, %fd2154;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r944}, %fd2154;
	}
	and.b32  	%r643, %r944, 2147483647;
	setp.eq.s32 	%p199, %r643, 2146435072;
	setp.eq.s32 	%p200, %r642, 0;
	and.pred  	%p20, %p200, %p199;
	not.pred 	%p201, %p20;
	mov.u32 	%r932, %r944;
	mov.f64 	%fd2130, %fd2154;
	@%p201 bra 	$L__BB0_242;

	mov.f64 	%fd1213, 0d0000000000000000;
	mul.rn.f64 	%fd2130, %fd2154, %fd1213;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r932}, %fd2130;
	}

$L__BB0_242:
	mul.f64 	%fd1214, %fd2130, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r933, %fd1214;
	st.local.u32 	[%rd7], %r933;
	cvt.rn.f64.s32 	%fd1215, %r933;
	neg.f64 	%fd1216, %fd1215;
	fma.rn.f64 	%fd1218, %fd1216, %fd806, %fd2130;
	fma.rn.f64 	%fd1220, %fd1216, %fd808, %fd1218;
	fma.rn.f64 	%fd2131, %fd1216, %fd810, %fd1220;
	and.b32  	%r644, %r932, 2145386496;
	setp.lt.u32 	%p202, %r644, 1105199104;
	@%p202 bra 	$L__BB0_244;

	{ // callseq 41, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2130;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2131, [retval0+0];
	} // callseq 41
	ld.local.u32 	%r933, [%rd7];

$L__BB0_244:
	and.b32  	%r645, %r933, 1;
	shl.b32 	%r646, %r933, 3;
	and.b32  	%r647, %r646, 8;
	setp.eq.s32 	%p203, %r645, 0;
	selp.f64 	%fd1222, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p203;
	mul.wide.s32 	%rd457, %r647, 8;
	add.s64 	%rd459, %rd387, %rd457;
	ld.global.nc.f64 	%fd1223, [%rd459+8];
	mul.rn.f64 	%fd258, %fd2131, %fd2131;
	fma.rn.f64 	%fd1224, %fd1222, %fd258, %fd1223;
	ld.global.nc.f64 	%fd1225, [%rd459+16];
	fma.rn.f64 	%fd1226, %fd1224, %fd258, %fd1225;
	ld.global.nc.f64 	%fd1227, [%rd459+24];
	fma.rn.f64 	%fd1228, %fd1226, %fd258, %fd1227;
	ld.global.nc.f64 	%fd1229, [%rd459+32];
	fma.rn.f64 	%fd1230, %fd1228, %fd258, %fd1229;
	ld.global.nc.f64 	%fd1231, [%rd459+40];
	fma.rn.f64 	%fd1232, %fd1230, %fd258, %fd1231;
	ld.global.nc.f64 	%fd1233, [%rd459+48];
	fma.rn.f64 	%fd259, %fd1232, %fd258, %fd1233;
	fma.rn.f64 	%fd2133, %fd259, %fd2131, %fd2131;
	@%p203 bra 	$L__BB0_246;

	mov.f64 	%fd1234, 0d3FF0000000000000;
	fma.rn.f64 	%fd2133, %fd259, %fd258, %fd1234;

$L__BB0_246:
	and.b32  	%r648, %r933, 2;
	setp.eq.s32 	%p204, %r648, 0;
	@%p204 bra 	$L__BB0_248;

	mov.f64 	%fd1235, 0d0000000000000000;
	mov.f64 	%fd1236, 0dBFF0000000000000;
	fma.rn.f64 	%fd2133, %fd2133, %fd1236, %fd1235;

$L__BB0_248:
	cvt.rn.f64.s32 	%fd265, %r209;
	mul.f64 	%fd2158, %fd17, %fd265;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r649, %temp}, %fd2158;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r946}, %fd2158;
	}
	and.b32  	%r650, %r946, 2147483647;
	setp.eq.s32 	%p205, %r650, 2146435072;
	setp.eq.s32 	%p206, %r649, 0;
	and.pred  	%p21, %p206, %p205;
	not.pred 	%p207, %p21;
	mov.u32 	%r934, %r946;
	mov.f64 	%fd2134, %fd2158;
	@%p207 bra 	$L__BB0_250;

	mov.f64 	%fd1237, 0d0000000000000000;
	mul.rn.f64 	%fd2134, %fd2158, %fd1237;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r934}, %fd2134;
	}

$L__BB0_250:
	mul.f64 	%fd1238, %fd2134, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r935, %fd1238;
	st.local.u32 	[%rd7], %r935;
	cvt.rn.f64.s32 	%fd1239, %r935;
	neg.f64 	%fd1240, %fd1239;
	fma.rn.f64 	%fd1242, %fd1240, %fd806, %fd2134;
	fma.rn.f64 	%fd1244, %fd1240, %fd808, %fd1242;
	fma.rn.f64 	%fd2135, %fd1240, %fd810, %fd1244;
	and.b32  	%r651, %r934, 2145386496;
	setp.lt.u32 	%p208, %r651, 1105199104;
	mul.f64 	%fd270, %fd2133, %fd251;
	@%p208 bra 	$L__BB0_252;

	{ // callseq 42, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2134;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2135, [retval0+0];
	} // callseq 42
	ld.local.u32 	%r935, [%rd7];

$L__BB0_252:
	add.s32 	%r224, %r935, 1;
	and.b32  	%r652, %r224, 1;
	shl.b32 	%r653, %r224, 3;
	and.b32  	%r654, %r653, 8;
	setp.eq.s32 	%p209, %r652, 0;
	selp.f64 	%fd1246, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p209;
	mul.wide.s32 	%rd461, %r654, 8;
	add.s64 	%rd463, %rd387, %rd461;
	ld.global.nc.f64 	%fd1247, [%rd463+8];
	mul.rn.f64 	%fd273, %fd2135, %fd2135;
	fma.rn.f64 	%fd1248, %fd1246, %fd273, %fd1247;
	ld.global.nc.f64 	%fd1249, [%rd463+16];
	fma.rn.f64 	%fd1250, %fd1248, %fd273, %fd1249;
	ld.global.nc.f64 	%fd1251, [%rd463+24];
	fma.rn.f64 	%fd1252, %fd1250, %fd273, %fd1251;
	ld.global.nc.f64 	%fd1253, [%rd463+32];
	fma.rn.f64 	%fd1254, %fd1252, %fd273, %fd1253;
	ld.global.nc.f64 	%fd1255, [%rd463+40];
	fma.rn.f64 	%fd1256, %fd1254, %fd273, %fd1255;
	ld.global.nc.f64 	%fd1257, [%rd463+48];
	fma.rn.f64 	%fd274, %fd1256, %fd273, %fd1257;
	fma.rn.f64 	%fd2137, %fd274, %fd2135, %fd2135;
	@%p209 bra 	$L__BB0_254;

	mov.f64 	%fd1258, 0d3FF0000000000000;
	fma.rn.f64 	%fd2137, %fd274, %fd273, %fd1258;

$L__BB0_254:
	and.b32  	%r655, %r224, 2;
	setp.eq.s32 	%p210, %r655, 0;
	@%p210 bra 	$L__BB0_256;

	mov.f64 	%fd1259, 0d0000000000000000;
	mov.f64 	%fd1260, 0dBFF0000000000000;
	fma.rn.f64 	%fd2137, %fd2137, %fd1260, %fd1259;

$L__BB0_256:
	cvt.rn.f64.s32 	%fd280, %r210;
	mul.f64 	%fd2162, %fd18, %fd280;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r656, %temp}, %fd2162;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r948}, %fd2162;
	}
	and.b32  	%r657, %r948, 2147483647;
	setp.eq.s32 	%p211, %r657, 2146435072;
	setp.eq.s32 	%p212, %r656, 0;
	and.pred  	%p22, %p212, %p211;
	not.pred 	%p213, %p22;
	mov.u32 	%r936, %r948;
	mov.f64 	%fd2138, %fd2162;
	@%p213 bra 	$L__BB0_258;

	mov.f64 	%fd1261, 0d0000000000000000;
	mul.rn.f64 	%fd2138, %fd2162, %fd1261;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r936}, %fd2138;
	}

$L__BB0_258:
	mul.f64 	%fd1262, %fd2138, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r937, %fd1262;
	st.local.u32 	[%rd7], %r937;
	cvt.rn.f64.s32 	%fd1263, %r937;
	neg.f64 	%fd1264, %fd1263;
	fma.rn.f64 	%fd1266, %fd1264, %fd806, %fd2138;
	fma.rn.f64 	%fd1268, %fd1264, %fd808, %fd1266;
	fma.rn.f64 	%fd2139, %fd1264, %fd810, %fd1268;
	and.b32  	%r658, %r936, 2145386496;
	setp.lt.u32 	%p214, %r658, 1105199104;
	mul.f64 	%fd285, %fd270, %fd2137;
	@%p214 bra 	$L__BB0_260;

	{ // callseq 43, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2138;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2139, [retval0+0];
	} // callseq 43
	ld.local.u32 	%r937, [%rd7];

$L__BB0_260:
	add.s32 	%r231, %r937, 1;
	and.b32  	%r659, %r231, 1;
	shl.b32 	%r660, %r231, 3;
	and.b32  	%r661, %r660, 8;
	setp.eq.s32 	%p215, %r659, 0;
	selp.f64 	%fd1270, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p215;
	mul.wide.s32 	%rd465, %r661, 8;
	add.s64 	%rd467, %rd387, %rd465;
	ld.global.nc.f64 	%fd1271, [%rd467+8];
	mul.rn.f64 	%fd288, %fd2139, %fd2139;
	fma.rn.f64 	%fd1272, %fd1270, %fd288, %fd1271;
	ld.global.nc.f64 	%fd1273, [%rd467+16];
	fma.rn.f64 	%fd1274, %fd1272, %fd288, %fd1273;
	ld.global.nc.f64 	%fd1275, [%rd467+24];
	fma.rn.f64 	%fd1276, %fd1274, %fd288, %fd1275;
	ld.global.nc.f64 	%fd1277, [%rd467+32];
	fma.rn.f64 	%fd1278, %fd1276, %fd288, %fd1277;
	ld.global.nc.f64 	%fd1279, [%rd467+40];
	fma.rn.f64 	%fd1280, %fd1278, %fd288, %fd1279;
	ld.global.nc.f64 	%fd1281, [%rd467+48];
	fma.rn.f64 	%fd289, %fd1280, %fd288, %fd1281;
	fma.rn.f64 	%fd2141, %fd289, %fd2139, %fd2139;
	@%p215 bra 	$L__BB0_262;

	mov.f64 	%fd1282, 0d3FF0000000000000;
	fma.rn.f64 	%fd2141, %fd289, %fd288, %fd1282;

$L__BB0_262:
	and.b32  	%r662, %r231, 2;
	setp.eq.s32 	%p216, %r662, 0;
	@%p216 bra 	$L__BB0_264;

	mov.f64 	%fd1283, 0d0000000000000000;
	mov.f64 	%fd1284, 0dBFF0000000000000;
	fma.rn.f64 	%fd2141, %fd2141, %fd1284, %fd1283;

$L__BB0_264:
	mov.u32 	%r938, %r944;
	mov.f64 	%fd2142, %fd2154;
	@%p201 bra 	$L__BB0_266;

	mov.f64 	%fd1285, 0d0000000000000000;
	mul.rn.f64 	%fd2142, %fd2154, %fd1285;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r938}, %fd2142;
	}

$L__BB0_266:
	mul.f64 	%fd1286, %fd2142, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r939, %fd1286;
	st.local.u32 	[%rd7], %r939;
	cvt.rn.f64.s32 	%fd1287, %r939;
	neg.f64 	%fd1288, %fd1287;
	fma.rn.f64 	%fd1290, %fd1288, %fd806, %fd2142;
	fma.rn.f64 	%fd1292, %fd1288, %fd808, %fd1290;
	fma.rn.f64 	%fd2143, %fd1288, %fd810, %fd1292;
	and.b32  	%r663, %r938, 2145386496;
	setp.lt.u32 	%p218, %r663, 1105199104;
	mul.f64 	%fd298, %fd285, %fd2141;
	@%p218 bra 	$L__BB0_268;

	{ // callseq 44, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2142;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2143, [retval0+0];
	} // callseq 44
	ld.local.u32 	%r939, [%rd7];

$L__BB0_268:
	add.s32 	%r237, %r939, 1;
	and.b32  	%r664, %r237, 1;
	shl.b32 	%r665, %r237, 3;
	and.b32  	%r666, %r665, 8;
	setp.eq.s32 	%p219, %r664, 0;
	selp.f64 	%fd1294, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p219;
	mul.wide.s32 	%rd469, %r666, 8;
	add.s64 	%rd471, %rd387, %rd469;
	ld.global.nc.f64 	%fd1295, [%rd471+8];
	mul.rn.f64 	%fd301, %fd2143, %fd2143;
	fma.rn.f64 	%fd1296, %fd1294, %fd301, %fd1295;
	ld.global.nc.f64 	%fd1297, [%rd471+16];
	fma.rn.f64 	%fd1298, %fd1296, %fd301, %fd1297;
	ld.global.nc.f64 	%fd1299, [%rd471+24];
	fma.rn.f64 	%fd1300, %fd1298, %fd301, %fd1299;
	ld.global.nc.f64 	%fd1301, [%rd471+32];
	fma.rn.f64 	%fd1302, %fd1300, %fd301, %fd1301;
	ld.global.nc.f64 	%fd1303, [%rd471+40];
	fma.rn.f64 	%fd1304, %fd1302, %fd301, %fd1303;
	ld.global.nc.f64 	%fd1305, [%rd471+48];
	fma.rn.f64 	%fd302, %fd1304, %fd301, %fd1305;
	fma.rn.f64 	%fd2145, %fd302, %fd2143, %fd2143;
	@%p219 bra 	$L__BB0_270;

	mov.f64 	%fd1306, 0d3FF0000000000000;
	fma.rn.f64 	%fd2145, %fd302, %fd301, %fd1306;

$L__BB0_270:
	and.b32  	%r667, %r237, 2;
	setp.eq.s32 	%p220, %r667, 0;
	@%p220 bra 	$L__BB0_272;

	mov.f64 	%fd1307, 0d0000000000000000;
	mov.f64 	%fd1308, 0dBFF0000000000000;
	fma.rn.f64 	%fd2145, %fd2145, %fd1308, %fd1307;

$L__BB0_272:
	mov.u32 	%r940, %r946;
	mov.f64 	%fd2146, %fd2158;
	@%p207 bra 	$L__BB0_274;

	mov.f64 	%fd1309, 0d0000000000000000;
	mul.rn.f64 	%fd2146, %fd2158, %fd1309;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r940}, %fd2146;
	}

$L__BB0_274:
	cvt.rn.f64.s32 	%fd2053, %r209;
	mul.f64 	%fd1310, %fd2146, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r941, %fd1310;
	st.local.u32 	[%rd7], %r941;
	cvt.rn.f64.s32 	%fd1311, %r941;
	neg.f64 	%fd1312, %fd1311;
	fma.rn.f64 	%fd1314, %fd1312, %fd806, %fd2146;
	fma.rn.f64 	%fd1316, %fd1312, %fd808, %fd1314;
	fma.rn.f64 	%fd2147, %fd1312, %fd810, %fd1316;
	and.b32  	%r668, %r940, 2145386496;
	setp.lt.u32 	%p222, %r668, 1105199104;
	mul.f64 	%fd311, %fd2145, %fd2053;
	@%p222 bra 	$L__BB0_276;

	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2146;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2147, [retval0+0];
	} // callseq 45
	ld.local.u32 	%r941, [%rd7];

$L__BB0_276:
	and.b32  	%r669, %r941, 1;
	shl.b32 	%r670, %r941, 3;
	and.b32  	%r671, %r670, 8;
	setp.eq.s32 	%p223, %r669, 0;
	selp.f64 	%fd1318, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p223;
	mul.wide.s32 	%rd473, %r671, 8;
	add.s64 	%rd475, %rd387, %rd473;
	ld.global.nc.f64 	%fd1319, [%rd475+8];
	mul.rn.f64 	%fd314, %fd2147, %fd2147;
	fma.rn.f64 	%fd1320, %fd1318, %fd314, %fd1319;
	ld.global.nc.f64 	%fd1321, [%rd475+16];
	fma.rn.f64 	%fd1322, %fd1320, %fd314, %fd1321;
	ld.global.nc.f64 	%fd1323, [%rd475+24];
	fma.rn.f64 	%fd1324, %fd1322, %fd314, %fd1323;
	ld.global.nc.f64 	%fd1325, [%rd475+32];
	fma.rn.f64 	%fd1326, %fd1324, %fd314, %fd1325;
	ld.global.nc.f64 	%fd1327, [%rd475+40];
	fma.rn.f64 	%fd1328, %fd1326, %fd314, %fd1327;
	ld.global.nc.f64 	%fd1329, [%rd475+48];
	fma.rn.f64 	%fd315, %fd1328, %fd314, %fd1329;
	fma.rn.f64 	%fd2149, %fd315, %fd2147, %fd2147;
	@%p223 bra 	$L__BB0_278;

	mov.f64 	%fd1330, 0d3FF0000000000000;
	fma.rn.f64 	%fd2149, %fd315, %fd314, %fd1330;

$L__BB0_278:
	and.b32  	%r672, %r941, 2;
	setp.eq.s32 	%p224, %r672, 0;
	@%p224 bra 	$L__BB0_280;

	mov.f64 	%fd1331, 0d0000000000000000;
	mov.f64 	%fd1332, 0dBFF0000000000000;
	fma.rn.f64 	%fd2149, %fd2149, %fd1332, %fd1331;

$L__BB0_280:
	mov.u32 	%r942, %r948;
	mov.f64 	%fd2150, %fd2162;
	@%p213 bra 	$L__BB0_282;

	mov.f64 	%fd1333, 0d0000000000000000;
	mul.rn.f64 	%fd2150, %fd2162, %fd1333;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r942}, %fd2150;
	}

$L__BB0_282:
	mul.f64 	%fd1334, %fd2150, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r943, %fd1334;
	st.local.u32 	[%rd7], %r943;
	cvt.rn.f64.s32 	%fd1335, %r943;
	neg.f64 	%fd1336, %fd1335;
	fma.rn.f64 	%fd1338, %fd1336, %fd806, %fd2150;
	fma.rn.f64 	%fd1340, %fd1336, %fd808, %fd1338;
	fma.rn.f64 	%fd2151, %fd1336, %fd810, %fd1340;
	and.b32  	%r673, %r942, 2145386496;
	setp.lt.u32 	%p226, %r673, 1105199104;
	mul.f64 	%fd324, %fd311, %fd2149;
	@%p226 bra 	$L__BB0_284;

	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2150;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2151, [retval0+0];
	} // callseq 46
	ld.local.u32 	%r943, [%rd7];

$L__BB0_284:
	add.s32 	%r248, %r943, 1;
	and.b32  	%r674, %r248, 1;
	shl.b32 	%r675, %r248, 3;
	and.b32  	%r676, %r675, 8;
	setp.eq.s32 	%p227, %r674, 0;
	selp.f64 	%fd1342, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p227;
	mul.wide.s32 	%rd477, %r676, 8;
	add.s64 	%rd479, %rd387, %rd477;
	ld.global.nc.f64 	%fd1343, [%rd479+8];
	mul.rn.f64 	%fd327, %fd2151, %fd2151;
	fma.rn.f64 	%fd1344, %fd1342, %fd327, %fd1343;
	ld.global.nc.f64 	%fd1345, [%rd479+16];
	fma.rn.f64 	%fd1346, %fd1344, %fd327, %fd1345;
	ld.global.nc.f64 	%fd1347, [%rd479+24];
	fma.rn.f64 	%fd1348, %fd1346, %fd327, %fd1347;
	ld.global.nc.f64 	%fd1349, [%rd479+32];
	fma.rn.f64 	%fd1350, %fd1348, %fd327, %fd1349;
	ld.global.nc.f64 	%fd1351, [%rd479+40];
	fma.rn.f64 	%fd1352, %fd1350, %fd327, %fd1351;
	ld.global.nc.f64 	%fd1353, [%rd479+48];
	fma.rn.f64 	%fd328, %fd1352, %fd327, %fd1353;
	fma.rn.f64 	%fd2153, %fd328, %fd2151, %fd2151;
	@%p227 bra 	$L__BB0_286;

	mov.f64 	%fd1354, 0d3FF0000000000000;
	fma.rn.f64 	%fd2153, %fd328, %fd327, %fd1354;

$L__BB0_286:
	and.b32  	%r677, %r248, 2;
	setp.eq.s32 	%p228, %r677, 0;
	@%p228 bra 	$L__BB0_288;

	mov.f64 	%fd1355, 0d0000000000000000;
	mov.f64 	%fd1356, 0dBFF0000000000000;
	fma.rn.f64 	%fd2153, %fd2153, %fd1356, %fd1355;

$L__BB0_288:
	@%p201 bra 	$L__BB0_290;

	mov.f64 	%fd1357, 0d0000000000000000;
	mul.rn.f64 	%fd2154, %fd2154, %fd1357;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r944}, %fd2154;
	}

$L__BB0_290:
	mul.f64 	%fd1358, %fd2154, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r945, %fd1358;
	st.local.u32 	[%rd7], %r945;
	cvt.rn.f64.s32 	%fd1359, %r945;
	neg.f64 	%fd1360, %fd1359;
	fma.rn.f64 	%fd1362, %fd1360, %fd806, %fd2154;
	fma.rn.f64 	%fd1364, %fd1360, %fd808, %fd1362;
	fma.rn.f64 	%fd2155, %fd1360, %fd810, %fd1364;
	and.b32  	%r678, %r944, 2145386496;
	setp.lt.u32 	%p230, %r678, 1105199104;
	mul.f64 	%fd337, %fd324, %fd2153;
	@%p230 bra 	$L__BB0_292;

	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2154;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2155, [retval0+0];
	} // callseq 47
	ld.local.u32 	%r945, [%rd7];

$L__BB0_292:
	add.s32 	%r254, %r945, 1;
	and.b32  	%r679, %r254, 1;
	shl.b32 	%r680, %r254, 3;
	and.b32  	%r681, %r680, 8;
	setp.eq.s32 	%p231, %r679, 0;
	selp.f64 	%fd1366, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p231;
	mul.wide.s32 	%rd481, %r681, 8;
	add.s64 	%rd483, %rd387, %rd481;
	ld.global.nc.f64 	%fd1367, [%rd483+8];
	mul.rn.f64 	%fd340, %fd2155, %fd2155;
	fma.rn.f64 	%fd1368, %fd1366, %fd340, %fd1367;
	ld.global.nc.f64 	%fd1369, [%rd483+16];
	fma.rn.f64 	%fd1370, %fd1368, %fd340, %fd1369;
	ld.global.nc.f64 	%fd1371, [%rd483+24];
	fma.rn.f64 	%fd1372, %fd1370, %fd340, %fd1371;
	ld.global.nc.f64 	%fd1373, [%rd483+32];
	fma.rn.f64 	%fd1374, %fd1372, %fd340, %fd1373;
	ld.global.nc.f64 	%fd1375, [%rd483+40];
	fma.rn.f64 	%fd1376, %fd1374, %fd340, %fd1375;
	ld.global.nc.f64 	%fd1377, [%rd483+48];
	fma.rn.f64 	%fd341, %fd1376, %fd340, %fd1377;
	fma.rn.f64 	%fd2157, %fd341, %fd2155, %fd2155;
	@%p231 bra 	$L__BB0_294;

	mov.f64 	%fd1378, 0d3FF0000000000000;
	fma.rn.f64 	%fd2157, %fd341, %fd340, %fd1378;

$L__BB0_294:
	and.b32  	%r682, %r254, 2;
	setp.eq.s32 	%p232, %r682, 0;
	@%p232 bra 	$L__BB0_296;

	mov.f64 	%fd1379, 0d0000000000000000;
	mov.f64 	%fd1380, 0dBFF0000000000000;
	fma.rn.f64 	%fd2157, %fd2157, %fd1380, %fd1379;

$L__BB0_296:
	@%p207 bra 	$L__BB0_298;

	mov.f64 	%fd1381, 0d0000000000000000;
	mul.rn.f64 	%fd2158, %fd2158, %fd1381;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r946}, %fd2158;
	}

$L__BB0_298:
	cvt.rn.f64.s32 	%fd2054, %r210;
	mul.f64 	%fd1382, %fd2158, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r947, %fd1382;
	st.local.u32 	[%rd7], %r947;
	cvt.rn.f64.s32 	%fd1383, %r947;
	neg.f64 	%fd1384, %fd1383;
	fma.rn.f64 	%fd1386, %fd1384, %fd806, %fd2158;
	fma.rn.f64 	%fd1388, %fd1384, %fd808, %fd1386;
	fma.rn.f64 	%fd2159, %fd1384, %fd810, %fd1388;
	and.b32  	%r683, %r946, 2145386496;
	setp.lt.u32 	%p234, %r683, 1105199104;
	mul.f64 	%fd350, %fd2157, %fd2054;
	@%p234 bra 	$L__BB0_300;

	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2158;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2159, [retval0+0];
	} // callseq 48
	ld.local.u32 	%r947, [%rd7];

$L__BB0_300:
	add.s32 	%r260, %r947, 1;
	and.b32  	%r684, %r260, 1;
	shl.b32 	%r685, %r260, 3;
	and.b32  	%r686, %r685, 8;
	setp.eq.s32 	%p235, %r684, 0;
	selp.f64 	%fd1390, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p235;
	mul.wide.s32 	%rd485, %r686, 8;
	add.s64 	%rd487, %rd387, %rd485;
	ld.global.nc.f64 	%fd1391, [%rd487+8];
	mul.rn.f64 	%fd353, %fd2159, %fd2159;
	fma.rn.f64 	%fd1392, %fd1390, %fd353, %fd1391;
	ld.global.nc.f64 	%fd1393, [%rd487+16];
	fma.rn.f64 	%fd1394, %fd1392, %fd353, %fd1393;
	ld.global.nc.f64 	%fd1395, [%rd487+24];
	fma.rn.f64 	%fd1396, %fd1394, %fd353, %fd1395;
	ld.global.nc.f64 	%fd1397, [%rd487+32];
	fma.rn.f64 	%fd1398, %fd1396, %fd353, %fd1397;
	ld.global.nc.f64 	%fd1399, [%rd487+40];
	fma.rn.f64 	%fd1400, %fd1398, %fd353, %fd1399;
	ld.global.nc.f64 	%fd1401, [%rd487+48];
	fma.rn.f64 	%fd354, %fd1400, %fd353, %fd1401;
	fma.rn.f64 	%fd2161, %fd354, %fd2159, %fd2159;
	@%p235 bra 	$L__BB0_302;

	mov.f64 	%fd1402, 0d3FF0000000000000;
	fma.rn.f64 	%fd2161, %fd354, %fd353, %fd1402;

$L__BB0_302:
	and.b32  	%r687, %r260, 2;
	setp.eq.s32 	%p236, %r687, 0;
	@%p236 bra 	$L__BB0_304;

	mov.f64 	%fd1403, 0d0000000000000000;
	mov.f64 	%fd1404, 0dBFF0000000000000;
	fma.rn.f64 	%fd2161, %fd2161, %fd1404, %fd1403;

$L__BB0_304:
	@%p213 bra 	$L__BB0_306;

	mov.f64 	%fd1405, 0d0000000000000000;
	mul.rn.f64 	%fd2162, %fd2162, %fd1405;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r948}, %fd2162;
	}

$L__BB0_306:
	mul.f64 	%fd1406, %fd2162, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r949, %fd1406;
	st.local.u32 	[%rd7], %r949;
	cvt.rn.f64.s32 	%fd1407, %r949;
	neg.f64 	%fd1408, %fd1407;
	fma.rn.f64 	%fd1410, %fd1408, %fd806, %fd2162;
	fma.rn.f64 	%fd1412, %fd1408, %fd808, %fd1410;
	fma.rn.f64 	%fd2163, %fd1408, %fd810, %fd1412;
	and.b32  	%r688, %r948, 2145386496;
	setp.lt.u32 	%p238, %r688, 1105199104;
	mul.f64 	%fd363, %fd350, %fd2161;
	@%p238 bra 	$L__BB0_308;

	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2162;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd158;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2163, [retval0+0];
	} // callseq 49
	ld.local.u32 	%r949, [%rd7];

$L__BB0_308:
	and.b32  	%r689, %r949, 1;
	shl.b32 	%r690, %r949, 3;
	and.b32  	%r691, %r690, 8;
	setp.eq.s32 	%p239, %r689, 0;
	selp.f64 	%fd1414, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p239;
	mul.wide.s32 	%rd489, %r691, 8;
	add.s64 	%rd491, %rd387, %rd489;
	ld.global.nc.f64 	%fd1415, [%rd491+8];
	mul.rn.f64 	%fd366, %fd2163, %fd2163;
	fma.rn.f64 	%fd1416, %fd1414, %fd366, %fd1415;
	ld.global.nc.f64 	%fd1417, [%rd491+16];
	fma.rn.f64 	%fd1418, %fd1416, %fd366, %fd1417;
	ld.global.nc.f64 	%fd1419, [%rd491+24];
	fma.rn.f64 	%fd1420, %fd1418, %fd366, %fd1419;
	ld.global.nc.f64 	%fd1421, [%rd491+32];
	fma.rn.f64 	%fd1422, %fd1420, %fd366, %fd1421;
	ld.global.nc.f64 	%fd1423, [%rd491+40];
	fma.rn.f64 	%fd1424, %fd1422, %fd366, %fd1423;
	ld.global.nc.f64 	%fd1425, [%rd491+48];
	fma.rn.f64 	%fd367, %fd1424, %fd366, %fd1425;
	fma.rn.f64 	%fd2165, %fd367, %fd2163, %fd2163;
	@%p239 bra 	$L__BB0_310;

	mov.f64 	%fd1426, 0d3FF0000000000000;
	fma.rn.f64 	%fd2165, %fd367, %fd366, %fd1426;

$L__BB0_310:
	and.b32  	%r692, %r949, 2;
	setp.eq.s32 	%p240, %r692, 0;
	@%p240 bra 	$L__BB0_312;

	mov.f64 	%fd1427, 0d0000000000000000;
	mov.f64 	%fd1428, 0dBFF0000000000000;
	fma.rn.f64 	%fd2165, %fd2165, %fd1428, %fd1427;

$L__BB0_312:
	mov.u64 	%rd625, 0;
	div.rn.f64 	%fd1430, %fd23, %fd124;
	div.rn.f64 	%fd1431, %fd24, %fd124;
	div.rn.f64 	%fd1432, %fd25, %fd124;
	neg.f64 	%fd1433, %fd298;
	mul.wide.s32 	%rd493, %r211, 8;
	add.s64 	%rd494, %rd61, %rd493;
	st.local.f64 	[%rd494], %fd1433;
	neg.f64 	%fd1434, %fd337;
	st.local.f64 	[%rd494+24], %fd1434;
	mul.f64 	%fd1435, %fd363, %fd2165;
	neg.f64 	%fd1436, %fd1435;
	st.local.f64 	[%rd494+48], %fd1436;
	ld.local.f64 	%fd1437, [%rd61];
	ld.local.f64 	%fd1438, [%rd61+24];
	ld.local.f64 	%fd1439, [%rd61+48];
	mul.f64 	%fd1440, %fd1439, %fd38;
	fma.rn.f64 	%fd1441, %fd1438, %fd37, %fd1440;
	fma.rn.f64 	%fd1442, %fd1437, %fd36, %fd1441;
	ld.local.f64 	%fd1443, [%rd61+8];
	ld.local.f64 	%fd1444, [%rd61+32];
	ld.local.f64 	%fd1445, [%rd61+56];
	mul.f64 	%fd1446, %fd1445, %fd38;
	fma.rn.f64 	%fd1447, %fd1444, %fd37, %fd1446;
	fma.rn.f64 	%fd1448, %fd1443, %fd36, %fd1447;
	ld.local.f64 	%fd1449, [%rd61+16];
	ld.local.f64 	%fd1450, [%rd61+40];
	ld.local.f64 	%fd1451, [%rd61+64];
	mul.f64 	%fd1452, %fd1451, %fd38;
	fma.rn.f64 	%fd1453, %fd1450, %fd37, %fd1452;
	fma.rn.f64 	%fd1454, %fd1449, %fd36, %fd1453;
	mul.f64 	%fd1455, %fd1431, %fd1454;
	mul.f64 	%fd1456, %fd1432, %fd1448;
	sub.f64 	%fd1457, %fd1455, %fd1456;
	mul.f64 	%fd1458, %fd1432, %fd1442;
	mul.f64 	%fd1459, %fd1430, %fd1454;
	sub.f64 	%fd1460, %fd1458, %fd1459;
	mul.f64 	%fd1461, %fd1430, %fd1448;
	mul.f64 	%fd1462, %fd1431, %fd1442;
	sub.f64 	%fd1463, %fd1461, %fd1462;
	mul.f64 	%fd1464, %fd34, %fd1460;
	fma.rn.f64 	%fd1465, %fd1463, %fd35, %fd1464;
	fma.rn.f64 	%fd1466, %fd33, %fd1457, %fd1465;
	mul.f64 	%fd373, %fd1184, %fd1466;
	// begin inline asm
	ld.global.nc.f64 %fd1429, [%rd110];
	// end inline asm
	ld.global.u32 	%r693, [%rd111];
	ld.global.u32 	%r266, [%rd111+4];
	ld.global.u32 	%r267, [%rd111+8];
	ld.global.s32 	%rd118, [%rd111+12];
	st.local.u64 	[%rd7], %rd625;
	st.local.u64 	[%rd7+8], %rd625;
	st.local.u64 	[%rd7+16], %rd625;
	cvt.rn.f64.s32 	%fd375, %r693;
	mul.f64 	%fd376, %fd16, %fd375;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r694, %temp}, %fd376;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r950}, %fd376;
	}
	and.b32  	%r695, %r950, 2147483647;
	setp.eq.s32 	%p241, %r695, 2146435072;
	setp.eq.s32 	%p242, %r694, 0;
	and.pred  	%p23, %p242, %p241;
	not.pred 	%p243, %p23;
	mov.f64 	%fd2166, %fd376;
	@%p243 bra 	$L__BB0_314;

	mov.f64 	%fd1467, 0d0000000000000000;
	mul.rn.f64 	%fd2166, %fd376, %fd1467;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r950}, %fd2166;
	}

$L__BB0_314:
	mul.f64 	%fd1468, %fd2166, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r951, %fd1468;
	st.local.u32 	[%rd9], %r951;
	cvt.rn.f64.s32 	%fd1469, %r951;
	neg.f64 	%fd1470, %fd1469;
	fma.rn.f64 	%fd1472, %fd1470, %fd806, %fd2166;
	fma.rn.f64 	%fd1474, %fd1470, %fd808, %fd1472;
	fma.rn.f64 	%fd2167, %fd1470, %fd810, %fd1474;
	and.b32  	%r696, %r950, 2145386496;
	setp.lt.u32 	%p244, %r696, 1105199104;
	@%p244 bra 	$L__BB0_316;

	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2166;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2167, [retval0+0];
	} // callseq 50
	ld.local.u32 	%r951, [%rd9];

$L__BB0_316:
	add.s32 	%r274, %r951, 1;
	and.b32  	%r697, %r274, 1;
	shl.b32 	%r698, %r274, 3;
	and.b32  	%r699, %r698, 8;
	setp.eq.s32 	%p245, %r697, 0;
	selp.f64 	%fd1476, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p245;
	mul.wide.s32 	%rd497, %r699, 8;
	add.s64 	%rd499, %rd387, %rd497;
	ld.global.nc.f64 	%fd1477, [%rd499+8];
	mul.rn.f64 	%fd382, %fd2167, %fd2167;
	fma.rn.f64 	%fd1478, %fd1476, %fd382, %fd1477;
	ld.global.nc.f64 	%fd1479, [%rd499+16];
	fma.rn.f64 	%fd1480, %fd1478, %fd382, %fd1479;
	ld.global.nc.f64 	%fd1481, [%rd499+24];
	fma.rn.f64 	%fd1482, %fd1480, %fd382, %fd1481;
	ld.global.nc.f64 	%fd1483, [%rd499+32];
	fma.rn.f64 	%fd1484, %fd1482, %fd382, %fd1483;
	ld.global.nc.f64 	%fd1485, [%rd499+40];
	fma.rn.f64 	%fd1486, %fd1484, %fd382, %fd1485;
	ld.global.nc.f64 	%fd1487, [%rd499+48];
	fma.rn.f64 	%fd383, %fd1486, %fd382, %fd1487;
	fma.rn.f64 	%fd2169, %fd383, %fd2167, %fd2167;
	@%p245 bra 	$L__BB0_318;

	mov.f64 	%fd1488, 0d3FF0000000000000;
	fma.rn.f64 	%fd2169, %fd383, %fd382, %fd1488;

$L__BB0_318:
	and.b32  	%r700, %r274, 2;
	setp.eq.s32 	%p246, %r700, 0;
	@%p246 bra 	$L__BB0_320;

	mov.f64 	%fd1489, 0d0000000000000000;
	mov.f64 	%fd1490, 0dBFF0000000000000;
	fma.rn.f64 	%fd2169, %fd2169, %fd1490, %fd1489;

$L__BB0_320:
	cvt.rn.f64.s32 	%fd389, %r266;
	mul.f64 	%fd390, %fd17, %fd389;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r701, %temp}, %fd390;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r952}, %fd390;
	}
	and.b32  	%r702, %r952, 2147483647;
	setp.eq.s32 	%p247, %r702, 2146435072;
	setp.eq.s32 	%p248, %r701, 0;
	and.pred  	%p24, %p248, %p247;
	not.pred 	%p249, %p24;
	mov.f64 	%fd2170, %fd390;
	@%p249 bra 	$L__BB0_322;

	mov.f64 	%fd1491, 0d0000000000000000;
	mul.rn.f64 	%fd2170, %fd390, %fd1491;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r952}, %fd2170;
	}

$L__BB0_322:
	mul.f64 	%fd1492, %fd2170, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r953, %fd1492;
	st.local.u32 	[%rd9], %r953;
	cvt.rn.f64.s32 	%fd1493, %r953;
	neg.f64 	%fd1494, %fd1493;
	fma.rn.f64 	%fd1496, %fd1494, %fd806, %fd2170;
	fma.rn.f64 	%fd1498, %fd1494, %fd808, %fd1496;
	fma.rn.f64 	%fd2171, %fd1494, %fd810, %fd1498;
	and.b32  	%r703, %r952, 2145386496;
	setp.lt.u32 	%p250, %r703, 1105199104;
	@%p250 bra 	$L__BB0_324;

	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2170;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2171, [retval0+0];
	} // callseq 51
	ld.local.u32 	%r953, [%rd9];

$L__BB0_324:
	add.s32 	%r281, %r953, 1;
	and.b32  	%r704, %r281, 1;
	shl.b32 	%r705, %r281, 3;
	and.b32  	%r706, %r705, 8;
	setp.eq.s32 	%p251, %r704, 0;
	selp.f64 	%fd1500, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p251;
	mul.wide.s32 	%rd501, %r706, 8;
	add.s64 	%rd503, %rd387, %rd501;
	ld.global.nc.f64 	%fd1501, [%rd503+8];
	mul.rn.f64 	%fd396, %fd2171, %fd2171;
	fma.rn.f64 	%fd1502, %fd1500, %fd396, %fd1501;
	ld.global.nc.f64 	%fd1503, [%rd503+16];
	fma.rn.f64 	%fd1504, %fd1502, %fd396, %fd1503;
	ld.global.nc.f64 	%fd1505, [%rd503+24];
	fma.rn.f64 	%fd1506, %fd1504, %fd396, %fd1505;
	ld.global.nc.f64 	%fd1507, [%rd503+32];
	fma.rn.f64 	%fd1508, %fd1506, %fd396, %fd1507;
	ld.global.nc.f64 	%fd1509, [%rd503+40];
	fma.rn.f64 	%fd1510, %fd1508, %fd396, %fd1509;
	ld.global.nc.f64 	%fd1511, [%rd503+48];
	fma.rn.f64 	%fd397, %fd1510, %fd396, %fd1511;
	fma.rn.f64 	%fd2173, %fd397, %fd2171, %fd2171;
	@%p251 bra 	$L__BB0_326;

	mov.f64 	%fd1512, 0d3FF0000000000000;
	fma.rn.f64 	%fd2173, %fd397, %fd396, %fd1512;

$L__BB0_326:
	and.b32  	%r707, %r281, 2;
	setp.eq.s32 	%p252, %r707, 0;
	@%p252 bra 	$L__BB0_328;

	mov.f64 	%fd1513, 0d0000000000000000;
	mov.f64 	%fd1514, 0dBFF0000000000000;
	fma.rn.f64 	%fd2173, %fd2173, %fd1514, %fd1513;

$L__BB0_328:
	mul.f64 	%fd403, %fd2169, %fd2173;
	cvt.rn.f64.s32 	%fd404, %r267;
	mul.f64 	%fd405, %fd18, %fd404;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r708, %temp}, %fd405;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r954}, %fd405;
	}
	and.b32  	%r709, %r954, 2147483647;
	setp.eq.s32 	%p253, %r709, 2146435072;
	setp.eq.s32 	%p254, %r708, 0;
	and.pred  	%p25, %p254, %p253;
	not.pred 	%p255, %p25;
	mov.f64 	%fd2174, %fd405;
	@%p255 bra 	$L__BB0_330;

	mov.f64 	%fd1515, 0d0000000000000000;
	mul.rn.f64 	%fd2174, %fd405, %fd1515;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r954}, %fd2174;
	}

$L__BB0_330:
	mul.f64 	%fd1516, %fd2174, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r955, %fd1516;
	st.local.u32 	[%rd9], %r955;
	cvt.rn.f64.s32 	%fd1517, %r955;
	neg.f64 	%fd1518, %fd1517;
	fma.rn.f64 	%fd1520, %fd1518, %fd806, %fd2174;
	fma.rn.f64 	%fd1522, %fd1518, %fd808, %fd1520;
	fma.rn.f64 	%fd2175, %fd1518, %fd810, %fd1522;
	and.b32  	%r710, %r954, 2145386496;
	setp.lt.u32 	%p256, %r710, 1105199104;
	@%p256 bra 	$L__BB0_332;

	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2174;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2175, [retval0+0];
	} // callseq 52
	ld.local.u32 	%r955, [%rd9];

$L__BB0_332:
	add.s32 	%r288, %r955, 1;
	and.b32  	%r711, %r288, 1;
	shl.b32 	%r712, %r288, 3;
	and.b32  	%r713, %r712, 8;
	setp.eq.s32 	%p257, %r711, 0;
	selp.f64 	%fd1524, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p257;
	mul.wide.s32 	%rd505, %r713, 8;
	add.s64 	%rd507, %rd387, %rd505;
	ld.global.nc.f64 	%fd1525, [%rd507+8];
	mul.rn.f64 	%fd411, %fd2175, %fd2175;
	fma.rn.f64 	%fd1526, %fd1524, %fd411, %fd1525;
	ld.global.nc.f64 	%fd1527, [%rd507+16];
	fma.rn.f64 	%fd1528, %fd1526, %fd411, %fd1527;
	ld.global.nc.f64 	%fd1529, [%rd507+24];
	fma.rn.f64 	%fd1530, %fd1528, %fd411, %fd1529;
	ld.global.nc.f64 	%fd1531, [%rd507+32];
	fma.rn.f64 	%fd1532, %fd1530, %fd411, %fd1531;
	ld.global.nc.f64 	%fd1533, [%rd507+40];
	fma.rn.f64 	%fd1534, %fd1532, %fd411, %fd1533;
	ld.global.nc.f64 	%fd1535, [%rd507+48];
	fma.rn.f64 	%fd412, %fd1534, %fd411, %fd1535;
	fma.rn.f64 	%fd2177, %fd412, %fd2175, %fd2175;
	@%p257 bra 	$L__BB0_334;

	mov.f64 	%fd1536, 0d3FF0000000000000;
	fma.rn.f64 	%fd2177, %fd412, %fd411, %fd1536;

$L__BB0_334:
	and.b32  	%r714, %r288, 2;
	setp.eq.s32 	%p258, %r714, 0;
	@%p258 bra 	$L__BB0_336;

	mov.f64 	%fd1537, 0d0000000000000000;
	mov.f64 	%fd1538, 0dBFF0000000000000;
	fma.rn.f64 	%fd2177, %fd2177, %fd1538, %fd1537;

$L__BB0_336:
	cvt.rn.f64.s32 	%fd2055, %r693;
	mov.u64 	%rd626, 0;
	shl.b64 	%rd508, %rd118, 3;
	add.s64 	%rd509, %rd7, %rd508;
	mul.f64 	%fd1539, %fd403, %fd2177;
	st.local.f64 	[%rd509], %fd1539;
	st.local.u64 	[%rd8], %rd626;
	st.local.u64 	[%rd8+8], %rd626;
	st.local.u64 	[%rd8+16], %rd626;
	mul.f64 	%fd418, %fd13, %fd2055;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r715, %temp}, %fd418;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r956}, %fd418;
	}
	and.b32  	%r716, %r956, 2147483647;
	setp.eq.s32 	%p259, %r716, 2146435072;
	setp.eq.s32 	%p260, %r715, 0;
	and.pred  	%p26, %p260, %p259;
	not.pred 	%p261, %p26;
	mov.f64 	%fd2178, %fd418;
	@%p261 bra 	$L__BB0_338;

	mov.f64 	%fd1540, 0d0000000000000000;
	mul.rn.f64 	%fd2178, %fd418, %fd1540;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r956}, %fd2178;
	}

$L__BB0_338:
	mul.f64 	%fd1541, %fd2178, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r957, %fd1541;
	st.local.u32 	[%rd9], %r957;
	cvt.rn.f64.s32 	%fd1542, %r957;
	neg.f64 	%fd1543, %fd1542;
	fma.rn.f64 	%fd1545, %fd1543, %fd806, %fd2178;
	fma.rn.f64 	%fd1547, %fd1543, %fd808, %fd1545;
	fma.rn.f64 	%fd2179, %fd1543, %fd810, %fd1547;
	and.b32  	%r717, %r956, 2145386496;
	setp.lt.u32 	%p262, %r717, 1105199104;
	@%p262 bra 	$L__BB0_340;

	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2178;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2179, [retval0+0];
	} // callseq 53
	ld.local.u32 	%r957, [%rd9];

$L__BB0_340:
	add.s32 	%r295, %r957, 1;
	and.b32  	%r718, %r295, 1;
	shl.b32 	%r719, %r295, 3;
	and.b32  	%r720, %r719, 8;
	setp.eq.s32 	%p263, %r718, 0;
	selp.f64 	%fd1549, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p263;
	mul.wide.s32 	%rd512, %r720, 8;
	add.s64 	%rd514, %rd387, %rd512;
	ld.global.nc.f64 	%fd1550, [%rd514+8];
	mul.rn.f64 	%fd424, %fd2179, %fd2179;
	fma.rn.f64 	%fd1551, %fd1549, %fd424, %fd1550;
	ld.global.nc.f64 	%fd1552, [%rd514+16];
	fma.rn.f64 	%fd1553, %fd1551, %fd424, %fd1552;
	ld.global.nc.f64 	%fd1554, [%rd514+24];
	fma.rn.f64 	%fd1555, %fd1553, %fd424, %fd1554;
	ld.global.nc.f64 	%fd1556, [%rd514+32];
	fma.rn.f64 	%fd1557, %fd1555, %fd424, %fd1556;
	ld.global.nc.f64 	%fd1558, [%rd514+40];
	fma.rn.f64 	%fd1559, %fd1557, %fd424, %fd1558;
	ld.global.nc.f64 	%fd1560, [%rd514+48];
	fma.rn.f64 	%fd425, %fd1559, %fd424, %fd1560;
	fma.rn.f64 	%fd2181, %fd425, %fd2179, %fd2179;
	@%p263 bra 	$L__BB0_342;

	mov.f64 	%fd1561, 0d3FF0000000000000;
	fma.rn.f64 	%fd2181, %fd425, %fd424, %fd1561;

$L__BB0_342:
	and.b32  	%r721, %r295, 2;
	setp.eq.s32 	%p264, %r721, 0;
	@%p264 bra 	$L__BB0_344;

	mov.f64 	%fd1562, 0d0000000000000000;
	mov.f64 	%fd1563, 0dBFF0000000000000;
	fma.rn.f64 	%fd2181, %fd2181, %fd1563, %fd1562;

$L__BB0_344:
	cvt.rn.f64.s32 	%fd2056, %r266;
	mul.f64 	%fd431, %fd14, %fd2056;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r722, %temp}, %fd431;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r958}, %fd431;
	}
	and.b32  	%r723, %r958, 2147483647;
	setp.eq.s32 	%p265, %r723, 2146435072;
	setp.eq.s32 	%p266, %r722, 0;
	and.pred  	%p27, %p266, %p265;
	not.pred 	%p267, %p27;
	mov.f64 	%fd2182, %fd431;
	@%p267 bra 	$L__BB0_346;

	mov.f64 	%fd1564, 0d0000000000000000;
	mul.rn.f64 	%fd2182, %fd431, %fd1564;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r958}, %fd2182;
	}

$L__BB0_346:
	mul.f64 	%fd1565, %fd2182, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r959, %fd1565;
	st.local.u32 	[%rd9], %r959;
	cvt.rn.f64.s32 	%fd1566, %r959;
	neg.f64 	%fd1567, %fd1566;
	fma.rn.f64 	%fd1569, %fd1567, %fd806, %fd2182;
	fma.rn.f64 	%fd1571, %fd1567, %fd808, %fd1569;
	fma.rn.f64 	%fd2183, %fd1567, %fd810, %fd1571;
	and.b32  	%r724, %r958, 2145386496;
	setp.lt.u32 	%p268, %r724, 1105199104;
	@%p268 bra 	$L__BB0_348;

	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2182;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2183, [retval0+0];
	} // callseq 54
	ld.local.u32 	%r959, [%rd9];

$L__BB0_348:
	add.s32 	%r302, %r959, 1;
	and.b32  	%r725, %r302, 1;
	shl.b32 	%r726, %r302, 3;
	and.b32  	%r727, %r726, 8;
	setp.eq.s32 	%p269, %r725, 0;
	selp.f64 	%fd1573, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p269;
	mul.wide.s32 	%rd516, %r727, 8;
	add.s64 	%rd518, %rd387, %rd516;
	ld.global.nc.f64 	%fd1574, [%rd518+8];
	mul.rn.f64 	%fd437, %fd2183, %fd2183;
	fma.rn.f64 	%fd1575, %fd1573, %fd437, %fd1574;
	ld.global.nc.f64 	%fd1576, [%rd518+16];
	fma.rn.f64 	%fd1577, %fd1575, %fd437, %fd1576;
	ld.global.nc.f64 	%fd1578, [%rd518+24];
	fma.rn.f64 	%fd1579, %fd1577, %fd437, %fd1578;
	ld.global.nc.f64 	%fd1580, [%rd518+32];
	fma.rn.f64 	%fd1581, %fd1579, %fd437, %fd1580;
	ld.global.nc.f64 	%fd1582, [%rd518+40];
	fma.rn.f64 	%fd1583, %fd1581, %fd437, %fd1582;
	ld.global.nc.f64 	%fd1584, [%rd518+48];
	fma.rn.f64 	%fd438, %fd1583, %fd437, %fd1584;
	fma.rn.f64 	%fd2185, %fd438, %fd2183, %fd2183;
	@%p269 bra 	$L__BB0_350;

	mov.f64 	%fd1585, 0d3FF0000000000000;
	fma.rn.f64 	%fd2185, %fd438, %fd437, %fd1585;

$L__BB0_350:
	and.b32  	%r728, %r302, 2;
	setp.eq.s32 	%p270, %r728, 0;
	@%p270 bra 	$L__BB0_352;

	mov.f64 	%fd1586, 0d0000000000000000;
	mov.f64 	%fd1587, 0dBFF0000000000000;
	fma.rn.f64 	%fd2185, %fd2185, %fd1587, %fd1586;

$L__BB0_352:
	cvt.rn.f64.s32 	%fd2061, %r267;
	mul.f64 	%fd444, %fd2181, %fd2185;
	mul.f64 	%fd445, %fd15, %fd2061;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r729, %temp}, %fd445;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r960}, %fd445;
	}
	and.b32  	%r730, %r960, 2147483647;
	setp.eq.s32 	%p271, %r730, 2146435072;
	setp.eq.s32 	%p272, %r729, 0;
	and.pred  	%p28, %p272, %p271;
	not.pred 	%p273, %p28;
	mov.f64 	%fd2186, %fd445;
	@%p273 bra 	$L__BB0_354;

	mov.f64 	%fd1588, 0d0000000000000000;
	mul.rn.f64 	%fd2186, %fd445, %fd1588;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r960}, %fd2186;
	}

$L__BB0_354:
	mul.f64 	%fd1589, %fd2186, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r961, %fd1589;
	st.local.u32 	[%rd9], %r961;
	cvt.rn.f64.s32 	%fd1590, %r961;
	neg.f64 	%fd1591, %fd1590;
	fma.rn.f64 	%fd1593, %fd1591, %fd806, %fd2186;
	fma.rn.f64 	%fd1595, %fd1591, %fd808, %fd1593;
	fma.rn.f64 	%fd2187, %fd1591, %fd810, %fd1595;
	and.b32  	%r731, %r960, 2145386496;
	setp.lt.u32 	%p274, %r731, 1105199104;
	@%p274 bra 	$L__BB0_356;

	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2186;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2187, [retval0+0];
	} // callseq 55
	ld.local.u32 	%r961, [%rd9];

$L__BB0_356:
	add.s32 	%r309, %r961, 1;
	and.b32  	%r732, %r309, 1;
	shl.b32 	%r733, %r309, 3;
	and.b32  	%r734, %r733, 8;
	setp.eq.s32 	%p275, %r732, 0;
	selp.f64 	%fd1597, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p275;
	mul.wide.s32 	%rd520, %r734, 8;
	add.s64 	%rd522, %rd387, %rd520;
	ld.global.nc.f64 	%fd1598, [%rd522+8];
	mul.rn.f64 	%fd451, %fd2187, %fd2187;
	fma.rn.f64 	%fd1599, %fd1597, %fd451, %fd1598;
	ld.global.nc.f64 	%fd1600, [%rd522+16];
	fma.rn.f64 	%fd1601, %fd1599, %fd451, %fd1600;
	ld.global.nc.f64 	%fd1602, [%rd522+24];
	fma.rn.f64 	%fd1603, %fd1601, %fd451, %fd1602;
	ld.global.nc.f64 	%fd1604, [%rd522+32];
	fma.rn.f64 	%fd1605, %fd1603, %fd451, %fd1604;
	ld.global.nc.f64 	%fd1606, [%rd522+40];
	fma.rn.f64 	%fd1607, %fd1605, %fd451, %fd1606;
	ld.global.nc.f64 	%fd1608, [%rd522+48];
	fma.rn.f64 	%fd452, %fd1607, %fd451, %fd1608;
	fma.rn.f64 	%fd2189, %fd452, %fd2187, %fd2187;
	@%p275 bra 	$L__BB0_358;

	mov.f64 	%fd1609, 0d3FF0000000000000;
	fma.rn.f64 	%fd2189, %fd452, %fd451, %fd1609;

$L__BB0_358:
	and.b32  	%r735, %r309, 2;
	setp.eq.s32 	%p276, %r735, 0;
	@%p276 bra 	$L__BB0_360;

	mov.f64 	%fd1610, 0d0000000000000000;
	mov.f64 	%fd1611, 0dBFF0000000000000;
	fma.rn.f64 	%fd2189, %fd2189, %fd1611, %fd1610;

$L__BB0_360:
	cvt.rn.f64.s32 	%fd2058, %r693;
	mul.f64 	%fd2190, %fd16, %fd2058;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r962}, %fd2190;
	}
	sub.f64 	%fd2046, %fd16, %fd13;
	sub.f64 	%fd2045, %fd17, %fd14;
	sub.f64 	%fd2044, %fd18, %fd15;
	mov.u64 	%rd627, 0;
	add.s64 	%rd524, %rd8, %rd508;
	mul.f64 	%fd1612, %fd444, %fd2189;
	st.local.f64 	[%rd524], %fd1612;
	ld.local.f64 	%fd1613, [%rd8];
	ld.local.f64 	%fd1614, [%rd7];
	sub.f64 	%fd1615, %fd1614, %fd1613;
	ld.local.f64 	%fd1616, [%rd8+8];
	ld.local.f64 	%fd1617, [%rd7+8];
	sub.f64 	%fd1618, %fd1617, %fd1616;
	ld.local.f64 	%fd1619, [%rd8+16];
	ld.local.f64 	%fd1620, [%rd7+16];
	sub.f64 	%fd1621, %fd1620, %fd1619;
	mul.f64 	%fd1622, %fd2044, %fd1621;
	fma.rn.f64 	%fd1623, %fd2045, %fd1618, %fd1622;
	fma.rn.f64 	%fd458, %fd2046, %fd1615, %fd1623;
	st.local.u64 	[%rd1], %rd627;
	st.local.u64 	[%rd1+8], %rd627;
	st.local.u64 	[%rd1+16], %rd627;
	@%p243 bra 	$L__BB0_362;

	mov.f64 	%fd1624, 0d0000000000000000;
	mul.rn.f64 	%fd2190, %fd376, %fd1624;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r962}, %fd2190;
	}

$L__BB0_362:
	mul.f64 	%fd1625, %fd2190, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r963, %fd1625;
	st.local.u32 	[%rd9], %r963;
	cvt.rn.f64.s32 	%fd1626, %r963;
	neg.f64 	%fd1627, %fd1626;
	fma.rn.f64 	%fd1629, %fd1627, %fd806, %fd2190;
	fma.rn.f64 	%fd1631, %fd1627, %fd808, %fd1629;
	fma.rn.f64 	%fd2191, %fd1627, %fd810, %fd1631;
	and.b32  	%r736, %r962, 2145386496;
	setp.lt.u32 	%p278, %r736, 1105199104;
	@%p278 bra 	$L__BB0_364;

	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2190;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2191, [retval0+0];
	} // callseq 56
	ld.local.u32 	%r963, [%rd9];

$L__BB0_364:
	add.s32 	%r315, %r963, 1;
	and.b32  	%r737, %r315, 1;
	shl.b32 	%r738, %r315, 3;
	and.b32  	%r739, %r738, 8;
	setp.eq.s32 	%p279, %r737, 0;
	selp.f64 	%fd1633, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p279;
	mul.wide.s32 	%rd527, %r739, 8;
	add.s64 	%rd529, %rd387, %rd527;
	ld.global.nc.f64 	%fd1634, [%rd529+8];
	mul.rn.f64 	%fd464, %fd2191, %fd2191;
	fma.rn.f64 	%fd1635, %fd1633, %fd464, %fd1634;
	ld.global.nc.f64 	%fd1636, [%rd529+16];
	fma.rn.f64 	%fd1637, %fd1635, %fd464, %fd1636;
	ld.global.nc.f64 	%fd1638, [%rd529+24];
	fma.rn.f64 	%fd1639, %fd1637, %fd464, %fd1638;
	ld.global.nc.f64 	%fd1640, [%rd529+32];
	fma.rn.f64 	%fd1641, %fd1639, %fd464, %fd1640;
	ld.global.nc.f64 	%fd1642, [%rd529+40];
	fma.rn.f64 	%fd1643, %fd1641, %fd464, %fd1642;
	ld.global.nc.f64 	%fd1644, [%rd529+48];
	fma.rn.f64 	%fd465, %fd1643, %fd464, %fd1644;
	fma.rn.f64 	%fd2193, %fd465, %fd2191, %fd2191;
	@%p279 bra 	$L__BB0_366;

	mov.f64 	%fd1645, 0d3FF0000000000000;
	fma.rn.f64 	%fd2193, %fd465, %fd464, %fd1645;

$L__BB0_366:
	and.b32  	%r740, %r315, 2;
	setp.eq.s32 	%p280, %r740, 0;
	@%p280 bra 	$L__BB0_368;

	mov.f64 	%fd1646, 0d0000000000000000;
	mov.f64 	%fd1647, 0dBFF0000000000000;
	fma.rn.f64 	%fd2193, %fd2193, %fd1647, %fd1646;

$L__BB0_368:
	cvt.rn.f64.s32 	%fd2060, %r266;
	mul.f64 	%fd2194, %fd17, %fd2060;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r964}, %fd2194;
	}
	@%p249 bra 	$L__BB0_370;

	mov.f64 	%fd1648, 0d0000000000000000;
	mul.rn.f64 	%fd2194, %fd390, %fd1648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r964}, %fd2194;
	}

$L__BB0_370:
	mul.f64 	%fd1649, %fd2194, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r965, %fd1649;
	st.local.u32 	[%rd9], %r965;
	cvt.rn.f64.s32 	%fd1650, %r965;
	neg.f64 	%fd1651, %fd1650;
	fma.rn.f64 	%fd1653, %fd1651, %fd806, %fd2194;
	fma.rn.f64 	%fd1655, %fd1651, %fd808, %fd1653;
	fma.rn.f64 	%fd2195, %fd1651, %fd810, %fd1655;
	and.b32  	%r741, %r964, 2145386496;
	setp.lt.u32 	%p282, %r741, 1105199104;
	@%p282 bra 	$L__BB0_372;

	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2194;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2195, [retval0+0];
	} // callseq 57
	ld.local.u32 	%r965, [%rd9];

$L__BB0_372:
	add.s32 	%r321, %r965, 1;
	and.b32  	%r742, %r321, 1;
	shl.b32 	%r743, %r321, 3;
	and.b32  	%r744, %r743, 8;
	setp.eq.s32 	%p283, %r742, 0;
	selp.f64 	%fd1657, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p283;
	mul.wide.s32 	%rd531, %r744, 8;
	add.s64 	%rd533, %rd387, %rd531;
	ld.global.nc.f64 	%fd1658, [%rd533+8];
	mul.rn.f64 	%fd476, %fd2195, %fd2195;
	fma.rn.f64 	%fd1659, %fd1657, %fd476, %fd1658;
	ld.global.nc.f64 	%fd1660, [%rd533+16];
	fma.rn.f64 	%fd1661, %fd1659, %fd476, %fd1660;
	ld.global.nc.f64 	%fd1662, [%rd533+24];
	fma.rn.f64 	%fd1663, %fd1661, %fd476, %fd1662;
	ld.global.nc.f64 	%fd1664, [%rd533+32];
	fma.rn.f64 	%fd1665, %fd1663, %fd476, %fd1664;
	ld.global.nc.f64 	%fd1666, [%rd533+40];
	fma.rn.f64 	%fd1667, %fd1665, %fd476, %fd1666;
	ld.global.nc.f64 	%fd1668, [%rd533+48];
	fma.rn.f64 	%fd477, %fd1667, %fd476, %fd1668;
	fma.rn.f64 	%fd2197, %fd477, %fd2195, %fd2195;
	@%p283 bra 	$L__BB0_374;

	mov.f64 	%fd1669, 0d3FF0000000000000;
	fma.rn.f64 	%fd2197, %fd477, %fd476, %fd1669;

$L__BB0_374:
	and.b32  	%r745, %r321, 2;
	setp.eq.s32 	%p284, %r745, 0;
	@%p284 bra 	$L__BB0_376;

	mov.f64 	%fd1670, 0d0000000000000000;
	mov.f64 	%fd1671, 0dBFF0000000000000;
	fma.rn.f64 	%fd2197, %fd2197, %fd1671, %fd1670;

$L__BB0_376:
	cvt.rn.f64.s32 	%fd2063, %r267;
	mul.f64 	%fd2198, %fd18, %fd2063;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r966}, %fd2198;
	}
	mul.f64 	%fd1672, %fd40, %fd124;
	mul.f64 	%fd483, %fd40, %fd1672;
	mul.f64 	%fd484, %fd2193, %fd2197;
	@%p255 bra 	$L__BB0_378;

	mov.f64 	%fd1673, 0d0000000000000000;
	mul.rn.f64 	%fd2198, %fd405, %fd1673;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r966}, %fd2198;
	}

$L__BB0_378:
	mul.f64 	%fd1674, %fd2198, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r967, %fd1674;
	st.local.u32 	[%rd9], %r967;
	cvt.rn.f64.s32 	%fd1675, %r967;
	neg.f64 	%fd1676, %fd1675;
	fma.rn.f64 	%fd1678, %fd1676, %fd806, %fd2198;
	fma.rn.f64 	%fd1680, %fd1676, %fd808, %fd1678;
	fma.rn.f64 	%fd2199, %fd1676, %fd810, %fd1680;
	and.b32  	%r746, %r966, 2145386496;
	setp.lt.u32 	%p286, %r746, 1105199104;
	@%p286 bra 	$L__BB0_380;

	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2198;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2199, [retval0+0];
	} // callseq 58
	ld.local.u32 	%r967, [%rd9];

$L__BB0_380:
	add.s32 	%r327, %r967, 1;
	and.b32  	%r747, %r327, 1;
	shl.b32 	%r748, %r327, 3;
	and.b32  	%r749, %r748, 8;
	setp.eq.s32 	%p287, %r747, 0;
	selp.f64 	%fd1682, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p287;
	mul.wide.s32 	%rd535, %r749, 8;
	add.s64 	%rd537, %rd387, %rd535;
	ld.global.nc.f64 	%fd1683, [%rd537+8];
	mul.rn.f64 	%fd490, %fd2199, %fd2199;
	fma.rn.f64 	%fd1684, %fd1682, %fd490, %fd1683;
	ld.global.nc.f64 	%fd1685, [%rd537+16];
	fma.rn.f64 	%fd1686, %fd1684, %fd490, %fd1685;
	ld.global.nc.f64 	%fd1687, [%rd537+24];
	fma.rn.f64 	%fd1688, %fd1686, %fd490, %fd1687;
	ld.global.nc.f64 	%fd1689, [%rd537+32];
	fma.rn.f64 	%fd1690, %fd1688, %fd490, %fd1689;
	ld.global.nc.f64 	%fd1691, [%rd537+40];
	fma.rn.f64 	%fd1692, %fd1690, %fd490, %fd1691;
	ld.global.nc.f64 	%fd1693, [%rd537+48];
	fma.rn.f64 	%fd491, %fd1692, %fd490, %fd1693;
	fma.rn.f64 	%fd2201, %fd491, %fd2199, %fd2199;
	@%p287 bra 	$L__BB0_382;

	mov.f64 	%fd1694, 0d3FF0000000000000;
	fma.rn.f64 	%fd2201, %fd491, %fd490, %fd1694;

$L__BB0_382:
	and.b32  	%r750, %r327, 2;
	setp.eq.s32 	%p288, %r750, 0;
	@%p288 bra 	$L__BB0_384;

	mov.f64 	%fd1695, 0d0000000000000000;
	mov.f64 	%fd1696, 0dBFF0000000000000;
	fma.rn.f64 	%fd2201, %fd2201, %fd1696, %fd1695;

$L__BB0_384:
	cvt.rn.f64.s32 	%fd2065, %r693;
	mul.f64 	%fd2202, %fd13, %fd2065;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r968}, %fd2202;
	}
	mov.u64 	%rd628, 0;
	add.s64 	%rd539, %rd1, %rd508;
	mul.f64 	%fd1697, %fd484, %fd2201;
	st.local.f64 	[%rd539], %fd1697;
	st.local.u64 	[%rd24], %rd628;
	st.local.u64 	[%rd24+8], %rd628;
	st.local.u64 	[%rd24+16], %rd628;
	@%p261 bra 	$L__BB0_386;

	mov.f64 	%fd1698, 0d0000000000000000;
	mul.rn.f64 	%fd2202, %fd418, %fd1698;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r968}, %fd2202;
	}

$L__BB0_386:
	mul.f64 	%fd1699, %fd2202, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r969, %fd1699;
	st.local.u32 	[%rd9], %r969;
	cvt.rn.f64.s32 	%fd1700, %r969;
	neg.f64 	%fd1701, %fd1700;
	fma.rn.f64 	%fd1703, %fd1701, %fd806, %fd2202;
	fma.rn.f64 	%fd1705, %fd1701, %fd808, %fd1703;
	fma.rn.f64 	%fd2203, %fd1701, %fd810, %fd1705;
	and.b32  	%r751, %r968, 2145386496;
	setp.lt.u32 	%p290, %r751, 1105199104;
	@%p290 bra 	$L__BB0_388;

	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2202;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2203, [retval0+0];
	} // callseq 59
	ld.local.u32 	%r969, [%rd9];

$L__BB0_388:
	add.s32 	%r333, %r969, 1;
	and.b32  	%r752, %r333, 1;
	shl.b32 	%r753, %r333, 3;
	and.b32  	%r754, %r753, 8;
	setp.eq.s32 	%p291, %r752, 0;
	selp.f64 	%fd1707, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p291;
	mul.wide.s32 	%rd542, %r754, 8;
	add.s64 	%rd544, %rd387, %rd542;
	ld.global.nc.f64 	%fd1708, [%rd544+8];
	mul.rn.f64 	%fd502, %fd2203, %fd2203;
	fma.rn.f64 	%fd1709, %fd1707, %fd502, %fd1708;
	ld.global.nc.f64 	%fd1710, [%rd544+16];
	fma.rn.f64 	%fd1711, %fd1709, %fd502, %fd1710;
	ld.global.nc.f64 	%fd1712, [%rd544+24];
	fma.rn.f64 	%fd1713, %fd1711, %fd502, %fd1712;
	ld.global.nc.f64 	%fd1714, [%rd544+32];
	fma.rn.f64 	%fd1715, %fd1713, %fd502, %fd1714;
	ld.global.nc.f64 	%fd1716, [%rd544+40];
	fma.rn.f64 	%fd1717, %fd1715, %fd502, %fd1716;
	ld.global.nc.f64 	%fd1718, [%rd544+48];
	fma.rn.f64 	%fd503, %fd1717, %fd502, %fd1718;
	fma.rn.f64 	%fd2205, %fd503, %fd2203, %fd2203;
	@%p291 bra 	$L__BB0_390;

	mov.f64 	%fd1719, 0d3FF0000000000000;
	fma.rn.f64 	%fd2205, %fd503, %fd502, %fd1719;

$L__BB0_390:
	and.b32  	%r755, %r333, 2;
	setp.eq.s32 	%p292, %r755, 0;
	@%p292 bra 	$L__BB0_392;

	mov.f64 	%fd1720, 0d0000000000000000;
	mov.f64 	%fd1721, 0dBFF0000000000000;
	fma.rn.f64 	%fd2205, %fd2205, %fd1721, %fd1720;

$L__BB0_392:
	cvt.rn.f64.s32 	%fd2067, %r266;
	mul.f64 	%fd2206, %fd14, %fd2067;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r970}, %fd2206;
	}
	@%p267 bra 	$L__BB0_394;

	mov.f64 	%fd1722, 0d0000000000000000;
	mul.rn.f64 	%fd2206, %fd431, %fd1722;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r970}, %fd2206;
	}

$L__BB0_394:
	mul.f64 	%fd1723, %fd2206, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r971, %fd1723;
	st.local.u32 	[%rd9], %r971;
	cvt.rn.f64.s32 	%fd1724, %r971;
	neg.f64 	%fd1725, %fd1724;
	fma.rn.f64 	%fd1727, %fd1725, %fd806, %fd2206;
	fma.rn.f64 	%fd1729, %fd1725, %fd808, %fd1727;
	fma.rn.f64 	%fd2207, %fd1725, %fd810, %fd1729;
	and.b32  	%r756, %r970, 2145386496;
	setp.lt.u32 	%p294, %r756, 1105199104;
	@%p294 bra 	$L__BB0_396;

	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2206;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2207, [retval0+0];
	} // callseq 60
	ld.local.u32 	%r971, [%rd9];

$L__BB0_396:
	add.s32 	%r339, %r971, 1;
	and.b32  	%r757, %r339, 1;
	shl.b32 	%r758, %r339, 3;
	and.b32  	%r759, %r758, 8;
	setp.eq.s32 	%p295, %r757, 0;
	selp.f64 	%fd1731, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p295;
	mul.wide.s32 	%rd546, %r759, 8;
	add.s64 	%rd548, %rd387, %rd546;
	ld.global.nc.f64 	%fd1732, [%rd548+8];
	mul.rn.f64 	%fd514, %fd2207, %fd2207;
	fma.rn.f64 	%fd1733, %fd1731, %fd514, %fd1732;
	ld.global.nc.f64 	%fd1734, [%rd548+16];
	fma.rn.f64 	%fd1735, %fd1733, %fd514, %fd1734;
	ld.global.nc.f64 	%fd1736, [%rd548+24];
	fma.rn.f64 	%fd1737, %fd1735, %fd514, %fd1736;
	ld.global.nc.f64 	%fd1738, [%rd548+32];
	fma.rn.f64 	%fd1739, %fd1737, %fd514, %fd1738;
	ld.global.nc.f64 	%fd1740, [%rd548+40];
	fma.rn.f64 	%fd1741, %fd1739, %fd514, %fd1740;
	ld.global.nc.f64 	%fd1742, [%rd548+48];
	fma.rn.f64 	%fd515, %fd1741, %fd514, %fd1742;
	fma.rn.f64 	%fd2209, %fd515, %fd2207, %fd2207;
	@%p295 bra 	$L__BB0_398;

	mov.f64 	%fd1743, 0d3FF0000000000000;
	fma.rn.f64 	%fd2209, %fd515, %fd514, %fd1743;

$L__BB0_398:
	and.b32  	%r760, %r339, 2;
	setp.eq.s32 	%p296, %r760, 0;
	@%p296 bra 	$L__BB0_400;

	mov.f64 	%fd1744, 0d0000000000000000;
	mov.f64 	%fd1745, 0dBFF0000000000000;
	fma.rn.f64 	%fd2209, %fd2209, %fd1745, %fd1744;

$L__BB0_400:
	cvt.rn.f64.s32 	%fd2069, %r267;
	mul.f64 	%fd2210, %fd15, %fd2069;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r972}, %fd2210;
	}
	mul.f64 	%fd521, %fd2205, %fd2209;
	@%p273 bra 	$L__BB0_402;

	mov.f64 	%fd1746, 0d0000000000000000;
	mul.rn.f64 	%fd2210, %fd445, %fd1746;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r972}, %fd2210;
	}

$L__BB0_402:
	mul.f64 	%fd1747, %fd2210, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r973, %fd1747;
	st.local.u32 	[%rd9], %r973;
	cvt.rn.f64.s32 	%fd1748, %r973;
	neg.f64 	%fd1749, %fd1748;
	fma.rn.f64 	%fd1751, %fd1749, %fd806, %fd2210;
	fma.rn.f64 	%fd1753, %fd1749, %fd808, %fd1751;
	fma.rn.f64 	%fd2211, %fd1749, %fd810, %fd1753;
	and.b32  	%r761, %r972, 2145386496;
	setp.lt.u32 	%p298, %r761, 1105199104;
	@%p298 bra 	$L__BB0_404;

	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2210;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2211, [retval0+0];
	} // callseq 61
	ld.local.u32 	%r973, [%rd9];

$L__BB0_404:
	add.s32 	%r345, %r973, 1;
	and.b32  	%r762, %r345, 1;
	shl.b32 	%r763, %r345, 3;
	and.b32  	%r764, %r763, 8;
	setp.eq.s32 	%p299, %r762, 0;
	selp.f64 	%fd1755, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p299;
	mul.wide.s32 	%rd550, %r764, 8;
	add.s64 	%rd552, %rd387, %rd550;
	ld.global.nc.f64 	%fd1756, [%rd552+8];
	mul.rn.f64 	%fd527, %fd2211, %fd2211;
	fma.rn.f64 	%fd1757, %fd1755, %fd527, %fd1756;
	ld.global.nc.f64 	%fd1758, [%rd552+16];
	fma.rn.f64 	%fd1759, %fd1757, %fd527, %fd1758;
	ld.global.nc.f64 	%fd1760, [%rd552+24];
	fma.rn.f64 	%fd1761, %fd1759, %fd527, %fd1760;
	ld.global.nc.f64 	%fd1762, [%rd552+32];
	fma.rn.f64 	%fd1763, %fd1761, %fd527, %fd1762;
	ld.global.nc.f64 	%fd1764, [%rd552+40];
	fma.rn.f64 	%fd1765, %fd1763, %fd527, %fd1764;
	ld.global.nc.f64 	%fd1766, [%rd552+48];
	fma.rn.f64 	%fd528, %fd1765, %fd527, %fd1766;
	fma.rn.f64 	%fd2213, %fd528, %fd2211, %fd2211;
	@%p299 bra 	$L__BB0_406;

	mov.f64 	%fd1767, 0d3FF0000000000000;
	fma.rn.f64 	%fd2213, %fd528, %fd527, %fd1767;

$L__BB0_406:
	and.b32  	%r765, %r345, 2;
	setp.eq.s32 	%p300, %r765, 0;
	@%p300 bra 	$L__BB0_408;

	mov.f64 	%fd1768, 0d0000000000000000;
	mov.f64 	%fd1769, 0dBFF0000000000000;
	fma.rn.f64 	%fd2213, %fd2213, %fd1769, %fd1768;

$L__BB0_408:
	mov.u64 	%rd629, 0;
	sub.f64 	%fd2031, %fd18, %fd15;
	mul.f64 	%fd2030, %fd2031, 0dBFCE8EC8A4AEACC4;
	sub.f64 	%fd2029, %fd17, %fd14;
	mul.f64 	%fd2028, %fd2029, 0dBFCE8EC8A4AEACC4;
	sub.f64 	%fd2027, %fd16, %fd13;
	mul.f64 	%fd2026, %fd2027, 0dBFCE8EC8A4AEACC4;
	add.s64 	%rd555, %rd24, %rd508;
	mul.f64 	%fd1771, %fd521, %fd2213;
	st.local.f64 	[%rd555], %fd1771;
	mul.f64 	%fd1772, %fd2026, %fd458;
	div.rn.f64 	%fd1773, %fd1772, %fd483;
	ld.local.f64 	%fd1774, [%rd24];
	ld.local.f64 	%fd1775, [%rd1];
	sub.f64 	%fd1776, %fd1775, %fd1774;
	mul.f64 	%fd1777, %fd1776, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1778, %fd1777, %fd124;
	add.f64 	%fd1779, %fd1773, %fd1778;
	mul.f64 	%fd1780, %fd2028, %fd458;
	div.rn.f64 	%fd1781, %fd1780, %fd483;
	ld.local.f64 	%fd1782, [%rd24+8];
	ld.local.f64 	%fd1783, [%rd1+8];
	sub.f64 	%fd1784, %fd1783, %fd1782;
	mul.f64 	%fd1785, %fd1784, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1786, %fd1785, %fd124;
	add.f64 	%fd1787, %fd1781, %fd1786;
	mul.f64 	%fd1788, %fd2030, %fd458;
	div.rn.f64 	%fd1789, %fd1788, %fd483;
	ld.local.f64 	%fd1790, [%rd24+16];
	ld.local.f64 	%fd1791, [%rd1+16];
	sub.f64 	%fd1792, %fd1791, %fd1790;
	mul.f64 	%fd1793, %fd1792, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1794, %fd1793, %fd124;
	add.f64 	%fd1795, %fd1789, %fd1794;
	mul.f64 	%fd1796, %fd1787, %fd38;
	mul.f64 	%fd1797, %fd1795, %fd37;
	sub.f64 	%fd1798, %fd1796, %fd1797;
	mul.f64 	%fd1799, %fd1795, %fd36;
	mul.f64 	%fd1800, %fd1779, %fd38;
	sub.f64 	%fd1801, %fd1799, %fd1800;
	mul.f64 	%fd1802, %fd1779, %fd37;
	mul.f64 	%fd1803, %fd1787, %fd36;
	sub.f64 	%fd1804, %fd1802, %fd1803;
	mul.f64 	%fd1805, %fd1804, %fd35;
	fma.rn.f64 	%fd1806, %fd1801, %fd34, %fd1805;
	fma.rn.f64 	%fd1807, %fd1798, %fd33, %fd1806;
	mul.f64 	%fd534, %fd1429, %fd1807;
	// begin inline asm
	ld.global.nc.f64 %fd1770, [%rd110];
	// end inline asm
	ld.global.u32 	%r766, [%rd111];
	ld.global.u32 	%r346, [%rd111+4];
	ld.global.u32 	%r347, [%rd111+8];
	ld.global.s32 	%rd123, [%rd111+12];
	st.local.u64 	[%rd7], %rd629;
	st.local.u64 	[%rd7+8], %rd629;
	st.local.u64 	[%rd7+16], %rd629;
	cvt.rn.f64.s32 	%fd536, %r766;
	mul.f64 	%fd2214, %fd13, %fd536;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r767, %temp}, %fd2214;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r974}, %fd2214;
	}
	and.b32  	%r768, %r974, 2147483647;
	setp.ne.s32 	%p301, %r768, 2146435072;
	setp.ne.s32 	%p302, %r767, 0;
	or.pred  	%p303, %p302, %p301;
	@%p303 bra 	$L__BB0_410;

	mov.f64 	%fd1808, 0d0000000000000000;
	mul.rn.f64 	%fd2214, %fd2214, %fd1808;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r974}, %fd2214;
	}

$L__BB0_410:
	mul.f64 	%fd1809, %fd2214, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r975, %fd1809;
	st.local.u32 	[%rd1], %r975;
	cvt.rn.f64.s32 	%fd1810, %r975;
	neg.f64 	%fd1811, %fd1810;
	fma.rn.f64 	%fd1813, %fd1811, %fd806, %fd2214;
	fma.rn.f64 	%fd1815, %fd1811, %fd808, %fd1813;
	fma.rn.f64 	%fd2215, %fd1811, %fd810, %fd1815;
	and.b32  	%r769, %r974, 2145386496;
	setp.lt.u32 	%p304, %r769, 1105199104;
	@%p304 bra 	$L__BB0_412;

	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2214;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2215, [retval0+0];
	} // callseq 62
	ld.local.u32 	%r975, [%rd1];

$L__BB0_412:
	add.s32 	%r354, %r975, 1;
	and.b32  	%r770, %r354, 1;
	shl.b32 	%r771, %r354, 3;
	and.b32  	%r772, %r771, 8;
	setp.eq.s32 	%p305, %r770, 0;
	selp.f64 	%fd1817, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p305;
	mul.wide.s32 	%rd558, %r772, 8;
	add.s64 	%rd560, %rd387, %rd558;
	ld.global.nc.f64 	%fd1818, [%rd560+8];
	mul.rn.f64 	%fd543, %fd2215, %fd2215;
	fma.rn.f64 	%fd1819, %fd1817, %fd543, %fd1818;
	ld.global.nc.f64 	%fd1820, [%rd560+16];
	fma.rn.f64 	%fd1821, %fd1819, %fd543, %fd1820;
	ld.global.nc.f64 	%fd1822, [%rd560+24];
	fma.rn.f64 	%fd1823, %fd1821, %fd543, %fd1822;
	ld.global.nc.f64 	%fd1824, [%rd560+32];
	fma.rn.f64 	%fd1825, %fd1823, %fd543, %fd1824;
	ld.global.nc.f64 	%fd1826, [%rd560+40];
	fma.rn.f64 	%fd1827, %fd1825, %fd543, %fd1826;
	ld.global.nc.f64 	%fd1828, [%rd560+48];
	fma.rn.f64 	%fd544, %fd1827, %fd543, %fd1828;
	fma.rn.f64 	%fd2217, %fd544, %fd2215, %fd2215;
	@%p305 bra 	$L__BB0_414;

	mov.f64 	%fd1829, 0d3FF0000000000000;
	fma.rn.f64 	%fd2217, %fd544, %fd543, %fd1829;

$L__BB0_414:
	and.b32  	%r773, %r354, 2;
	setp.eq.s32 	%p306, %r773, 0;
	@%p306 bra 	$L__BB0_416;

	mov.f64 	%fd1830, 0d0000000000000000;
	mov.f64 	%fd1831, 0dBFF0000000000000;
	fma.rn.f64 	%fd2217, %fd2217, %fd1831, %fd1830;

$L__BB0_416:
	cvt.rn.f64.s32 	%fd550, %r346;
	mul.f64 	%fd2218, %fd14, %fd550;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r774, %temp}, %fd2218;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r976}, %fd2218;
	}
	and.b32  	%r775, %r976, 2147483647;
	setp.ne.s32 	%p307, %r775, 2146435072;
	setp.ne.s32 	%p308, %r774, 0;
	or.pred  	%p309, %p308, %p307;
	@%p309 bra 	$L__BB0_418;

	mov.f64 	%fd1832, 0d0000000000000000;
	mul.rn.f64 	%fd2218, %fd2218, %fd1832;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r976}, %fd2218;
	}

$L__BB0_418:
	mul.f64 	%fd1833, %fd2218, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r977, %fd1833;
	st.local.u32 	[%rd1], %r977;
	cvt.rn.f64.s32 	%fd1834, %r977;
	neg.f64 	%fd1835, %fd1834;
	fma.rn.f64 	%fd1837, %fd1835, %fd806, %fd2218;
	fma.rn.f64 	%fd1839, %fd1835, %fd808, %fd1837;
	fma.rn.f64 	%fd2219, %fd1835, %fd810, %fd1839;
	and.b32  	%r776, %r976, 2145386496;
	setp.lt.u32 	%p310, %r776, 1105199104;
	@%p310 bra 	$L__BB0_420;

	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2218;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2219, [retval0+0];
	} // callseq 63
	ld.local.u32 	%r977, [%rd1];

$L__BB0_420:
	add.s32 	%r361, %r977, 1;
	and.b32  	%r777, %r361, 1;
	shl.b32 	%r778, %r361, 3;
	and.b32  	%r779, %r778, 8;
	setp.eq.s32 	%p311, %r777, 0;
	selp.f64 	%fd1841, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p311;
	mul.wide.s32 	%rd562, %r779, 8;
	add.s64 	%rd564, %rd387, %rd562;
	ld.global.nc.f64 	%fd1842, [%rd564+8];
	mul.rn.f64 	%fd557, %fd2219, %fd2219;
	fma.rn.f64 	%fd1843, %fd1841, %fd557, %fd1842;
	ld.global.nc.f64 	%fd1844, [%rd564+16];
	fma.rn.f64 	%fd1845, %fd1843, %fd557, %fd1844;
	ld.global.nc.f64 	%fd1846, [%rd564+24];
	fma.rn.f64 	%fd1847, %fd1845, %fd557, %fd1846;
	ld.global.nc.f64 	%fd1848, [%rd564+32];
	fma.rn.f64 	%fd1849, %fd1847, %fd557, %fd1848;
	ld.global.nc.f64 	%fd1850, [%rd564+40];
	fma.rn.f64 	%fd1851, %fd1849, %fd557, %fd1850;
	ld.global.nc.f64 	%fd1852, [%rd564+48];
	fma.rn.f64 	%fd558, %fd1851, %fd557, %fd1852;
	fma.rn.f64 	%fd2221, %fd558, %fd2219, %fd2219;
	@%p311 bra 	$L__BB0_422;

	mov.f64 	%fd1853, 0d3FF0000000000000;
	fma.rn.f64 	%fd2221, %fd558, %fd557, %fd1853;

$L__BB0_422:
	and.b32  	%r780, %r361, 2;
	setp.eq.s32 	%p312, %r780, 0;
	@%p312 bra 	$L__BB0_424;

	mov.f64 	%fd1854, 0d0000000000000000;
	mov.f64 	%fd1855, 0dBFF0000000000000;
	fma.rn.f64 	%fd2221, %fd2221, %fd1855, %fd1854;

$L__BB0_424:
	mul.f64 	%fd564, %fd2217, %fd2221;
	cvt.rn.f64.s32 	%fd565, %r347;
	mul.f64 	%fd2222, %fd15, %fd565;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r781, %temp}, %fd2222;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r978}, %fd2222;
	}
	and.b32  	%r782, %r978, 2147483647;
	setp.ne.s32 	%p313, %r782, 2146435072;
	setp.ne.s32 	%p314, %r781, 0;
	or.pred  	%p315, %p314, %p313;
	@%p315 bra 	$L__BB0_426;

	mov.f64 	%fd1856, 0d0000000000000000;
	mul.rn.f64 	%fd2222, %fd2222, %fd1856;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r978}, %fd2222;
	}

$L__BB0_426:
	mul.f64 	%fd1857, %fd2222, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r979, %fd1857;
	st.local.u32 	[%rd1], %r979;
	cvt.rn.f64.s32 	%fd1858, %r979;
	neg.f64 	%fd1859, %fd1858;
	fma.rn.f64 	%fd1861, %fd1859, %fd806, %fd2222;
	fma.rn.f64 	%fd1863, %fd1859, %fd808, %fd1861;
	fma.rn.f64 	%fd2223, %fd1859, %fd810, %fd1863;
	and.b32  	%r783, %r978, 2145386496;
	setp.lt.u32 	%p316, %r783, 1105199104;
	@%p316 bra 	$L__BB0_428;

	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2222;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2223, [retval0+0];
	} // callseq 64
	ld.local.u32 	%r979, [%rd1];

$L__BB0_428:
	add.s32 	%r368, %r979, 1;
	and.b32  	%r784, %r368, 1;
	shl.b32 	%r785, %r368, 3;
	and.b32  	%r786, %r785, 8;
	setp.eq.s32 	%p317, %r784, 0;
	selp.f64 	%fd1865, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p317;
	mul.wide.s32 	%rd566, %r786, 8;
	add.s64 	%rd568, %rd387, %rd566;
	ld.global.nc.f64 	%fd1866, [%rd568+8];
	mul.rn.f64 	%fd572, %fd2223, %fd2223;
	fma.rn.f64 	%fd1867, %fd1865, %fd572, %fd1866;
	ld.global.nc.f64 	%fd1868, [%rd568+16];
	fma.rn.f64 	%fd1869, %fd1867, %fd572, %fd1868;
	ld.global.nc.f64 	%fd1870, [%rd568+24];
	fma.rn.f64 	%fd1871, %fd1869, %fd572, %fd1870;
	ld.global.nc.f64 	%fd1872, [%rd568+32];
	fma.rn.f64 	%fd1873, %fd1871, %fd572, %fd1872;
	ld.global.nc.f64 	%fd1874, [%rd568+40];
	fma.rn.f64 	%fd1875, %fd1873, %fd572, %fd1874;
	ld.global.nc.f64 	%fd1876, [%rd568+48];
	fma.rn.f64 	%fd573, %fd1875, %fd572, %fd1876;
	fma.rn.f64 	%fd2225, %fd573, %fd2223, %fd2223;
	@%p317 bra 	$L__BB0_430;

	mov.f64 	%fd1877, 0d3FF0000000000000;
	fma.rn.f64 	%fd2225, %fd573, %fd572, %fd1877;

$L__BB0_430:
	and.b32  	%r787, %r368, 2;
	setp.eq.s32 	%p318, %r787, 0;
	@%p318 bra 	$L__BB0_432;

	mov.f64 	%fd1878, 0d0000000000000000;
	mov.f64 	%fd1879, 0dBFF0000000000000;
	fma.rn.f64 	%fd2225, %fd2225, %fd1879, %fd1878;

$L__BB0_432:
	mov.u64 	%rd630, 0;
	shl.b64 	%rd569, %rd123, 3;
	add.s64 	%rd570, %rd7, %rd569;
	mul.f64 	%fd1880, %fd564, %fd2225;
	st.local.f64 	[%rd570], %fd1880;
	st.local.u64 	[%rd8], %rd630;
	st.local.u64 	[%rd8+8], %rd630;
	st.local.u64 	[%rd8+16], %rd630;
	mul.f64 	%fd2226, %fd16, %fd536;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r788, %temp}, %fd2226;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r980}, %fd2226;
	}
	and.b32  	%r789, %r980, 2147483647;
	setp.ne.s32 	%p319, %r789, 2146435072;
	setp.ne.s32 	%p320, %r788, 0;
	or.pred  	%p321, %p320, %p319;
	@%p321 bra 	$L__BB0_434;

	mov.f64 	%fd1881, 0d0000000000000000;
	mul.rn.f64 	%fd2226, %fd2226, %fd1881;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r980}, %fd2226;
	}

$L__BB0_434:
	mul.f64 	%fd1882, %fd2226, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r981, %fd1882;
	st.local.u32 	[%rd1], %r981;
	cvt.rn.f64.s32 	%fd1883, %r981;
	neg.f64 	%fd1884, %fd1883;
	fma.rn.f64 	%fd1886, %fd1884, %fd806, %fd2226;
	fma.rn.f64 	%fd1888, %fd1884, %fd808, %fd1886;
	fma.rn.f64 	%fd2227, %fd1884, %fd810, %fd1888;
	and.b32  	%r790, %r980, 2145386496;
	setp.lt.u32 	%p322, %r790, 1105199104;
	@%p322 bra 	$L__BB0_436;

	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2226;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2227, [retval0+0];
	} // callseq 65
	ld.local.u32 	%r981, [%rd1];

$L__BB0_436:
	add.s32 	%r375, %r981, 1;
	and.b32  	%r791, %r375, 1;
	shl.b32 	%r792, %r375, 3;
	and.b32  	%r793, %r792, 8;
	setp.eq.s32 	%p323, %r791, 0;
	selp.f64 	%fd1890, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p323;
	mul.wide.s32 	%rd573, %r793, 8;
	add.s64 	%rd575, %rd387, %rd573;
	ld.global.nc.f64 	%fd1891, [%rd575+8];
	mul.rn.f64 	%fd585, %fd2227, %fd2227;
	fma.rn.f64 	%fd1892, %fd1890, %fd585, %fd1891;
	ld.global.nc.f64 	%fd1893, [%rd575+16];
	fma.rn.f64 	%fd1894, %fd1892, %fd585, %fd1893;
	ld.global.nc.f64 	%fd1895, [%rd575+24];
	fma.rn.f64 	%fd1896, %fd1894, %fd585, %fd1895;
	ld.global.nc.f64 	%fd1897, [%rd575+32];
	fma.rn.f64 	%fd1898, %fd1896, %fd585, %fd1897;
	ld.global.nc.f64 	%fd1899, [%rd575+40];
	fma.rn.f64 	%fd1900, %fd1898, %fd585, %fd1899;
	ld.global.nc.f64 	%fd1901, [%rd575+48];
	fma.rn.f64 	%fd586, %fd1900, %fd585, %fd1901;
	fma.rn.f64 	%fd2229, %fd586, %fd2227, %fd2227;
	@%p323 bra 	$L__BB0_438;

	mov.f64 	%fd1902, 0d3FF0000000000000;
	fma.rn.f64 	%fd2229, %fd586, %fd585, %fd1902;

$L__BB0_438:
	and.b32  	%r794, %r375, 2;
	setp.eq.s32 	%p324, %r794, 0;
	@%p324 bra 	$L__BB0_440;

	mov.f64 	%fd1903, 0d0000000000000000;
	mov.f64 	%fd1904, 0dBFF0000000000000;
	fma.rn.f64 	%fd2229, %fd2229, %fd1904, %fd1903;

$L__BB0_440:
	mul.f64 	%fd2230, %fd17, %fd550;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r795, %temp}, %fd2230;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r982}, %fd2230;
	}
	and.b32  	%r796, %r982, 2147483647;
	setp.ne.s32 	%p325, %r796, 2146435072;
	setp.ne.s32 	%p326, %r795, 0;
	or.pred  	%p327, %p326, %p325;
	@%p327 bra 	$L__BB0_442;

	mov.f64 	%fd1905, 0d0000000000000000;
	mul.rn.f64 	%fd2230, %fd2230, %fd1905;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r982}, %fd2230;
	}

$L__BB0_442:
	mul.f64 	%fd1906, %fd2230, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r983, %fd1906;
	st.local.u32 	[%rd1], %r983;
	cvt.rn.f64.s32 	%fd1907, %r983;
	neg.f64 	%fd1908, %fd1907;
	fma.rn.f64 	%fd1910, %fd1908, %fd806, %fd2230;
	fma.rn.f64 	%fd1912, %fd1908, %fd808, %fd1910;
	fma.rn.f64 	%fd2231, %fd1908, %fd810, %fd1912;
	and.b32  	%r797, %r982, 2145386496;
	setp.lt.u32 	%p328, %r797, 1105199104;
	@%p328 bra 	$L__BB0_444;

	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2230;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2231, [retval0+0];
	} // callseq 66
	ld.local.u32 	%r983, [%rd1];

$L__BB0_444:
	add.s32 	%r382, %r983, 1;
	and.b32  	%r798, %r382, 1;
	shl.b32 	%r799, %r382, 3;
	and.b32  	%r800, %r799, 8;
	setp.eq.s32 	%p329, %r798, 0;
	selp.f64 	%fd1914, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p329;
	mul.wide.s32 	%rd577, %r800, 8;
	add.s64 	%rd579, %rd387, %rd577;
	ld.global.nc.f64 	%fd1915, [%rd579+8];
	mul.rn.f64 	%fd598, %fd2231, %fd2231;
	fma.rn.f64 	%fd1916, %fd1914, %fd598, %fd1915;
	ld.global.nc.f64 	%fd1917, [%rd579+16];
	fma.rn.f64 	%fd1918, %fd1916, %fd598, %fd1917;
	ld.global.nc.f64 	%fd1919, [%rd579+24];
	fma.rn.f64 	%fd1920, %fd1918, %fd598, %fd1919;
	ld.global.nc.f64 	%fd1921, [%rd579+32];
	fma.rn.f64 	%fd1922, %fd1920, %fd598, %fd1921;
	ld.global.nc.f64 	%fd1923, [%rd579+40];
	fma.rn.f64 	%fd1924, %fd1922, %fd598, %fd1923;
	ld.global.nc.f64 	%fd1925, [%rd579+48];
	fma.rn.f64 	%fd599, %fd1924, %fd598, %fd1925;
	fma.rn.f64 	%fd2233, %fd599, %fd2231, %fd2231;
	@%p329 bra 	$L__BB0_446;

	mov.f64 	%fd1926, 0d3FF0000000000000;
	fma.rn.f64 	%fd2233, %fd599, %fd598, %fd1926;

$L__BB0_446:
	and.b32  	%r801, %r382, 2;
	setp.eq.s32 	%p330, %r801, 0;
	@%p330 bra 	$L__BB0_448;

	mov.f64 	%fd1927, 0d0000000000000000;
	mov.f64 	%fd1928, 0dBFF0000000000000;
	fma.rn.f64 	%fd2233, %fd2233, %fd1928, %fd1927;

$L__BB0_448:
	mul.f64 	%fd605, %fd2229, %fd2233;
	mul.f64 	%fd2234, %fd18, %fd565;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r802, %temp}, %fd2234;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r984}, %fd2234;
	}
	and.b32  	%r803, %r984, 2147483647;
	setp.ne.s32 	%p331, %r803, 2146435072;
	setp.ne.s32 	%p332, %r802, 0;
	or.pred  	%p333, %p332, %p331;
	@%p333 bra 	$L__BB0_450;

	mov.f64 	%fd1929, 0d0000000000000000;
	mul.rn.f64 	%fd2234, %fd2234, %fd1929;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r984}, %fd2234;
	}

$L__BB0_450:
	mul.f64 	%fd1930, %fd2234, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r985, %fd1930;
	st.local.u32 	[%rd1], %r985;
	cvt.rn.f64.s32 	%fd1931, %r985;
	neg.f64 	%fd1932, %fd1931;
	fma.rn.f64 	%fd1934, %fd1932, %fd806, %fd2234;
	fma.rn.f64 	%fd1936, %fd1932, %fd808, %fd1934;
	fma.rn.f64 	%fd2235, %fd1932, %fd810, %fd1936;
	and.b32  	%r804, %r984, 2145386496;
	setp.lt.u32 	%p334, %r804, 1105199104;
	@%p334 bra 	$L__BB0_452;

	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2234;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2235, [retval0+0];
	} // callseq 67
	ld.local.u32 	%r985, [%rd1];

$L__BB0_452:
	add.s32 	%r389, %r985, 1;
	and.b32  	%r805, %r389, 1;
	shl.b32 	%r806, %r389, 3;
	and.b32  	%r807, %r806, 8;
	setp.eq.s32 	%p335, %r805, 0;
	selp.f64 	%fd1938, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p335;
	mul.wide.s32 	%rd581, %r807, 8;
	add.s64 	%rd583, %rd387, %rd581;
	ld.global.nc.f64 	%fd1939, [%rd583+8];
	mul.rn.f64 	%fd612, %fd2235, %fd2235;
	fma.rn.f64 	%fd1940, %fd1938, %fd612, %fd1939;
	ld.global.nc.f64 	%fd1941, [%rd583+16];
	fma.rn.f64 	%fd1942, %fd1940, %fd612, %fd1941;
	ld.global.nc.f64 	%fd1943, [%rd583+24];
	fma.rn.f64 	%fd1944, %fd1942, %fd612, %fd1943;
	ld.global.nc.f64 	%fd1945, [%rd583+32];
	fma.rn.f64 	%fd1946, %fd1944, %fd612, %fd1945;
	ld.global.nc.f64 	%fd1947, [%rd583+40];
	fma.rn.f64 	%fd1948, %fd1946, %fd612, %fd1947;
	ld.global.nc.f64 	%fd1949, [%rd583+48];
	fma.rn.f64 	%fd613, %fd1948, %fd612, %fd1949;
	fma.rn.f64 	%fd2237, %fd613, %fd2235, %fd2235;
	@%p335 bra 	$L__BB0_454;

	mov.f64 	%fd1950, 0d3FF0000000000000;
	fma.rn.f64 	%fd2237, %fd613, %fd612, %fd1950;

$L__BB0_454:
	and.b32  	%r808, %r389, 2;
	setp.eq.s32 	%p336, %r808, 0;
	@%p336 bra 	$L__BB0_456;

	mov.f64 	%fd1951, 0d0000000000000000;
	mov.f64 	%fd1952, 0dBFF0000000000000;
	fma.rn.f64 	%fd2237, %fd2237, %fd1952, %fd1951;

$L__BB0_456:
	mad.lo.s32 	%r834, %r1, %r404, %r899;
	shl.b32 	%r833, %r834, 3;
	mov.u32 	%r832, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_iE21localShapeDerivatives;
	add.s32 	%r831, %r832, %r833;
	sub.f64 	%fd2049, %fd16, %fd13;
	sub.f64 	%fd2048, %fd17, %fd14;
	sub.f64 	%fd2047, %fd18, %fd15;
	ld.param.f64 	%fd2033, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_38];
	ld.param.f64 	%fd2032, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_39];
	add.s64 	%rd585, %rd8, %rd569;
	mul.f64 	%fd1953, %fd605, %fd2237;
	st.local.f64 	[%rd585], %fd1953;
	ld.local.f64 	%fd1954, [%rd8];
	ld.local.f64 	%fd1955, [%rd7];
	sub.f64 	%fd1956, %fd1955, %fd1954;
	ld.local.f64 	%fd1957, [%rd8+8];
	ld.local.f64 	%fd1958, [%rd7+8];
	sub.f64 	%fd1959, %fd1958, %fd1957;
	ld.local.f64 	%fd1960, [%rd8+16];
	ld.local.f64 	%fd1961, [%rd7+16];
	sub.f64 	%fd1962, %fd1961, %fd1960;
	mul.f64 	%fd1963, %fd2047, %fd1962;
	fma.rn.f64 	%fd1964, %fd2048, %fd1959, %fd1963;
	fma.rn.f64 	%fd1965, %fd2049, %fd1956, %fd1964;
	div.rn.f64 	%fd1966, %fd1965, 0d402921FB54442D18;
	div.rn.f64 	%fd1967, %fd1966, %fd124;
	mul.f64 	%fd1968, %fd1770, %fd1967;
	mul.f64 	%fd1969, %fd1968, 0d4010000000000000;
	mul.f64 	%fd1970, %fd29, %fd1969;
	mul.f64 	%fd1971, %fd32, %fd1970;
	ld.local.u32 	%r809, [%rd112];
	mul.wide.s32 	%rd587, %r809, 8;
	add.s64 	%rd588, %rd586, %rd587;
	ld.global.f64 	%fd1972, [%rd588];
	mul.f64 	%fd1973, %fd125, %fd1972;
	mul.wide.s32 	%rd589, %r107, 4;
	add.s64 	%rd590, %rd57, %rd589;
	ld.local.u32 	%r810, [%rd590];
	mul.wide.s32 	%rd591, %r810, 8;
	add.s64 	%rd592, %rd586, %rd591;
	ld.global.f64 	%fd1974, [%rd592];
	add.f64 	%fd1975, %fd1972, %fd1972;
	mul.f64 	%fd1976, %fd249, %fd1975;
	mul.f64 	%fd1977, %fd1976, %fd1974;
	fma.rn.f64 	%fd1978, %fd1973, %fd1974, %fd1977;
	mul.f64 	%fd1979, %fd2, %fd1978;
	mul.f64 	%fd1980, %fd373, %fd1972;
	add.s64 	%rd594, %rd593, %rd591;
	ld.global.f64 	%fd1981, [%rd594];
	add.s64 	%rd595, %rd593, %rd587;
	ld.global.f64 	%fd1982, [%rd595];
	mul.f64 	%fd1983, %fd373, %fd1982;
	mul.f64 	%fd1984, %fd1983, %fd1974;
	fma.rn.f64 	%fd1985, %fd1980, %fd1981, %fd1984;
	mul.f64 	%fd1986, %fd534, %fd1972;
	fma.rn.f64 	%fd1987, %fd1986, %fd1981, %fd1985;
	mul.f64 	%fd1988, %fd1987, 0d4010000000000000;
	sub.f64 	%fd1989, %fd1979, %fd1988;
	mul.f64 	%fd1990, %fd3, %fd1982;
	mul.f64 	%fd1991, %fd1971, %fd1990;
	mul.f64 	%fd1992, %fd1991, %fd1981;
	sub.f64 	%fd1993, %fd1989, %fd1992;
	add.s64 	%rd597, %rd596, %rd587;
	ld.global.f64 	%fd1994, [%rd597];
	mul.f64 	%fd1995, %fd4, %fd1994;
	mul.f64 	%fd1996, %fd125, %fd1995;
	add.s64 	%rd598, %rd596, %rd591;
	ld.global.f64 	%fd1997, [%rd598];
	mul.f64 	%fd1998, %fd1996, %fd1997;
	fma.rn.f64 	%fd1999, %fd1, %fd1993, %fd1998;
	mul.f64 	%fd2000, %fd1972, %fd2033;
	mul.f64 	%fd2001, %fd125, %fd2000;
	fma.rn.f64 	%fd2002, %fd2001, %fd1997, %fd1999;
	mul.f64 	%fd2003, %fd1994, %fd2033;
	mul.f64 	%fd2004, %fd249, %fd2003;
	fma.rn.f64 	%fd2005, %fd2004, %fd1997, %fd2002;
	mul.f64 	%fd2006, %fd249, %fd1994;
	mul.f64 	%fd2007, %fd249, %fd1972;
	mul.f64 	%fd2008, %fd2007, %fd1997;
	fma.rn.f64 	%fd2009, %fd2006, %fd1974, %fd2008;
	fma.rn.f64 	%fd2010, %fd2009, %fd2033, %fd2005;
	mul.f64 	%fd2011, %fd1994, %fd2032;
	mul.f64 	%fd2012, %fd373, %fd2011;
	mul.f64 	%fd2013, %fd2012, %fd1981;
	sub.f64 	%fd2014, %fd2010, %fd2013;
	mul.f64 	%fd2015, %fd1982, %fd2032;
	mul.f64 	%fd2016, %fd373, %fd2015;
	mul.f64 	%fd2017, %fd2016, %fd1997;
	sub.f64 	%fd2018, %fd2014, %fd2017;
	mul.f64 	%fd2019, %fd534, %fd2011;
	mul.f64 	%fd2020, %fd2019, %fd1981;
	sub.f64 	%fd2021, %fd2018, %fd2020;
	ld.shared.f64 	%fd2022, [%r831];
	add.f64 	%fd2023, %fd2022, %fd2021;
	st.shared.f64 	[%r831], %fd2023;
	add.s32 	%r901, %r901, 1;
	setp.ne.s32 	%p337, %r901, 3;
	@%p337 bra 	$L__BB0_120;

	add.s32 	%r900, %r900, 1;
	setp.lt.u32 	%p338, %r900, 3;
	@%p338 bra 	$L__BB0_119;

	add.s32 	%r899, %r899, 1;
	setp.lt.s32 	%p339, %r899, %r404;
	@%p339 bra 	$L__BB0_118;

$L__BB0_459:
	add.s32 	%r898, %r898, 1;
	setp.lt.s32 	%p340, %r898, %r897;
	@%p340 bra 	$L__BB0_116;

$L__BB0_460:
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd99;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd92;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 69
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd91;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd89;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 71
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd80;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd73;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 73
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd63;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd62;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 75
	add.s32 	%r846, %r846, 1;
	setp.lt.s32 	%p341, %r846, %r14;
	@%p341 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_461;

$L__BB0_14:
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd63;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd62;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 7

$L__BB0_461:
	@%p29 bra 	$L__BB0_466;

	ld.param.u64 	%rd633, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_i_param_34];
	mul.lo.s32 	%r395, %r1, %r404;
	cvta.to.global.u64 	%rd126, %rd633;
	mov.u32 	%r986, 0;
	mov.u32 	%r815, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S5_S4_S4_S4_ddS2_S4_S4_S4_S2_S2_iiiiiiS2_iE21localShapeDerivatives;

$L__BB0_463:
	mul.wide.s32 	%rd599, %r986, 8;
	add.s64 	%rd127, %rd126, %rd599;
	add.s32 	%r813, %r986, %r395;
	shl.b32 	%r814, %r813, 3;
	add.s32 	%r816, %r815, %r814;
	ld.shared.f64 	%fd619, [%r816];
	ld.global.u64 	%rd644, [%rd127];

$L__BB0_464:
	mov.b64 	%fd2024, %rd644;
	add.f64 	%fd2025, %fd619, %fd2024;
	mov.b64 	%rd600, %fd2025;
	atom.global.cas.b64 	%rd130, [%rd127], %rd644, %rd600;
	setp.ne.s64 	%p343, %rd644, %rd130;
	mov.u64 	%rd644, %rd130;
	@%p343 bra 	$L__BB0_464;

	add.s32 	%r986, %r986, 1;
	setp.lt.s32 	%p344, %r986, %r404;
	@%p344 bra 	$L__BB0_463;

$L__BB0_466:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<79>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	bfe.u32 	%r2, %r1, 20, 11;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r10, %r3, 6;
	mov.u32 	%r11, 16;
	sub.s32 	%r4, %r11, %r10;
	mov.u32 	%r12, 19;
	sub.s32 	%r13, %r12, %r10;
	setp.gt.s32 	%p2, %r4, 14;
	selp.b32 	%r5, 18, %r13, %p2;
	setp.gt.s32 	%p3, %r4, %r5;
	mov.u64 	%rd75, 0;
	mov.u64 	%rd76, %rd1;
	@%p3 bra 	$L__BB1_4;

	add.s32 	%r6, %r4, -1;
	mov.b64 	%rd22, %fd4;
	shl.b64 	%rd23, %rd22, 11;
	or.b64  	%rd4, %rd23, -9223372036854775808;
	mov.u64 	%rd25, __cudart_i2opi_d;
	mov.u64 	%rd76, %rd1;
	mov.u32 	%r28, %r6;

$L__BB1_3:
	.pragma "nounroll";
	mul.wide.s32 	%rd24, %r28, 8;
	add.s64 	%rd26, %rd25, %rd24;
	ld.global.nc.u64 	%rd27, [%rd26];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd27;
	mov.b64 	{%blo,%bhi}, %rd4;
	mov.b64 	{%clo,%chi}, %rd75;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd28, {%r0,%r1};
	mov.b64 	%rd75, {%r2,%r3};
	}
	st.local.u64 	[%rd76], %rd28;
	add.s32 	%r28, %r28, 1;
	sub.s32 	%r14, %r28, %r6;
	mul.wide.s32 	%rd29, %r14, 8;
	add.s64 	%rd76, %rd1, %rd29;
	setp.lt.s32 	%p4, %r28, %r5;
	@%p4 bra 	$L__BB1_3;

$L__BB1_4:
	st.local.u64 	[%rd76], %rd75;
	ld.local.u64 	%rd78, [%rd1+16];
	ld.local.u64 	%rd77, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB1_6;

	mov.u32 	%r15, 64;
	sub.s32 	%r16, %r15, %r9;
	shl.b64 	%rd30, %rd77, %r9;
	shr.u64 	%rd31, %rd78, %r16;
	or.b64  	%rd77, %rd30, %rd31;
	shl.b64 	%rd32, %rd78, %r9;
	ld.local.u64 	%rd33, [%rd1+8];
	shr.u64 	%rd34, %rd33, %r16;
	or.b64  	%rd78, %rd34, %rd32;

$L__BB1_6:
	and.b32  	%r17, %r1, -2147483648;
	shr.u64 	%rd35, %rd77, 62;
	cvt.u32.u64 	%r18, %rd35;
	shr.u64 	%rd36, %rd78, 62;
	shl.b64 	%rd37, %rd77, 2;
	or.b64  	%rd38, %rd36, %rd37;
	shr.u64 	%rd39, %rd77, 61;
	cvt.u32.u64 	%r19, %rd39;
	and.b32  	%r20, %r19, 1;
	add.s32 	%r21, %r20, %r18;
	neg.s32 	%r22, %r21;
	setp.eq.s32 	%p6, %r17, 0;
	selp.b32 	%r23, %r21, %r22, %p6;
	cvta.to.local.u64 	%rd40, %rd18;
	mov.u64 	%rd41, 0;
	st.local.u32 	[%rd40], %r23;
	setp.eq.s32 	%p7, %r20, 0;
	shl.b64 	%rd42, %rd78, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd41;
	mov.b64 	{%a2,%a3}, %rd41;
	mov.b64 	{%b0,%b1}, %rd42;
	mov.b64 	{%b2,%b3}, %rd38;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd43, {%r0,%r1};
	mov.b64 	%rd44, {%r2,%r3};
	}
	selp.b64 	%rd45, %rd38, %rd44, %p7;
	selp.b64 	%rd46, %rd42, %rd43, %p7;
	xor.b32  	%r24, %r17, -2147483648;
	selp.b32 	%r25, %r17, %r24, %p7;
	clz.b64 	%r26, %rd45;
	cvt.u64.u32 	%rd47, %r26;
	setp.eq.s64 	%p8, %rd47, 0;
	shl.b64 	%rd48, %rd45, %r26;
	mov.u64 	%rd49, 64;
	sub.s64 	%rd50, %rd49, %rd47;
	cvt.u32.u64 	%r27, %rd50;
	shr.u64 	%rd51, %rd46, %r27;
	or.b64  	%rd52, %rd51, %rd48;
	selp.b64 	%rd53, %rd45, %rd52, %p8;
	mov.u64 	%rd54, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd53;
	mov.b64 	{%blo,%bhi}, %rd54;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd55, {%r0,%r1};
	mov.b64 	%rd56, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd56, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd55;
	mov.b64 	{%a2,%a3}, %rd56;
	mov.b64 	{%b0,%b1}, %rd55;
	mov.b64 	{%b2,%b3}, %rd56;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd57, {%r0,%r1};
	mov.b64 	%rd58, {%r2,%r3};
	}
	selp.b64 	%rd59, %rd58, %rd56, %p9;
	selp.u64 	%rd60, 1, 0, %p9;
	add.s64 	%rd61, %rd47, %rd60;
	cvt.u64.u32 	%rd62, %r25;
	shl.b64 	%rd63, %rd62, 32;
	shl.b64 	%rd64, %rd61, 52;
	mov.u64 	%rd65, 4602678819172646912;
	sub.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd67, %rd59, 1;
	shr.u64 	%rd68, %rd67, 10;
	add.s64 	%rd69, %rd68, 1;
	shr.u64 	%rd70, %rd69, 1;
	add.s64 	%rd71, %rd66, %rd70;
	or.b64  	%rd72, %rd71, %rd63;
	mov.b64 	%fd4, %rd72;

$L__BB1_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}

