// Seed: 2210008945
module module_0 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    output uwire id_3,
    output wire id_4,
    output supply1 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri1 id_9,
    output tri0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input supply0 id_13,
    output supply1 id_14
);
  wire id_16;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input supply1 id_2,
    input logic id_3,
    input supply1 id_4,
    input tri id_5
);
  initial begin
    id_0 <= id_3;
  end
  module_0(
      id_2, id_5, id_2, id_1, id_1, id_1, id_1, id_1, id_2, id_5, id_1, id_2, id_1, id_2, id_1
  );
endmodule
