;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @1
	CMP 100, 10
	SUB #0, -0
	SUB <0, @2
	DJN -1, @-20
	DJN -0, 0
	SLT 0, @1
	SUB 100, 200
	SUB 100, 200
	SLT 10, 808
	SUB @1, 12
	CMP <0, @2
	SUB 0, -0
	SUB 0, -0
	SUB 200, 100
	SUB 0, 103
	SUB 0, 0
	SUB 0, 0
	SUB 0, 0
	SLT 10, 1
	SUB <0, @2
	SUB 0, 30
	DJN <130, 9
	ADD 210, 60
	SPL 0, <-54
	SUB @171, 103
	DJN -0, 0
	CMP <0, @2
	SLT 300, 90
	SPL 0, <-54
	SPL 0, <-54
	SUB 0, 0
	JMZ <130, 9
	JMZ <130, 9
	ADD 10, 30
	CMP @0, @2
	CMP @0, @2
	SPL 0, <-54
	SLT 300, 90
	JMZ <130, 9
	JMZ <130, 9
	ADD 0, @1
	MOV -1, <-20
	SPL 0, <-54
	CMP -7, <-420
	MOV -7, <-20
	MOV <-7, <-25
