// Seed: 1231131947
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2[-1];
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    output tri id_2,
    output tri id_3,
    input uwire id_4,
    input tri1 id_5,
    output tri1 id_6,
    input supply0 id_7,
    output uwire id_8,
    output supply0 id_9,
    output logic id_10
);
  assign id_10 = id_7 + -1'd0;
  assign id_3  = id_7;
  wire id_12;
  parameter id_13 = -1'b0;
  wire id_14;
  final id_1 <= 1;
  always id_10 <= 1;
  assign id_8 = id_5;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (id_16);
endmodule : SymbolIdentifier
