<stg><name>atax_Pipeline_lprd_1</name>


<trans_list>

<trans id="645" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %lprd_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
lprd_2:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="7">
<![CDATA[
lprd_2:1 %empty = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
lprd_2:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
lprd_2:3 %icmp_ln11 = icmp_eq  i7 %i_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
lprd_2:4 %empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
lprd_2:5 %add_ln11 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lprd_2:6 %br_ln11 = br i1 %icmp_ln11, void %lprd_2.split, void %lp2.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="7">
<![CDATA[
lprd_2.split:0 %i_cast = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
lprd_2.split:1 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:2 %zext_ln16 = zext i12 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:3 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:4 %or_ln16 = or i12 %tmp, i12 1

]]></Node>
<StgValue><ssdm name="or_ln16"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:5 %zext_ln16_1 = zext i12 %or_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:6 %A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:194 %x_addr = getelementptr i32 %x, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6">
<![CDATA[
lprd_2.split:195 %x_load = load i6 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:199 %buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_y_out_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:200 %store_ln13 = store i32 0, i6 %buff_y_out_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:201 %tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="tmp1_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:202 %store_ln14 = store i32 0, i6 %tmp1_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:203 %A_load = load i12 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:207 %A_load_1 = load i12 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
lprd_2.split:459 %store_ln11 = store i7 %add_ln11, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0">
<![CDATA[
lp2.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:7 %or_ln16_1 = or i12 %tmp, i12 2

]]></Node>
<StgValue><ssdm name="or_ln16_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:8 %zext_ln16_2 = zext i12 %or_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln16_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:9 %A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:10 %or_ln16_2 = or i12 %tmp, i12 3

]]></Node>
<StgValue><ssdm name="or_ln16_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:11 %zext_ln16_3 = zext i12 %or_ln16_2

]]></Node>
<StgValue><ssdm name="zext_ln16_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:12 %A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln16_3

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6">
<![CDATA[
lprd_2.split:195 %x_load = load i6 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:196 %bitcast_ln12 = bitcast i32 %x_load

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:197 %buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_x_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:198 %store_ln12 = store i32 %bitcast_ln12, i6 %buff_x_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:203 %A_load = load i12 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:204 %bitcast_ln16 = bitcast i32 %A_load

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:205 %buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_0_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:206 %store_ln16 = store i32 %bitcast_ln16, i6 %buff_A_0_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:207 %A_load_1 = load i12 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:208 %bitcast_ln16_1 = bitcast i32 %A_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln16_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:209 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:210 %store_ln16 = store i32 %bitcast_ln16_1, i6 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:211 %A_load_2 = load i12 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:215 %A_load_3 = load i12 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:13 %or_ln16_3 = or i12 %tmp, i12 4

]]></Node>
<StgValue><ssdm name="or_ln16_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:14 %zext_ln16_4 = zext i12 %or_ln16_3

]]></Node>
<StgValue><ssdm name="zext_ln16_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:15 %A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln16_4

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:16 %or_ln16_4 = or i12 %tmp, i12 5

]]></Node>
<StgValue><ssdm name="or_ln16_4"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:17 %zext_ln16_5 = zext i12 %or_ln16_4

]]></Node>
<StgValue><ssdm name="zext_ln16_5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:18 %A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln16_5

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:211 %A_load_2 = load i12 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:212 %bitcast_ln16_2 = bitcast i32 %A_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln16_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:213 %buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_2_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:214 %store_ln16 = store i32 %bitcast_ln16_2, i6 %buff_A_2_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:215 %A_load_3 = load i12 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:216 %bitcast_ln16_3 = bitcast i32 %A_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln16_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:217 %buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_3_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:218 %store_ln16 = store i32 %bitcast_ln16_3, i6 %buff_A_3_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:219 %A_load_4 = load i12 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:223 %A_load_5 = load i12 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:19 %or_ln16_5 = or i12 %tmp, i12 6

]]></Node>
<StgValue><ssdm name="or_ln16_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:20 %zext_ln16_6 = zext i12 %or_ln16_5

]]></Node>
<StgValue><ssdm name="zext_ln16_6"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:21 %A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:22 %or_ln16_6 = or i12 %tmp, i12 7

]]></Node>
<StgValue><ssdm name="or_ln16_6"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:23 %zext_ln16_7 = zext i12 %or_ln16_6

]]></Node>
<StgValue><ssdm name="zext_ln16_7"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:24 %A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln16_7

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:219 %A_load_4 = load i12 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:220 %bitcast_ln16_4 = bitcast i32 %A_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln16_4"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:221 %buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_4_addr"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:222 %store_ln16 = store i32 %bitcast_ln16_4, i6 %buff_A_4_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:223 %A_load_5 = load i12 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:224 %bitcast_ln16_5 = bitcast i32 %A_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln16_5"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:225 %buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_5_addr"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:226 %store_ln16 = store i32 %bitcast_ln16_5, i6 %buff_A_5_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:227 %A_load_6 = load i12 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:231 %A_load_7 = load i12 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:25 %or_ln16_7 = or i12 %tmp, i12 8

]]></Node>
<StgValue><ssdm name="or_ln16_7"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:26 %zext_ln16_8 = zext i12 %or_ln16_7

]]></Node>
<StgValue><ssdm name="zext_ln16_8"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:27 %A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln16_8

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:28 %or_ln16_8 = or i12 %tmp, i12 9

]]></Node>
<StgValue><ssdm name="or_ln16_8"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:29 %zext_ln16_9 = zext i12 %or_ln16_8

]]></Node>
<StgValue><ssdm name="zext_ln16_9"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:30 %A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln16_9

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:227 %A_load_6 = load i12 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:228 %bitcast_ln16_6 = bitcast i32 %A_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln16_6"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:229 %buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_6_addr"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:230 %store_ln16 = store i32 %bitcast_ln16_6, i6 %buff_A_6_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:231 %A_load_7 = load i12 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:232 %bitcast_ln16_7 = bitcast i32 %A_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln16_7"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:233 %buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_7_addr"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:234 %store_ln16 = store i32 %bitcast_ln16_7, i6 %buff_A_7_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:235 %A_load_8 = load i12 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:239 %A_load_9 = load i12 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:31 %or_ln16_9 = or i12 %tmp, i12 10

]]></Node>
<StgValue><ssdm name="or_ln16_9"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:32 %zext_ln16_10 = zext i12 %or_ln16_9

]]></Node>
<StgValue><ssdm name="zext_ln16_10"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:33 %A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln16_10

]]></Node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:34 %or_ln16_10 = or i12 %tmp, i12 11

]]></Node>
<StgValue><ssdm name="or_ln16_10"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:35 %zext_ln16_11 = zext i12 %or_ln16_10

]]></Node>
<StgValue><ssdm name="zext_ln16_11"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:36 %A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln16_11

]]></Node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:235 %A_load_8 = load i12 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:236 %bitcast_ln16_8 = bitcast i32 %A_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln16_8"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:237 %buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_8_addr"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:238 %store_ln16 = store i32 %bitcast_ln16_8, i6 %buff_A_8_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:239 %A_load_9 = load i12 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:240 %bitcast_ln16_9 = bitcast i32 %A_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln16_9"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:241 %buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_9_addr"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:242 %store_ln16 = store i32 %bitcast_ln16_9, i6 %buff_A_9_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:243 %A_load_10 = load i12 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:247 %A_load_11 = load i12 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:37 %or_ln16_11 = or i12 %tmp, i12 12

]]></Node>
<StgValue><ssdm name="or_ln16_11"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:38 %zext_ln16_12 = zext i12 %or_ln16_11

]]></Node>
<StgValue><ssdm name="zext_ln16_12"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:39 %A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln16_12

]]></Node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:40 %or_ln16_12 = or i12 %tmp, i12 13

]]></Node>
<StgValue><ssdm name="or_ln16_12"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:41 %zext_ln16_13 = zext i12 %or_ln16_12

]]></Node>
<StgValue><ssdm name="zext_ln16_13"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:42 %A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln16_13

]]></Node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:243 %A_load_10 = load i12 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:244 %bitcast_ln16_10 = bitcast i32 %A_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln16_10"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:245 %buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_10_addr"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:246 %store_ln16 = store i32 %bitcast_ln16_10, i6 %buff_A_10_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:247 %A_load_11 = load i12 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:248 %bitcast_ln16_11 = bitcast i32 %A_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln16_11"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:249 %buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_11_addr"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:250 %store_ln16 = store i32 %bitcast_ln16_11, i6 %buff_A_11_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:251 %A_load_12 = load i12 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:255 %A_load_13 = load i12 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:43 %or_ln16_13 = or i12 %tmp, i12 14

]]></Node>
<StgValue><ssdm name="or_ln16_13"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:44 %zext_ln16_14 = zext i12 %or_ln16_13

]]></Node>
<StgValue><ssdm name="zext_ln16_14"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:45 %A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln16_14

]]></Node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:46 %or_ln16_14 = or i12 %tmp, i12 15

]]></Node>
<StgValue><ssdm name="or_ln16_14"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:47 %zext_ln16_15 = zext i12 %or_ln16_14

]]></Node>
<StgValue><ssdm name="zext_ln16_15"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:48 %A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln16_15

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:251 %A_load_12 = load i12 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:252 %bitcast_ln16_12 = bitcast i32 %A_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln16_12"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:253 %buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_12_addr"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:254 %store_ln16 = store i32 %bitcast_ln16_12, i6 %buff_A_12_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:255 %A_load_13 = load i12 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:256 %bitcast_ln16_13 = bitcast i32 %A_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln16_13"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:257 %buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_13_addr"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:258 %store_ln16 = store i32 %bitcast_ln16_13, i6 %buff_A_13_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:259 %A_load_14 = load i12 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:263 %A_load_15 = load i12 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:49 %or_ln16_15 = or i12 %tmp, i12 16

]]></Node>
<StgValue><ssdm name="or_ln16_15"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:50 %zext_ln16_16 = zext i12 %or_ln16_15

]]></Node>
<StgValue><ssdm name="zext_ln16_16"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:51 %A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln16_16

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:52 %or_ln16_16 = or i12 %tmp, i12 17

]]></Node>
<StgValue><ssdm name="or_ln16_16"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:53 %zext_ln16_17 = zext i12 %or_ln16_16

]]></Node>
<StgValue><ssdm name="zext_ln16_17"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:54 %A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln16_17

]]></Node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:259 %A_load_14 = load i12 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:260 %bitcast_ln16_14 = bitcast i32 %A_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln16_14"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:261 %buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_14_addr"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:262 %store_ln16 = store i32 %bitcast_ln16_14, i6 %buff_A_14_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:263 %A_load_15 = load i12 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:264 %bitcast_ln16_15 = bitcast i32 %A_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln16_15"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:265 %buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_15_addr"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:266 %store_ln16 = store i32 %bitcast_ln16_15, i6 %buff_A_15_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:267 %A_load_16 = load i12 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:271 %A_load_17 = load i12 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:55 %or_ln16_17 = or i12 %tmp, i12 18

]]></Node>
<StgValue><ssdm name="or_ln16_17"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:56 %zext_ln16_18 = zext i12 %or_ln16_17

]]></Node>
<StgValue><ssdm name="zext_ln16_18"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:57 %A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln16_18

]]></Node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:58 %or_ln16_18 = or i12 %tmp, i12 19

]]></Node>
<StgValue><ssdm name="or_ln16_18"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:59 %zext_ln16_19 = zext i12 %or_ln16_18

]]></Node>
<StgValue><ssdm name="zext_ln16_19"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:60 %A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln16_19

]]></Node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:267 %A_load_16 = load i12 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:268 %bitcast_ln16_16 = bitcast i32 %A_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln16_16"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:269 %buff_A_16_addr = getelementptr i32 %buff_A_16, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_16_addr"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:270 %store_ln16 = store i32 %bitcast_ln16_16, i6 %buff_A_16_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:271 %A_load_17 = load i12 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:272 %bitcast_ln16_17 = bitcast i32 %A_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln16_17"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:273 %buff_A_17_addr = getelementptr i32 %buff_A_17, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_17_addr"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:274 %store_ln16 = store i32 %bitcast_ln16_17, i6 %buff_A_17_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:275 %A_load_18 = load i12 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:279 %A_load_19 = load i12 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:61 %or_ln16_19 = or i12 %tmp, i12 20

]]></Node>
<StgValue><ssdm name="or_ln16_19"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:62 %zext_ln16_20 = zext i12 %or_ln16_19

]]></Node>
<StgValue><ssdm name="zext_ln16_20"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:63 %A_addr_20 = getelementptr i32 %A, i64 0, i64 %zext_ln16_20

]]></Node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:64 %or_ln16_20 = or i12 %tmp, i12 21

]]></Node>
<StgValue><ssdm name="or_ln16_20"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:65 %zext_ln16_21 = zext i12 %or_ln16_20

]]></Node>
<StgValue><ssdm name="zext_ln16_21"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:66 %A_addr_21 = getelementptr i32 %A, i64 0, i64 %zext_ln16_21

]]></Node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:275 %A_load_18 = load i12 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:276 %bitcast_ln16_18 = bitcast i32 %A_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln16_18"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:277 %buff_A_18_addr = getelementptr i32 %buff_A_18, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_18_addr"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:278 %store_ln16 = store i32 %bitcast_ln16_18, i6 %buff_A_18_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:279 %A_load_19 = load i12 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:280 %bitcast_ln16_19 = bitcast i32 %A_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln16_19"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:281 %buff_A_19_addr = getelementptr i32 %buff_A_19, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_19_addr"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:282 %store_ln16 = store i32 %bitcast_ln16_19, i6 %buff_A_19_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:283 %A_load_20 = load i12 %A_addr_20

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:287 %A_load_21 = load i12 %A_addr_21

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:67 %or_ln16_21 = or i12 %tmp, i12 22

]]></Node>
<StgValue><ssdm name="or_ln16_21"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:68 %zext_ln16_22 = zext i12 %or_ln16_21

]]></Node>
<StgValue><ssdm name="zext_ln16_22"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:69 %A_addr_22 = getelementptr i32 %A, i64 0, i64 %zext_ln16_22

]]></Node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:70 %or_ln16_22 = or i12 %tmp, i12 23

]]></Node>
<StgValue><ssdm name="or_ln16_22"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:71 %zext_ln16_23 = zext i12 %or_ln16_22

]]></Node>
<StgValue><ssdm name="zext_ln16_23"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:72 %A_addr_23 = getelementptr i32 %A, i64 0, i64 %zext_ln16_23

]]></Node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:283 %A_load_20 = load i12 %A_addr_20

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:284 %bitcast_ln16_20 = bitcast i32 %A_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln16_20"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:285 %buff_A_20_addr = getelementptr i32 %buff_A_20, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_20_addr"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:286 %store_ln16 = store i32 %bitcast_ln16_20, i6 %buff_A_20_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:287 %A_load_21 = load i12 %A_addr_21

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:288 %bitcast_ln16_21 = bitcast i32 %A_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln16_21"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:289 %buff_A_21_addr = getelementptr i32 %buff_A_21, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_21_addr"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:290 %store_ln16 = store i32 %bitcast_ln16_21, i6 %buff_A_21_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:291 %A_load_22 = load i12 %A_addr_22

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:295 %A_load_23 = load i12 %A_addr_23

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:73 %or_ln16_23 = or i12 %tmp, i12 24

]]></Node>
<StgValue><ssdm name="or_ln16_23"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:74 %zext_ln16_24 = zext i12 %or_ln16_23

]]></Node>
<StgValue><ssdm name="zext_ln16_24"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:75 %A_addr_24 = getelementptr i32 %A, i64 0, i64 %zext_ln16_24

]]></Node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:76 %or_ln16_24 = or i12 %tmp, i12 25

]]></Node>
<StgValue><ssdm name="or_ln16_24"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:77 %zext_ln16_25 = zext i12 %or_ln16_24

]]></Node>
<StgValue><ssdm name="zext_ln16_25"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:78 %A_addr_25 = getelementptr i32 %A, i64 0, i64 %zext_ln16_25

]]></Node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:291 %A_load_22 = load i12 %A_addr_22

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:292 %bitcast_ln16_22 = bitcast i32 %A_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln16_22"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:293 %buff_A_22_addr = getelementptr i32 %buff_A_22, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_22_addr"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:294 %store_ln16 = store i32 %bitcast_ln16_22, i6 %buff_A_22_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:295 %A_load_23 = load i12 %A_addr_23

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:296 %bitcast_ln16_23 = bitcast i32 %A_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln16_23"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:297 %buff_A_23_addr = getelementptr i32 %buff_A_23, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_23_addr"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:298 %store_ln16 = store i32 %bitcast_ln16_23, i6 %buff_A_23_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:299 %A_load_24 = load i12 %A_addr_24

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:303 %A_load_25 = load i12 %A_addr_25

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:79 %or_ln16_25 = or i12 %tmp, i12 26

]]></Node>
<StgValue><ssdm name="or_ln16_25"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:80 %zext_ln16_26 = zext i12 %or_ln16_25

]]></Node>
<StgValue><ssdm name="zext_ln16_26"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:81 %A_addr_26 = getelementptr i32 %A, i64 0, i64 %zext_ln16_26

]]></Node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:82 %or_ln16_26 = or i12 %tmp, i12 27

]]></Node>
<StgValue><ssdm name="or_ln16_26"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:83 %zext_ln16_27 = zext i12 %or_ln16_26

]]></Node>
<StgValue><ssdm name="zext_ln16_27"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:84 %A_addr_27 = getelementptr i32 %A, i64 0, i64 %zext_ln16_27

]]></Node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:299 %A_load_24 = load i12 %A_addr_24

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:300 %bitcast_ln16_24 = bitcast i32 %A_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln16_24"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:301 %buff_A_24_addr = getelementptr i32 %buff_A_24, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_24_addr"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:302 %store_ln16 = store i32 %bitcast_ln16_24, i6 %buff_A_24_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:303 %A_load_25 = load i12 %A_addr_25

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:304 %bitcast_ln16_25 = bitcast i32 %A_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln16_25"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:305 %buff_A_25_addr = getelementptr i32 %buff_A_25, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_25_addr"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:306 %store_ln16 = store i32 %bitcast_ln16_25, i6 %buff_A_25_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:307 %A_load_26 = load i12 %A_addr_26

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:311 %A_load_27 = load i12 %A_addr_27

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:85 %or_ln16_27 = or i12 %tmp, i12 28

]]></Node>
<StgValue><ssdm name="or_ln16_27"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:86 %zext_ln16_28 = zext i12 %or_ln16_27

]]></Node>
<StgValue><ssdm name="zext_ln16_28"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:87 %A_addr_28 = getelementptr i32 %A, i64 0, i64 %zext_ln16_28

]]></Node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:88 %or_ln16_28 = or i12 %tmp, i12 29

]]></Node>
<StgValue><ssdm name="or_ln16_28"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:89 %zext_ln16_29 = zext i12 %or_ln16_28

]]></Node>
<StgValue><ssdm name="zext_ln16_29"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:90 %A_addr_29 = getelementptr i32 %A, i64 0, i64 %zext_ln16_29

]]></Node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:307 %A_load_26 = load i12 %A_addr_26

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:308 %bitcast_ln16_26 = bitcast i32 %A_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln16_26"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:309 %buff_A_26_addr = getelementptr i32 %buff_A_26, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_26_addr"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:310 %store_ln16 = store i32 %bitcast_ln16_26, i6 %buff_A_26_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:311 %A_load_27 = load i12 %A_addr_27

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:312 %bitcast_ln16_27 = bitcast i32 %A_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln16_27"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:313 %buff_A_27_addr = getelementptr i32 %buff_A_27, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_27_addr"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:314 %store_ln16 = store i32 %bitcast_ln16_27, i6 %buff_A_27_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:315 %A_load_28 = load i12 %A_addr_28

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:319 %A_load_29 = load i12 %A_addr_29

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:91 %or_ln16_29 = or i12 %tmp, i12 30

]]></Node>
<StgValue><ssdm name="or_ln16_29"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:92 %zext_ln16_30 = zext i12 %or_ln16_29

]]></Node>
<StgValue><ssdm name="zext_ln16_30"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:93 %A_addr_30 = getelementptr i32 %A, i64 0, i64 %zext_ln16_30

]]></Node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:94 %or_ln16_30 = or i12 %tmp, i12 31

]]></Node>
<StgValue><ssdm name="or_ln16_30"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:95 %zext_ln16_31 = zext i12 %or_ln16_30

]]></Node>
<StgValue><ssdm name="zext_ln16_31"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:96 %A_addr_31 = getelementptr i32 %A, i64 0, i64 %zext_ln16_31

]]></Node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:315 %A_load_28 = load i12 %A_addr_28

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:316 %bitcast_ln16_28 = bitcast i32 %A_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln16_28"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:317 %buff_A_28_addr = getelementptr i32 %buff_A_28, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_28_addr"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:318 %store_ln16 = store i32 %bitcast_ln16_28, i6 %buff_A_28_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:319 %A_load_29 = load i12 %A_addr_29

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:320 %bitcast_ln16_29 = bitcast i32 %A_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln16_29"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:321 %buff_A_29_addr = getelementptr i32 %buff_A_29, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_29_addr"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:322 %store_ln16 = store i32 %bitcast_ln16_29, i6 %buff_A_29_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:323 %A_load_30 = load i12 %A_addr_30

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:327 %A_load_31 = load i12 %A_addr_31

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:97 %or_ln16_31 = or i12 %tmp, i12 32

]]></Node>
<StgValue><ssdm name="or_ln16_31"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:98 %zext_ln16_32 = zext i12 %or_ln16_31

]]></Node>
<StgValue><ssdm name="zext_ln16_32"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:99 %A_addr_32 = getelementptr i32 %A, i64 0, i64 %zext_ln16_32

]]></Node>
<StgValue><ssdm name="A_addr_32"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:100 %or_ln16_32 = or i12 %tmp, i12 33

]]></Node>
<StgValue><ssdm name="or_ln16_32"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:101 %zext_ln16_33 = zext i12 %or_ln16_32

]]></Node>
<StgValue><ssdm name="zext_ln16_33"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:102 %A_addr_33 = getelementptr i32 %A, i64 0, i64 %zext_ln16_33

]]></Node>
<StgValue><ssdm name="A_addr_33"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:323 %A_load_30 = load i12 %A_addr_30

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:324 %bitcast_ln16_30 = bitcast i32 %A_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln16_30"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:325 %buff_A_30_addr = getelementptr i32 %buff_A_30, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_30_addr"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:326 %store_ln16 = store i32 %bitcast_ln16_30, i6 %buff_A_30_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:327 %A_load_31 = load i12 %A_addr_31

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:328 %bitcast_ln16_31 = bitcast i32 %A_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln16_31"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:329 %buff_A_31_addr = getelementptr i32 %buff_A_31, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_31_addr"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:330 %store_ln16 = store i32 %bitcast_ln16_31, i6 %buff_A_31_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:331 %A_load_32 = load i12 %A_addr_32

]]></Node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:335 %A_load_33 = load i12 %A_addr_33

]]></Node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:103 %or_ln16_33 = or i12 %tmp, i12 34

]]></Node>
<StgValue><ssdm name="or_ln16_33"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:104 %zext_ln16_34 = zext i12 %or_ln16_33

]]></Node>
<StgValue><ssdm name="zext_ln16_34"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:105 %A_addr_34 = getelementptr i32 %A, i64 0, i64 %zext_ln16_34

]]></Node>
<StgValue><ssdm name="A_addr_34"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:106 %or_ln16_34 = or i12 %tmp, i12 35

]]></Node>
<StgValue><ssdm name="or_ln16_34"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:107 %zext_ln16_35 = zext i12 %or_ln16_34

]]></Node>
<StgValue><ssdm name="zext_ln16_35"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:108 %A_addr_35 = getelementptr i32 %A, i64 0, i64 %zext_ln16_35

]]></Node>
<StgValue><ssdm name="A_addr_35"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:331 %A_load_32 = load i12 %A_addr_32

]]></Node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:332 %bitcast_ln16_32 = bitcast i32 %A_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln16_32"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:333 %buff_A_32_addr = getelementptr i32 %buff_A_32, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_32_addr"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:334 %store_ln16 = store i32 %bitcast_ln16_32, i6 %buff_A_32_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:335 %A_load_33 = load i12 %A_addr_33

]]></Node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:336 %bitcast_ln16_33 = bitcast i32 %A_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln16_33"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:337 %buff_A_33_addr = getelementptr i32 %buff_A_33, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_33_addr"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:338 %store_ln16 = store i32 %bitcast_ln16_33, i6 %buff_A_33_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:339 %A_load_34 = load i12 %A_addr_34

]]></Node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:343 %A_load_35 = load i12 %A_addr_35

]]></Node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:109 %or_ln16_35 = or i12 %tmp, i12 36

]]></Node>
<StgValue><ssdm name="or_ln16_35"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:110 %zext_ln16_36 = zext i12 %or_ln16_35

]]></Node>
<StgValue><ssdm name="zext_ln16_36"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:111 %A_addr_36 = getelementptr i32 %A, i64 0, i64 %zext_ln16_36

]]></Node>
<StgValue><ssdm name="A_addr_36"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:112 %or_ln16_36 = or i12 %tmp, i12 37

]]></Node>
<StgValue><ssdm name="or_ln16_36"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:113 %zext_ln16_37 = zext i12 %or_ln16_36

]]></Node>
<StgValue><ssdm name="zext_ln16_37"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:114 %A_addr_37 = getelementptr i32 %A, i64 0, i64 %zext_ln16_37

]]></Node>
<StgValue><ssdm name="A_addr_37"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:339 %A_load_34 = load i12 %A_addr_34

]]></Node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:340 %bitcast_ln16_34 = bitcast i32 %A_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln16_34"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:341 %buff_A_34_addr = getelementptr i32 %buff_A_34, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_34_addr"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:342 %store_ln16 = store i32 %bitcast_ln16_34, i6 %buff_A_34_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:343 %A_load_35 = load i12 %A_addr_35

]]></Node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:344 %bitcast_ln16_35 = bitcast i32 %A_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln16_35"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:345 %buff_A_35_addr = getelementptr i32 %buff_A_35, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_35_addr"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:346 %store_ln16 = store i32 %bitcast_ln16_35, i6 %buff_A_35_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:347 %A_load_36 = load i12 %A_addr_36

]]></Node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:351 %A_load_37 = load i12 %A_addr_37

]]></Node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:115 %or_ln16_37 = or i12 %tmp, i12 38

]]></Node>
<StgValue><ssdm name="or_ln16_37"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:116 %zext_ln16_38 = zext i12 %or_ln16_37

]]></Node>
<StgValue><ssdm name="zext_ln16_38"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:117 %A_addr_38 = getelementptr i32 %A, i64 0, i64 %zext_ln16_38

]]></Node>
<StgValue><ssdm name="A_addr_38"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:118 %or_ln16_38 = or i12 %tmp, i12 39

]]></Node>
<StgValue><ssdm name="or_ln16_38"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:119 %zext_ln16_39 = zext i12 %or_ln16_38

]]></Node>
<StgValue><ssdm name="zext_ln16_39"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:120 %A_addr_39 = getelementptr i32 %A, i64 0, i64 %zext_ln16_39

]]></Node>
<StgValue><ssdm name="A_addr_39"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:347 %A_load_36 = load i12 %A_addr_36

]]></Node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:348 %bitcast_ln16_36 = bitcast i32 %A_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln16_36"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:349 %buff_A_36_addr = getelementptr i32 %buff_A_36, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_36_addr"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:350 %store_ln16 = store i32 %bitcast_ln16_36, i6 %buff_A_36_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:351 %A_load_37 = load i12 %A_addr_37

]]></Node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:352 %bitcast_ln16_37 = bitcast i32 %A_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln16_37"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:353 %buff_A_37_addr = getelementptr i32 %buff_A_37, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_37_addr"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:354 %store_ln16 = store i32 %bitcast_ln16_37, i6 %buff_A_37_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:355 %A_load_38 = load i12 %A_addr_38

]]></Node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:359 %A_load_39 = load i12 %A_addr_39

]]></Node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:121 %or_ln16_39 = or i12 %tmp, i12 40

]]></Node>
<StgValue><ssdm name="or_ln16_39"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:122 %zext_ln16_40 = zext i12 %or_ln16_39

]]></Node>
<StgValue><ssdm name="zext_ln16_40"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:123 %A_addr_40 = getelementptr i32 %A, i64 0, i64 %zext_ln16_40

]]></Node>
<StgValue><ssdm name="A_addr_40"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:124 %or_ln16_40 = or i12 %tmp, i12 41

]]></Node>
<StgValue><ssdm name="or_ln16_40"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:125 %zext_ln16_41 = zext i12 %or_ln16_40

]]></Node>
<StgValue><ssdm name="zext_ln16_41"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:126 %A_addr_41 = getelementptr i32 %A, i64 0, i64 %zext_ln16_41

]]></Node>
<StgValue><ssdm name="A_addr_41"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:355 %A_load_38 = load i12 %A_addr_38

]]></Node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:356 %bitcast_ln16_38 = bitcast i32 %A_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln16_38"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:357 %buff_A_38_addr = getelementptr i32 %buff_A_38, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_38_addr"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:358 %store_ln16 = store i32 %bitcast_ln16_38, i6 %buff_A_38_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:359 %A_load_39 = load i12 %A_addr_39

]]></Node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:360 %bitcast_ln16_39 = bitcast i32 %A_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln16_39"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:361 %buff_A_39_addr = getelementptr i32 %buff_A_39, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_39_addr"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:362 %store_ln16 = store i32 %bitcast_ln16_39, i6 %buff_A_39_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:363 %A_load_40 = load i12 %A_addr_40

]]></Node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:367 %A_load_41 = load i12 %A_addr_41

]]></Node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="388" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:127 %or_ln16_41 = or i12 %tmp, i12 42

]]></Node>
<StgValue><ssdm name="or_ln16_41"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:128 %zext_ln16_42 = zext i12 %or_ln16_41

]]></Node>
<StgValue><ssdm name="zext_ln16_42"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:129 %A_addr_42 = getelementptr i32 %A, i64 0, i64 %zext_ln16_42

]]></Node>
<StgValue><ssdm name="A_addr_42"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:130 %or_ln16_42 = or i12 %tmp, i12 43

]]></Node>
<StgValue><ssdm name="or_ln16_42"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:131 %zext_ln16_43 = zext i12 %or_ln16_42

]]></Node>
<StgValue><ssdm name="zext_ln16_43"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:132 %A_addr_43 = getelementptr i32 %A, i64 0, i64 %zext_ln16_43

]]></Node>
<StgValue><ssdm name="A_addr_43"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:363 %A_load_40 = load i12 %A_addr_40

]]></Node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:364 %bitcast_ln16_40 = bitcast i32 %A_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln16_40"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:365 %buff_A_40_addr = getelementptr i32 %buff_A_40, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_40_addr"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:366 %store_ln16 = store i32 %bitcast_ln16_40, i6 %buff_A_40_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:367 %A_load_41 = load i12 %A_addr_41

]]></Node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:368 %bitcast_ln16_41 = bitcast i32 %A_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln16_41"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:369 %buff_A_41_addr = getelementptr i32 %buff_A_41, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_41_addr"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:370 %store_ln16 = store i32 %bitcast_ln16_41, i6 %buff_A_41_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:371 %A_load_42 = load i12 %A_addr_42

]]></Node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="403" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:375 %A_load_43 = load i12 %A_addr_43

]]></Node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:133 %or_ln16_43 = or i12 %tmp, i12 44

]]></Node>
<StgValue><ssdm name="or_ln16_43"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:134 %zext_ln16_44 = zext i12 %or_ln16_43

]]></Node>
<StgValue><ssdm name="zext_ln16_44"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:135 %A_addr_44 = getelementptr i32 %A, i64 0, i64 %zext_ln16_44

]]></Node>
<StgValue><ssdm name="A_addr_44"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:136 %or_ln16_44 = or i12 %tmp, i12 45

]]></Node>
<StgValue><ssdm name="or_ln16_44"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:137 %zext_ln16_45 = zext i12 %or_ln16_44

]]></Node>
<StgValue><ssdm name="zext_ln16_45"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:138 %A_addr_45 = getelementptr i32 %A, i64 0, i64 %zext_ln16_45

]]></Node>
<StgValue><ssdm name="A_addr_45"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:371 %A_load_42 = load i12 %A_addr_42

]]></Node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:372 %bitcast_ln16_42 = bitcast i32 %A_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln16_42"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:373 %buff_A_42_addr = getelementptr i32 %buff_A_42, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_42_addr"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:374 %store_ln16 = store i32 %bitcast_ln16_42, i6 %buff_A_42_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:375 %A_load_43 = load i12 %A_addr_43

]]></Node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:376 %bitcast_ln16_43 = bitcast i32 %A_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln16_43"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:377 %buff_A_43_addr = getelementptr i32 %buff_A_43, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_43_addr"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:378 %store_ln16 = store i32 %bitcast_ln16_43, i6 %buff_A_43_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:379 %A_load_44 = load i12 %A_addr_44

]]></Node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:383 %A_load_45 = load i12 %A_addr_45

]]></Node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:139 %or_ln16_45 = or i12 %tmp, i12 46

]]></Node>
<StgValue><ssdm name="or_ln16_45"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:140 %zext_ln16_46 = zext i12 %or_ln16_45

]]></Node>
<StgValue><ssdm name="zext_ln16_46"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:141 %A_addr_46 = getelementptr i32 %A, i64 0, i64 %zext_ln16_46

]]></Node>
<StgValue><ssdm name="A_addr_46"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:142 %or_ln16_46 = or i12 %tmp, i12 47

]]></Node>
<StgValue><ssdm name="or_ln16_46"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:143 %zext_ln16_47 = zext i12 %or_ln16_46

]]></Node>
<StgValue><ssdm name="zext_ln16_47"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:144 %A_addr_47 = getelementptr i32 %A, i64 0, i64 %zext_ln16_47

]]></Node>
<StgValue><ssdm name="A_addr_47"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:379 %A_load_44 = load i12 %A_addr_44

]]></Node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:380 %bitcast_ln16_44 = bitcast i32 %A_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln16_44"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:381 %buff_A_44_addr = getelementptr i32 %buff_A_44, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_44_addr"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:382 %store_ln16 = store i32 %bitcast_ln16_44, i6 %buff_A_44_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:383 %A_load_45 = load i12 %A_addr_45

]]></Node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:384 %bitcast_ln16_45 = bitcast i32 %A_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln16_45"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:385 %buff_A_45_addr = getelementptr i32 %buff_A_45, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_45_addr"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:386 %store_ln16 = store i32 %bitcast_ln16_45, i6 %buff_A_45_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:387 %A_load_46 = load i12 %A_addr_46

]]></Node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:391 %A_load_47 = load i12 %A_addr_47

]]></Node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="436" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:145 %or_ln16_47 = or i12 %tmp, i12 48

]]></Node>
<StgValue><ssdm name="or_ln16_47"/></StgValue>
</operation>

<operation id="437" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:146 %zext_ln16_48 = zext i12 %or_ln16_47

]]></Node>
<StgValue><ssdm name="zext_ln16_48"/></StgValue>
</operation>

<operation id="438" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:147 %A_addr_48 = getelementptr i32 %A, i64 0, i64 %zext_ln16_48

]]></Node>
<StgValue><ssdm name="A_addr_48"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:148 %or_ln16_48 = or i12 %tmp, i12 49

]]></Node>
<StgValue><ssdm name="or_ln16_48"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:149 %zext_ln16_49 = zext i12 %or_ln16_48

]]></Node>
<StgValue><ssdm name="zext_ln16_49"/></StgValue>
</operation>

<operation id="441" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:150 %A_addr_49 = getelementptr i32 %A, i64 0, i64 %zext_ln16_49

]]></Node>
<StgValue><ssdm name="A_addr_49"/></StgValue>
</operation>

<operation id="442" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:387 %A_load_46 = load i12 %A_addr_46

]]></Node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="443" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:388 %bitcast_ln16_46 = bitcast i32 %A_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln16_46"/></StgValue>
</operation>

<operation id="444" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:389 %buff_A_46_addr = getelementptr i32 %buff_A_46, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_46_addr"/></StgValue>
</operation>

<operation id="445" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:390 %store_ln16 = store i32 %bitcast_ln16_46, i6 %buff_A_46_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="446" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:391 %A_load_47 = load i12 %A_addr_47

]]></Node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:392 %bitcast_ln16_47 = bitcast i32 %A_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln16_47"/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:393 %buff_A_47_addr = getelementptr i32 %buff_A_47, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_47_addr"/></StgValue>
</operation>

<operation id="449" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:394 %store_ln16 = store i32 %bitcast_ln16_47, i6 %buff_A_47_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="450" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:395 %A_load_48 = load i12 %A_addr_48

]]></Node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="451" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:399 %A_load_49 = load i12 %A_addr_49

]]></Node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="452" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:151 %or_ln16_49 = or i12 %tmp, i12 50

]]></Node>
<StgValue><ssdm name="or_ln16_49"/></StgValue>
</operation>

<operation id="453" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:152 %zext_ln16_50 = zext i12 %or_ln16_49

]]></Node>
<StgValue><ssdm name="zext_ln16_50"/></StgValue>
</operation>

<operation id="454" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:153 %A_addr_50 = getelementptr i32 %A, i64 0, i64 %zext_ln16_50

]]></Node>
<StgValue><ssdm name="A_addr_50"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:154 %or_ln16_50 = or i12 %tmp, i12 51

]]></Node>
<StgValue><ssdm name="or_ln16_50"/></StgValue>
</operation>

<operation id="456" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:155 %zext_ln16_51 = zext i12 %or_ln16_50

]]></Node>
<StgValue><ssdm name="zext_ln16_51"/></StgValue>
</operation>

<operation id="457" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:156 %A_addr_51 = getelementptr i32 %A, i64 0, i64 %zext_ln16_51

]]></Node>
<StgValue><ssdm name="A_addr_51"/></StgValue>
</operation>

<operation id="458" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:395 %A_load_48 = load i12 %A_addr_48

]]></Node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="459" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:396 %bitcast_ln16_48 = bitcast i32 %A_load_48

]]></Node>
<StgValue><ssdm name="bitcast_ln16_48"/></StgValue>
</operation>

<operation id="460" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:397 %buff_A_48_addr = getelementptr i32 %buff_A_48, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_48_addr"/></StgValue>
</operation>

<operation id="461" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:398 %store_ln16 = store i32 %bitcast_ln16_48, i6 %buff_A_48_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="462" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:399 %A_load_49 = load i12 %A_addr_49

]]></Node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="463" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:400 %bitcast_ln16_49 = bitcast i32 %A_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln16_49"/></StgValue>
</operation>

<operation id="464" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:401 %buff_A_49_addr = getelementptr i32 %buff_A_49, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_49_addr"/></StgValue>
</operation>

<operation id="465" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:402 %store_ln16 = store i32 %bitcast_ln16_49, i6 %buff_A_49_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="466" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:403 %A_load_50 = load i12 %A_addr_50

]]></Node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="467" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:407 %A_load_51 = load i12 %A_addr_51

]]></Node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="468" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:157 %or_ln16_51 = or i12 %tmp, i12 52

]]></Node>
<StgValue><ssdm name="or_ln16_51"/></StgValue>
</operation>

<operation id="469" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:158 %zext_ln16_52 = zext i12 %or_ln16_51

]]></Node>
<StgValue><ssdm name="zext_ln16_52"/></StgValue>
</operation>

<operation id="470" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:159 %A_addr_52 = getelementptr i32 %A, i64 0, i64 %zext_ln16_52

]]></Node>
<StgValue><ssdm name="A_addr_52"/></StgValue>
</operation>

<operation id="471" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:160 %or_ln16_52 = or i12 %tmp, i12 53

]]></Node>
<StgValue><ssdm name="or_ln16_52"/></StgValue>
</operation>

<operation id="472" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:161 %zext_ln16_53 = zext i12 %or_ln16_52

]]></Node>
<StgValue><ssdm name="zext_ln16_53"/></StgValue>
</operation>

<operation id="473" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:162 %A_addr_53 = getelementptr i32 %A, i64 0, i64 %zext_ln16_53

]]></Node>
<StgValue><ssdm name="A_addr_53"/></StgValue>
</operation>

<operation id="474" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:403 %A_load_50 = load i12 %A_addr_50

]]></Node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="475" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:404 %bitcast_ln16_50 = bitcast i32 %A_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln16_50"/></StgValue>
</operation>

<operation id="476" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:405 %buff_A_50_addr = getelementptr i32 %buff_A_50, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_50_addr"/></StgValue>
</operation>

<operation id="477" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:406 %store_ln16 = store i32 %bitcast_ln16_50, i6 %buff_A_50_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="478" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:407 %A_load_51 = load i12 %A_addr_51

]]></Node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="479" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:408 %bitcast_ln16_51 = bitcast i32 %A_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln16_51"/></StgValue>
</operation>

<operation id="480" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:409 %buff_A_51_addr = getelementptr i32 %buff_A_51, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_51_addr"/></StgValue>
</operation>

<operation id="481" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:410 %store_ln16 = store i32 %bitcast_ln16_51, i6 %buff_A_51_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="482" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:411 %A_load_52 = load i12 %A_addr_52

]]></Node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="483" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:415 %A_load_53 = load i12 %A_addr_53

]]></Node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="484" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:163 %or_ln16_53 = or i12 %tmp, i12 54

]]></Node>
<StgValue><ssdm name="or_ln16_53"/></StgValue>
</operation>

<operation id="485" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:164 %zext_ln16_54 = zext i12 %or_ln16_53

]]></Node>
<StgValue><ssdm name="zext_ln16_54"/></StgValue>
</operation>

<operation id="486" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:165 %A_addr_54 = getelementptr i32 %A, i64 0, i64 %zext_ln16_54

]]></Node>
<StgValue><ssdm name="A_addr_54"/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:166 %or_ln16_54 = or i12 %tmp, i12 55

]]></Node>
<StgValue><ssdm name="or_ln16_54"/></StgValue>
</operation>

<operation id="488" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:167 %zext_ln16_55 = zext i12 %or_ln16_54

]]></Node>
<StgValue><ssdm name="zext_ln16_55"/></StgValue>
</operation>

<operation id="489" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:168 %A_addr_55 = getelementptr i32 %A, i64 0, i64 %zext_ln16_55

]]></Node>
<StgValue><ssdm name="A_addr_55"/></StgValue>
</operation>

<operation id="490" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:411 %A_load_52 = load i12 %A_addr_52

]]></Node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:412 %bitcast_ln16_52 = bitcast i32 %A_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln16_52"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:413 %buff_A_52_addr = getelementptr i32 %buff_A_52, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_52_addr"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:414 %store_ln16 = store i32 %bitcast_ln16_52, i6 %buff_A_52_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:415 %A_load_53 = load i12 %A_addr_53

]]></Node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="495" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:416 %bitcast_ln16_53 = bitcast i32 %A_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln16_53"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:417 %buff_A_53_addr = getelementptr i32 %buff_A_53, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_53_addr"/></StgValue>
</operation>

<operation id="497" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:418 %store_ln16 = store i32 %bitcast_ln16_53, i6 %buff_A_53_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="498" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:419 %A_load_54 = load i12 %A_addr_54

]]></Node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="499" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:423 %A_load_55 = load i12 %A_addr_55

]]></Node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="500" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:169 %or_ln16_55 = or i12 %tmp, i12 56

]]></Node>
<StgValue><ssdm name="or_ln16_55"/></StgValue>
</operation>

<operation id="501" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:170 %zext_ln16_56 = zext i12 %or_ln16_55

]]></Node>
<StgValue><ssdm name="zext_ln16_56"/></StgValue>
</operation>

<operation id="502" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:171 %A_addr_56 = getelementptr i32 %A, i64 0, i64 %zext_ln16_56

]]></Node>
<StgValue><ssdm name="A_addr_56"/></StgValue>
</operation>

<operation id="503" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:172 %or_ln16_56 = or i12 %tmp, i12 57

]]></Node>
<StgValue><ssdm name="or_ln16_56"/></StgValue>
</operation>

<operation id="504" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:173 %zext_ln16_57 = zext i12 %or_ln16_56

]]></Node>
<StgValue><ssdm name="zext_ln16_57"/></StgValue>
</operation>

<operation id="505" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:174 %A_addr_57 = getelementptr i32 %A, i64 0, i64 %zext_ln16_57

]]></Node>
<StgValue><ssdm name="A_addr_57"/></StgValue>
</operation>

<operation id="506" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:419 %A_load_54 = load i12 %A_addr_54

]]></Node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="507" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:420 %bitcast_ln16_54 = bitcast i32 %A_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln16_54"/></StgValue>
</operation>

<operation id="508" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:421 %buff_A_54_addr = getelementptr i32 %buff_A_54, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_54_addr"/></StgValue>
</operation>

<operation id="509" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:422 %store_ln16 = store i32 %bitcast_ln16_54, i6 %buff_A_54_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="510" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:423 %A_load_55 = load i12 %A_addr_55

]]></Node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="511" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:424 %bitcast_ln16_55 = bitcast i32 %A_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln16_55"/></StgValue>
</operation>

<operation id="512" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:425 %buff_A_55_addr = getelementptr i32 %buff_A_55, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_55_addr"/></StgValue>
</operation>

<operation id="513" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:426 %store_ln16 = store i32 %bitcast_ln16_55, i6 %buff_A_55_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="514" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:427 %A_load_56 = load i12 %A_addr_56

]]></Node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="515" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:431 %A_load_57 = load i12 %A_addr_57

]]></Node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="516" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:175 %or_ln16_57 = or i12 %tmp, i12 58

]]></Node>
<StgValue><ssdm name="or_ln16_57"/></StgValue>
</operation>

<operation id="517" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:176 %zext_ln16_58 = zext i12 %or_ln16_57

]]></Node>
<StgValue><ssdm name="zext_ln16_58"/></StgValue>
</operation>

<operation id="518" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:177 %A_addr_58 = getelementptr i32 %A, i64 0, i64 %zext_ln16_58

]]></Node>
<StgValue><ssdm name="A_addr_58"/></StgValue>
</operation>

<operation id="519" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:178 %or_ln16_58 = or i12 %tmp, i12 59

]]></Node>
<StgValue><ssdm name="or_ln16_58"/></StgValue>
</operation>

<operation id="520" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:179 %zext_ln16_59 = zext i12 %or_ln16_58

]]></Node>
<StgValue><ssdm name="zext_ln16_59"/></StgValue>
</operation>

<operation id="521" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:180 %A_addr_59 = getelementptr i32 %A, i64 0, i64 %zext_ln16_59

]]></Node>
<StgValue><ssdm name="A_addr_59"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:427 %A_load_56 = load i12 %A_addr_56

]]></Node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:428 %bitcast_ln16_56 = bitcast i32 %A_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln16_56"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:429 %buff_A_56_addr = getelementptr i32 %buff_A_56, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_56_addr"/></StgValue>
</operation>

<operation id="525" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:430 %store_ln16 = store i32 %bitcast_ln16_56, i6 %buff_A_56_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="526" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:431 %A_load_57 = load i12 %A_addr_57

]]></Node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="527" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:432 %bitcast_ln16_57 = bitcast i32 %A_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln16_57"/></StgValue>
</operation>

<operation id="528" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:433 %buff_A_57_addr = getelementptr i32 %buff_A_57, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_57_addr"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:434 %store_ln16 = store i32 %bitcast_ln16_57, i6 %buff_A_57_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:435 %A_load_58 = load i12 %A_addr_58

]]></Node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:439 %A_load_59 = load i12 %A_addr_59

]]></Node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="532" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:181 %or_ln16_59 = or i12 %tmp, i12 60

]]></Node>
<StgValue><ssdm name="or_ln16_59"/></StgValue>
</operation>

<operation id="533" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:182 %zext_ln16_60 = zext i12 %or_ln16_59

]]></Node>
<StgValue><ssdm name="zext_ln16_60"/></StgValue>
</operation>

<operation id="534" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:183 %A_addr_60 = getelementptr i32 %A, i64 0, i64 %zext_ln16_60

]]></Node>
<StgValue><ssdm name="A_addr_60"/></StgValue>
</operation>

<operation id="535" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:184 %or_ln16_60 = or i12 %tmp, i12 61

]]></Node>
<StgValue><ssdm name="or_ln16_60"/></StgValue>
</operation>

<operation id="536" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:185 %zext_ln16_61 = zext i12 %or_ln16_60

]]></Node>
<StgValue><ssdm name="zext_ln16_61"/></StgValue>
</operation>

<operation id="537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:186 %A_addr_61 = getelementptr i32 %A, i64 0, i64 %zext_ln16_61

]]></Node>
<StgValue><ssdm name="A_addr_61"/></StgValue>
</operation>

<operation id="538" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:435 %A_load_58 = load i12 %A_addr_58

]]></Node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="539" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:436 %bitcast_ln16_58 = bitcast i32 %A_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln16_58"/></StgValue>
</operation>

<operation id="540" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:437 %buff_A_58_addr = getelementptr i32 %buff_A_58, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_58_addr"/></StgValue>
</operation>

<operation id="541" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:438 %store_ln16 = store i32 %bitcast_ln16_58, i6 %buff_A_58_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="542" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:439 %A_load_59 = load i12 %A_addr_59

]]></Node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="543" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:440 %bitcast_ln16_59 = bitcast i32 %A_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln16_59"/></StgValue>
</operation>

<operation id="544" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:441 %buff_A_59_addr = getelementptr i32 %buff_A_59, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_59_addr"/></StgValue>
</operation>

<operation id="545" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:442 %store_ln16 = store i32 %bitcast_ln16_59, i6 %buff_A_59_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="546" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:443 %A_load_60 = load i12 %A_addr_60

]]></Node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="547" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:447 %A_load_61 = load i12 %A_addr_61

]]></Node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="548" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:187 %or_ln16_61 = or i12 %tmp, i12 62

]]></Node>
<StgValue><ssdm name="or_ln16_61"/></StgValue>
</operation>

<operation id="549" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:188 %zext_ln16_62 = zext i12 %or_ln16_61

]]></Node>
<StgValue><ssdm name="zext_ln16_62"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:189 %A_addr_62 = getelementptr i32 %A, i64 0, i64 %zext_ln16_62

]]></Node>
<StgValue><ssdm name="A_addr_62"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
lprd_2.split:190 %or_ln16_62 = or i12 %tmp, i12 63

]]></Node>
<StgValue><ssdm name="or_ln16_62"/></StgValue>
</operation>

<operation id="552" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="12">
<![CDATA[
lprd_2.split:191 %zext_ln16_63 = zext i12 %or_ln16_62

]]></Node>
<StgValue><ssdm name="zext_ln16_63"/></StgValue>
</operation>

<operation id="553" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:192 %A_addr_63 = getelementptr i32 %A, i64 0, i64 %zext_ln16_63

]]></Node>
<StgValue><ssdm name="A_addr_63"/></StgValue>
</operation>

<operation id="554" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:443 %A_load_60 = load i12 %A_addr_60

]]></Node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="555" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:444 %bitcast_ln16_60 = bitcast i32 %A_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln16_60"/></StgValue>
</operation>

<operation id="556" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:445 %buff_A_60_addr = getelementptr i32 %buff_A_60, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_60_addr"/></StgValue>
</operation>

<operation id="557" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:446 %store_ln16 = store i32 %bitcast_ln16_60, i6 %buff_A_60_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="558" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:447 %A_load_61 = load i12 %A_addr_61

]]></Node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="559" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:448 %bitcast_ln16_61 = bitcast i32 %A_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln16_61"/></StgValue>
</operation>

<operation id="560" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:449 %buff_A_61_addr = getelementptr i32 %buff_A_61, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_61_addr"/></StgValue>
</operation>

<operation id="561" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:450 %store_ln16 = store i32 %bitcast_ln16_61, i6 %buff_A_61_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="562" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:451 %A_load_62 = load i12 %A_addr_62

]]></Node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="563" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:455 %A_load_63 = load i12 %A_addr_63

]]></Node>
<StgValue><ssdm name="A_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="564" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
lprd_2.split:193 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="565" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:451 %A_load_62 = load i12 %A_addr_62

]]></Node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="566" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:452 %bitcast_ln16_62 = bitcast i32 %A_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln16_62"/></StgValue>
</operation>

<operation id="567" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:453 %buff_A_62_addr = getelementptr i32 %buff_A_62, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_62_addr"/></StgValue>
</operation>

<operation id="568" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:454 %store_ln16 = store i32 %bitcast_ln16_62, i6 %buff_A_62_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="569" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="12">
<![CDATA[
lprd_2.split:455 %A_load_63 = load i12 %A_addr_63

]]></Node>
<StgValue><ssdm name="A_load_63"/></StgValue>
</operation>

<operation id="570" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:456 %bitcast_ln16_63 = bitcast i32 %A_load_63

]]></Node>
<StgValue><ssdm name="bitcast_ln16_63"/></StgValue>
</operation>

<operation id="571" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:457 %buff_A_63_addr = getelementptr i32 %buff_A_63, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buff_A_63_addr"/></StgValue>
</operation>

<operation id="572" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
lprd_2.split:458 %store_ln16 = store i32 %bitcast_ln16_63, i6 %buff_A_63_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="573" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
lprd_2.split:460 %br_ln11 = br void %lprd_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
