{"Source Block": ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@121:131@HdlIdDef", "\nreg [ 7:0] ctrl_sync_id_init = 8'b0;\nreg        ctrl_sync_id_load = 1'b0;\nreg [ 7:0] spi_sync_id_counter = 8'b0;\n\nwire [ 7:0] spi_sync_id_init_s;\n\nalways @(posedge ctrl_clk) begin\n  if (ctrl_mem_reset == 1'b1) begin\n    ctrl_sync_id_init <= 8'b0;\n    ctrl_sync_id_load <= 1'b0;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@119:129", " * sync_id command loaded into the command buffer.\n */\n\nreg [ 7:0] ctrl_sync_id_init = 8'b0;\nreg        ctrl_sync_id_load = 1'b0;\nreg [ 7:0] spi_sync_id_counter = 8'b0;\n\nwire [ 7:0] spi_sync_id_init_s;\n\nalways @(posedge ctrl_clk) begin\n  if (ctrl_mem_reset == 1'b1) begin\n"]], "Diff Content": {"Delete": [[126, "wire [ 7:0] spi_sync_id_init_s;\n"]], "Add": [[126, "  wire [ 7:0] spi_sync_id_init_s;\n"]]}}