
SUBGHZ_Tx_Mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fcc  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800310c  0800310c  0000410c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031e4  080031e4  000050a4  2**0
                  CONTENTS
  4 .ARM          00000008  080031e4  080031e4  000041e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080031ec  080031ec  000050a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031ec  080031ec  000041ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031f0  080031f0  000041f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  080031f4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000018c  200000a4  08003298  000050a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000230  08003298  00005230  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000050a4  2**0
                  CONTENTS, READONLY
 12 .debug_line   00009661  00000000  00000000  000050ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000a4  00000000  00000000  0000e72f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00007aca  00000000  00000000  0000e7d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001933  00000000  00000000  0001629d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000bd0  00000000  00000000  00017bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000ae4fc  00000000  00000000  000187a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000008b5  00000000  00000000  000c6c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0001c56d  00000000  00000000  000c7551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e3abe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000036c8  00000000  00000000  000e3b04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000a4 	.word	0x200000a4
 800015c:	00000000 	.word	0x00000000
 8000160:	080030f4 	.word	0x080030f4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000a8 	.word	0x200000a8
 800017c:	080030f4 	.word	0x080030f4

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000220:	480d      	ldr	r0, [pc, #52]	@ (8000258 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000222:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000224:	f000 fb02 	bl	800082c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000228:	480c      	ldr	r0, [pc, #48]	@ (800025c <LoopForever+0x6>)
  ldr r1, =_edata
 800022a:	490d      	ldr	r1, [pc, #52]	@ (8000260 <LoopForever+0xa>)
  ldr r2, =_sidata
 800022c:	4a0d      	ldr	r2, [pc, #52]	@ (8000264 <LoopForever+0xe>)
  movs r3, #0
 800022e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000230:	e002      	b.n	8000238 <LoopCopyDataInit>

08000232 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000232:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000234:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000236:	3304      	adds	r3, #4

08000238 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000238:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800023a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800023c:	d3f9      	bcc.n	8000232 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800023e:	4a0a      	ldr	r2, [pc, #40]	@ (8000268 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000240:	4c0a      	ldr	r4, [pc, #40]	@ (800026c <LoopForever+0x16>)
  movs r3, #0
 8000242:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000244:	e001      	b.n	800024a <LoopFillZerobss>

08000246 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000246:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000248:	3204      	adds	r2, #4

0800024a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800024a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800024c:	d3fb      	bcc.n	8000246 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800024e:	f002 f993 	bl	8002578 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000252:	f000 f80f 	bl	8000274 <main>

08000256 <LoopForever>:

LoopForever:
    b LoopForever
 8000256:	e7fe      	b.n	8000256 <LoopForever>
  ldr   r0, =_estack
 8000258:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800025c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000260:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8000264:	080031f4 	.word	0x080031f4
  ldr r2, =_sbss
 8000268:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 800026c:	20000230 	.word	0x20000230

08000270 <ADC_IRQHandler>:
  * @retval : None
  */
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000270:	e7fe      	b.n	8000270 <ADC_IRQHandler>
	...

08000274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000278:	f000 fade 	bl	8000838 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027c:	f000 f936 	bl	80004ec <SystemClock_Config>
  /* Configure LED2 & LED3 */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_SUBGHZ_Init();
 8000280:	f000 f986 	bl	8000590 <MX_SUBGHZ_Init>
  /* USER CODE BEGIN 2 */

  /*## 1 - Wakeup the SUBGHZ Radio ###########################################*/

  /* Retrieve Status from SUBGHZ Radio */
  if (HAL_SUBGHZ_ExecGetCmd(&hsubghz, RADIO_GET_STATUS, &RadioResult, 1) != HAL_OK)
 8000284:	2301      	movs	r3, #1
 8000286:	4a86      	ldr	r2, [pc, #536]	@ (80004a0 <main+0x22c>)
 8000288:	21c0      	movs	r1, #192	@ 0xc0
 800028a:	4886      	ldr	r0, [pc, #536]	@ (80004a4 <main+0x230>)
 800028c:	f001 fe93 	bl	8001fb6 <HAL_SUBGHZ_ExecGetCmd>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d002      	beq.n	800029c <main+0x28>
  {
    Error_Handler();
 8000296:	f000 f98d 	bl	80005b4 <Error_Handler>
 800029a:	e00e      	b.n	80002ba <main+0x46>
  }
  else
  {
    /* Format Mode and Status receive from SUBGHZ Radio */
    RadioMode   = ((RadioResult & RADIO_MODE_BITFIELD) >> 4); 
 800029c:	4b80      	ldr	r3, [pc, #512]	@ (80004a0 <main+0x22c>)
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	111b      	asrs	r3, r3, #4
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	f003 0307 	and.w	r3, r3, #7
 80002a8:	b2da      	uxtb	r2, r3
 80002aa:	4b7f      	ldr	r3, [pc, #508]	@ (80004a8 <main+0x234>)
 80002ac:	701a      	strb	r2, [r3, #0]
    
    /* Check if SUBGHZ Radio is in RADIO_MODE_STANDBY_RC mode */
    if(RadioMode != RADIO_MODE_STANDBY_RC)
 80002ae:	4b7e      	ldr	r3, [pc, #504]	@ (80004a8 <main+0x234>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	2b02      	cmp	r3, #2
 80002b4:	d001      	beq.n	80002ba <main+0x46>
    {
      Error_Handler();
 80002b6:	f000 f97d 	bl	80005b4 <Error_Handler>
    }
  }

  //Step 1
  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_BUFFERBASEADDRESS, RadioBufferAddr, 2) != HAL_OK)
 80002ba:	2302      	movs	r3, #2
 80002bc:	4a7b      	ldr	r2, [pc, #492]	@ (80004ac <main+0x238>)
 80002be:	218f      	movs	r1, #143	@ 0x8f
 80002c0:	4878      	ldr	r0, [pc, #480]	@ (80004a4 <main+0x230>)
 80002c2:	f001 fe19 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d001      	beq.n	80002d0 <main+0x5c>
  {
	  Error_Handler();
 80002cc:	f000 f972 	bl	80005b4 <Error_Handler>
  }

  //Step 2
  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, SUBGHZ_RADIO_WRITE_BUFFER, RadioTxData, 6) != HAL_OK)
 80002d0:	2306      	movs	r3, #6
 80002d2:	4a77      	ldr	r2, [pc, #476]	@ (80004b0 <main+0x23c>)
 80002d4:	210e      	movs	r1, #14
 80002d6:	4873      	ldr	r0, [pc, #460]	@ (80004a4 <main+0x230>)
 80002d8:	f001 fe0e 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <main+0x72>
  {
	  Error_Handler();
 80002e2:	f000 f967 	bl	80005b4 <Error_Handler>
  }

  //Step 3
  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_PACKETTYPE, RadioPacketType, 1) != HAL_OK)
 80002e6:	2301      	movs	r3, #1
 80002e8:	4a72      	ldr	r2, [pc, #456]	@ (80004b4 <main+0x240>)
 80002ea:	218a      	movs	r1, #138	@ 0x8a
 80002ec:	486d      	ldr	r0, [pc, #436]	@ (80004a4 <main+0x230>)
 80002ee:	f001 fe03 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d001      	beq.n	80002fc <main+0x88>
  {
	  Error_Handler();
 80002f8:	f000 f95c 	bl	80005b4 <Error_Handler>
  }
  //Step 3.5 - Verify packet type
  if (HAL_SUBGHZ_ExecGetCmd(&hsubghz, RADIO_GET_PACKETTYPE, RadioGetData, 2) != HAL_OK)
 80002fc:	2302      	movs	r3, #2
 80002fe:	4a6e      	ldr	r2, [pc, #440]	@ (80004b8 <main+0x244>)
 8000300:	2111      	movs	r1, #17
 8000302:	4868      	ldr	r0, [pc, #416]	@ (80004a4 <main+0x230>)
 8000304:	f001 fe57 	bl	8001fb6 <HAL_SUBGHZ_ExecGetCmd>
 8000308:	4603      	mov	r3, r0
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <main+0x9e>
  {
	  Error_Handler();
 800030e:	f000 f951 	bl	80005b4 <Error_Handler>
  }

  //Step 4
  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_PACKETPARAMS, RadioPacketParams, 9) != HAL_OK)
 8000312:	2309      	movs	r3, #9
 8000314:	4a69      	ldr	r2, [pc, #420]	@ (80004bc <main+0x248>)
 8000316:	218c      	movs	r1, #140	@ 0x8c
 8000318:	4862      	ldr	r0, [pc, #392]	@ (80004a4 <main+0x230>)
 800031a:	f001 fded 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d001      	beq.n	8000328 <main+0xb4>
  {
	  Error_Handler();
 8000324:	f000 f946 	bl	80005b4 <Error_Handler>
  }

  //Step 5
  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, SUBGHZ_RADIO_WRITE_REGISTER, RadioSyncr, 3) != HAL_OK)
 8000328:	2303      	movs	r3, #3
 800032a:	4a65      	ldr	r2, [pc, #404]	@ (80004c0 <main+0x24c>)
 800032c:	210d      	movs	r1, #13
 800032e:	485d      	ldr	r0, [pc, #372]	@ (80004a4 <main+0x230>)
 8000330:	f001 fde2 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <main+0xca>
  {
	  Error_Handler();
 800033a:	f000 f93b 	bl	80005b4 <Error_Handler>
  }
  //Step 6
  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_RFFREQUENCY, RadioFrequency, 4) != HAL_OK)
 800033e:	2304      	movs	r3, #4
 8000340:	4a60      	ldr	r2, [pc, #384]	@ (80004c4 <main+0x250>)
 8000342:	2186      	movs	r1, #134	@ 0x86
 8000344:	4857      	ldr	r0, [pc, #348]	@ (80004a4 <main+0x230>)
 8000346:	f001 fdd7 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <main+0xe0>
  {
	  Error_Handler();
 8000350:	f000 f930 	bl	80005b4 <Error_Handler>
  }
  //Step 7
  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_PACONFIG, RadioPA, 4) != HAL_OK)
 8000354:	2304      	movs	r3, #4
 8000356:	4a5c      	ldr	r2, [pc, #368]	@ (80004c8 <main+0x254>)
 8000358:	2195      	movs	r1, #149	@ 0x95
 800035a:	4852      	ldr	r0, [pc, #328]	@ (80004a4 <main+0x230>)
 800035c:	f001 fdcc 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <main+0xf6>
  {
	  Error_Handler();
 8000366:	f000 f925 	bl	80005b4 <Error_Handler>
  }
  //Step 8
  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_TXPARAMS, RadioTxPA, 2) != HAL_OK)
 800036a:	2302      	movs	r3, #2
 800036c:	4a57      	ldr	r2, [pc, #348]	@ (80004cc <main+0x258>)
 800036e:	218e      	movs	r1, #142	@ 0x8e
 8000370:	484c      	ldr	r0, [pc, #304]	@ (80004a4 <main+0x230>)
 8000372:	f001 fdc1 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 8000376:	4603      	mov	r3, r0
 8000378:	2b00      	cmp	r3, #0
 800037a:	d001      	beq.n	8000380 <main+0x10c>
  {
	  Error_Handler();
 800037c:	f000 f91a 	bl	80005b4 <Error_Handler>
  }
  //Step 9
  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_MODULATIONPARAMS, LoRaMod, 4) != HAL_OK)
 8000380:	2304      	movs	r3, #4
 8000382:	4a53      	ldr	r2, [pc, #332]	@ (80004d0 <main+0x25c>)
 8000384:	218b      	movs	r1, #139	@ 0x8b
 8000386:	4847      	ldr	r0, [pc, #284]	@ (80004a4 <main+0x230>)
 8000388:	f001 fdb6 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <main+0x122>
  {
	  Error_Handler();
 8000392:	f000 f90f 	bl	80005b4 <Error_Handler>
  }
  //Step 10
  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_CFG_DIOIRQ, RadioConfigIRQ, 8) != HAL_OK)
 8000396:	2308      	movs	r3, #8
 8000398:	4a4e      	ldr	r2, [pc, #312]	@ (80004d4 <main+0x260>)
 800039a:	2108      	movs	r1, #8
 800039c:	4841      	ldr	r0, [pc, #260]	@ (80004a4 <main+0x230>)
 800039e:	f001 fdab 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 80003a2:	4603      	mov	r3, r0
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d001      	beq.n	80003ac <main+0x138>
  {
	  Error_Handler();
 80003a8:	f000 f904 	bl	80005b4 <Error_Handler>
  }
  //Step 11
  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_TX, RadioCmd, 3) != HAL_OK)
 80003ac:	2303      	movs	r3, #3
 80003ae:	4a4a      	ldr	r2, [pc, #296]	@ (80004d8 <main+0x264>)
 80003b0:	2183      	movs	r1, #131	@ 0x83
 80003b2:	483c      	ldr	r0, [pc, #240]	@ (80004a4 <main+0x230>)
 80003b4:	f001 fda0 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <main+0x14e>
  {
	  // After the transmission is finished, the sub-GHZ radio enters automatically the Standby mode
	  Error_Handler();
 80003be:	f000 f8f9 	bl	80005b4 <Error_Handler>
  }

  //Step 11.5 - Check Status
  RadioResult = 0x00;
 80003c2:	4b37      	ldr	r3, [pc, #220]	@ (80004a0 <main+0x22c>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	701a      	strb	r2, [r3, #0]
  if (HAL_SUBGHZ_ExecGetCmd(&hsubghz, RADIO_GET_STATUS, &RadioResult, 1) != HAL_OK)
 80003c8:	2301      	movs	r3, #1
 80003ca:	4a35      	ldr	r2, [pc, #212]	@ (80004a0 <main+0x22c>)
 80003cc:	21c0      	movs	r1, #192	@ 0xc0
 80003ce:	4835      	ldr	r0, [pc, #212]	@ (80004a4 <main+0x230>)
 80003d0:	f001 fdf1 	bl	8001fb6 <HAL_SUBGHZ_ExecGetCmd>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <main+0x16a>
  {
    Error_Handler();
 80003da:	f000 f8eb 	bl	80005b4 <Error_Handler>
  }
  RadioMode   = ((RadioResult & RADIO_MODE_BITFIELD) >> 4);
 80003de:	4b30      	ldr	r3, [pc, #192]	@ (80004a0 <main+0x22c>)
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	111b      	asrs	r3, r3, #4
 80003e4:	b2db      	uxtb	r3, r3
 80003e6:	f003 0307 	and.w	r3, r3, #7
 80003ea:	b2da      	uxtb	r2, r3
 80003ec:	4b2e      	ldr	r3, [pc, #184]	@ (80004a8 <main+0x234>)
 80003ee:	701a      	strb	r2, [r3, #0]
  RadioStatus = ((RadioResult & RADIO_STATUS_BITFIELD) >> 1);
 80003f0:	4b2b      	ldr	r3, [pc, #172]	@ (80004a0 <main+0x22c>)
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	105b      	asrs	r3, r3, #1
 80003f6:	b2db      	uxtb	r3, r3
 80003f8:	f003 0307 	and.w	r3, r3, #7
 80003fc:	b2da      	uxtb	r2, r3
 80003fe:	4b37      	ldr	r3, [pc, #220]	@ (80004dc <main+0x268>)
 8000400:	701a      	strb	r2, [r3, #0]

  if (RadioMode == RADIO_MODE_TX)
 8000402:	4b29      	ldr	r3, [pc, #164]	@ (80004a8 <main+0x234>)
 8000404:	781b      	ldrb	r3, [r3, #0]
 8000406:	2b06      	cmp	r3, #6
 8000408:	d124      	bne.n	8000454 <main+0x1e0>
    {
      /* Wait end of transfer. SUBGHZ Radio go in Standby Mode */
      do
      {
        RadioResult = 0x00;
 800040a:	4b25      	ldr	r3, [pc, #148]	@ (80004a0 <main+0x22c>)
 800040c:	2200      	movs	r2, #0
 800040e:	701a      	strb	r2, [r3, #0]
        if (HAL_SUBGHZ_ExecGetCmd(&hsubghz, RADIO_GET_STATUS, &RadioResult, 1) != HAL_OK)
 8000410:	2301      	movs	r3, #1
 8000412:	4a23      	ldr	r2, [pc, #140]	@ (80004a0 <main+0x22c>)
 8000414:	21c0      	movs	r1, #192	@ 0xc0
 8000416:	4823      	ldr	r0, [pc, #140]	@ (80004a4 <main+0x230>)
 8000418:	f001 fdcd 	bl	8001fb6 <HAL_SUBGHZ_ExecGetCmd>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <main+0x1b2>
        {
          Error_Handler();
 8000422:	f000 f8c7 	bl	80005b4 <Error_Handler>
        }

        RadioMode   = ((RadioResult & RADIO_MODE_BITFIELD) >> 4);
 8000426:	4b1e      	ldr	r3, [pc, #120]	@ (80004a0 <main+0x22c>)
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	111b      	asrs	r3, r3, #4
 800042c:	b2db      	uxtb	r3, r3
 800042e:	f003 0307 	and.w	r3, r3, #7
 8000432:	b2da      	uxtb	r2, r3
 8000434:	4b1c      	ldr	r3, [pc, #112]	@ (80004a8 <main+0x234>)
 8000436:	701a      	strb	r2, [r3, #0]
        RadioStatus = ((RadioResult & RADIO_STATUS_BITFIELD) >> 1);
 8000438:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <main+0x22c>)
 800043a:	781b      	ldrb	r3, [r3, #0]
 800043c:	105b      	asrs	r3, r3, #1
 800043e:	b2db      	uxtb	r3, r3
 8000440:	f003 0307 	and.w	r3, r3, #7
 8000444:	b2da      	uxtb	r2, r3
 8000446:	4b25      	ldr	r3, [pc, #148]	@ (80004dc <main+0x268>)
 8000448:	701a      	strb	r2, [r3, #0]
      }
      while (RadioMode != RADIO_MODE_STANDBY_RC);
 800044a:	4b17      	ldr	r3, [pc, #92]	@ (80004a8 <main+0x234>)
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	2b02      	cmp	r3, #2
 8000450:	d1db      	bne.n	800040a <main+0x196>
 8000452:	e001      	b.n	8000458 <main+0x1e4>
    }
    else
    {
      Error_Handler();
 8000454:	f000 f8ae 	bl	80005b4 <Error_Handler>
    }

  //Step 12
  IRQStatus = 0x00;
 8000458:	4b21      	ldr	r3, [pc, #132]	@ (80004e0 <main+0x26c>)
 800045a:	2200      	movs	r2, #0
 800045c:	701a      	strb	r2, [r3, #0]
  if (HAL_SUBGHZ_ExecGetCmd(&hsubghz, RADIO_GET_IRQSTATUS, RadioGetIRQ, 3) != HAL_OK)
 800045e:	2303      	movs	r3, #3
 8000460:	4a20      	ldr	r2, [pc, #128]	@ (80004e4 <main+0x270>)
 8000462:	2112      	movs	r1, #18
 8000464:	480f      	ldr	r0, [pc, #60]	@ (80004a4 <main+0x230>)
 8000466:	f001 fda6 	bl	8001fb6 <HAL_SUBGHZ_ExecGetCmd>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <main+0x200>
  {
	  Error_Handler();
 8000470:	f000 f8a0 	bl	80005b4 <Error_Handler>
  }
  IRQStatus = RadioGetIRQ[1];
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <main+0x270>)
 8000476:	785a      	ldrb	r2, [r3, #1]
 8000478:	4b19      	ldr	r3, [pc, #100]	@ (80004e0 <main+0x26c>)
 800047a:	701a      	strb	r2, [r3, #0]

  if (IRQStatus)
 800047c:	4b18      	ldr	r3, [pc, #96]	@ (80004e0 <main+0x26c>)
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d00b      	beq.n	800049c <main+0x228>
  {
	  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_CLR_IRQSTATUS, RadioClrIRQ, 2) != HAL_OK)
 8000484:	2302      	movs	r3, #2
 8000486:	4a18      	ldr	r2, [pc, #96]	@ (80004e8 <main+0x274>)
 8000488:	2102      	movs	r1, #2
 800048a:	4806      	ldr	r0, [pc, #24]	@ (80004a4 <main+0x230>)
 800048c:	f001 fd34 	bl	8001ef8 <HAL_SUBGHZ_ExecSetCmd>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d002      	beq.n	800049c <main+0x228>
	  {
		  Error_Handler();
 8000496:	f000 f88d 	bl	80005b4 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800049a:	bf00      	nop
 800049c:	bf00      	nop
 800049e:	e7fd      	b.n	800049c <main+0x228>
 80004a0:	200000d7 	.word	0x200000d7
 80004a4:	200000c0 	.word	0x200000c0
 80004a8:	200000d8 	.word	0x200000d8
 80004ac:	20000000 	.word	0x20000000
 80004b0:	20000004 	.word	0x20000004
 80004b4:	2000000c 	.word	0x2000000c
 80004b8:	200000d0 	.word	0x200000d0
 80004bc:	20000010 	.word	0x20000010
 80004c0:	2000001c 	.word	0x2000001c
 80004c4:	20000020 	.word	0x20000020
 80004c8:	20000024 	.word	0x20000024
 80004cc:	20000028 	.word	0x20000028
 80004d0:	2000002c 	.word	0x2000002c
 80004d4:	20000030 	.word	0x20000030
 80004d8:	200000d4 	.word	0x200000d4
 80004dc:	200000d9 	.word	0x200000d9
 80004e0:	200000da 	.word	0x200000da
 80004e4:	200000cc 	.word	0x200000cc
 80004e8:	20000038 	.word	0x20000038

080004ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b09a      	sub	sp, #104	@ 0x68
 80004f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	f107 0320 	add.w	r3, r7, #32
 80004f6:	2248      	movs	r2, #72	@ 0x48
 80004f8:	2100      	movs	r1, #0
 80004fa:	4618      	mov	r0, r3
 80004fc:	f001 ffe7 	bl	80024ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000500:	1d3b      	adds	r3, r7, #4
 8000502:	2200      	movs	r2, #0
 8000504:	601a      	str	r2, [r3, #0]
 8000506:	605a      	str	r2, [r3, #4]
 8000508:	609a      	str	r2, [r3, #8]
 800050a:	60da      	str	r2, [r3, #12]
 800050c:	611a      	str	r2, [r3, #16]
 800050e:	615a      	str	r2, [r3, #20]
 8000510:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000512:	4b1e      	ldr	r3, [pc, #120]	@ (800058c <SystemClock_Config+0xa0>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800051a:	4a1c      	ldr	r2, [pc, #112]	@ (800058c <SystemClock_Config+0xa0>)
 800051c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000520:	6013      	str	r3, [r2, #0]
 8000522:	4b1a      	ldr	r3, [pc, #104]	@ (800058c <SystemClock_Config+0xa0>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800052e:	2320      	movs	r3, #32
 8000530:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000532:	2301      	movs	r3, #1
 8000534:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000536:	2300      	movs	r3, #0
 8000538:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800053a:	2360      	movs	r3, #96	@ 0x60
 800053c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800053e:	2300      	movs	r3, #0
 8000540:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000542:	f107 0320 	add.w	r3, r7, #32
 8000546:	4618      	mov	r0, r3
 8000548:	f000 fdae 	bl	80010a8 <HAL_RCC_OscConfig>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d001      	beq.n	8000556 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000552:	f000 f82f 	bl	80005b4 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000556:	234f      	movs	r3, #79	@ 0x4f
 8000558:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800055a:	2300      	movs	r3, #0
 800055c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055e:	2300      	movs	r3, #0
 8000560:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000562:	2300      	movs	r3, #0
 8000564:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000566:	2300      	movs	r3, #0
 8000568:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800056a:	2300      	movs	r3, #0
 800056c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800056e:	1d3b      	adds	r3, r7, #4
 8000570:	2100      	movs	r1, #0
 8000572:	4618      	mov	r0, r3
 8000574:	f001 f91a 	bl	80017ac <HAL_RCC_ClockConfig>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800057e:	f000 f819 	bl	80005b4 <Error_Handler>
  }
}
 8000582:	bf00      	nop
 8000584:	3768      	adds	r7, #104	@ 0x68
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	58000400 	.word	0x58000400

08000590 <MX_SUBGHZ_Init>:
  * @brief SUBGHZ Initialization Function
  * @param None
  * @retval None
  */
static void MX_SUBGHZ_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_8;
 8000594:	4b06      	ldr	r3, [pc, #24]	@ (80005b0 <MX_SUBGHZ_Init+0x20>)
 8000596:	2210      	movs	r2, #16
 8000598:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 800059a:	4805      	ldr	r0, [pc, #20]	@ (80005b0 <MX_SUBGHZ_Init+0x20>)
 800059c:	f001 fc48 	bl	8001e30 <HAL_SUBGHZ_Init>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 80005a6:	f000 f805 	bl	80005b4 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	200000c0 	.word	0x200000c0

080005b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
  {
    printf("Error");
 80005b8:	4804      	ldr	r0, [pc, #16]	@ (80005cc <Error_Handler+0x18>)
 80005ba:	f001 ff33 	bl	8002424 <iprintf>
    HAL_Delay(500);
 80005be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005c2:	f000 f9af 	bl	8000924 <HAL_Delay>
    printf("Error");
 80005c6:	bf00      	nop
 80005c8:	e7f6      	b.n	80005b8 <Error_Handler+0x4>
 80005ca:	bf00      	nop
 80005cc:	0800310c 	.word	0x0800310c

080005d0 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80005d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80005de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005e2:	6013      	str	r3, [r2, #0]
}
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bc80      	pop	{r7}
 80005ea:	4770      	bx	lr

080005ec <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80005f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80005fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80005fe:	6013      	str	r3, [r2, #0]
}
 8000600:	bf00      	nop
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr

08000608 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800060c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000616:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800061a:	d101      	bne.n	8000620 <LL_RCC_HSE_IsReady+0x18>
 800061c:	2301      	movs	r3, #1
 800061e:	e000      	b.n	8000622 <LL_RCC_HSE_IsReady+0x1a>
 8000620:	2300      	movs	r3, #0
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	bc80      	pop	{r7}
 8000628:	4770      	bx	lr

0800062a <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 800062a:	b480      	push	{r7}
 800062c:	b085      	sub	sp, #20
 800062e:	af00      	add	r7, sp, #0
 8000630:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000632:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000636:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000638:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4313      	orrs	r3, r2
 8000640:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000642:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000646:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	4013      	ands	r3, r2
 800064c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800064e:	68fb      	ldr	r3, [r7, #12]
}
 8000650:	bf00      	nop
 8000652:	3714      	adds	r7, #20
 8000654:	46bd      	mov	sp, r7
 8000656:	bc80      	pop	{r7}
 8000658:	4770      	bx	lr

0800065a <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800065a:	b480      	push	{r7}
 800065c:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800065e:	bf00      	nop
 8000660:	46bd      	mov	sp, r7
 8000662:	bc80      	pop	{r7}
 8000664:	4770      	bx	lr

08000666 <HAL_SUBGHZ_MspInit>:
* This function configures the hardware resources used in this example
* @param hsubghz: SUBGHZ handle pointer
* @retval None
*/
void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* hsubghz)
{
 8000666:	b580      	push	{r7, lr}
 8000668:	b082      	sub	sp, #8
 800066a:	af00      	add	r7, sp, #0
 800066c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 800066e:	2001      	movs	r0, #1
 8000670:	f7ff ffdb 	bl	800062a <LL_APB3_GRP1_EnableClock>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */
  LL_RCC_HSE_EnableTcxo();
 8000674:	f7ff ffac 	bl	80005d0 <LL_RCC_HSE_EnableTcxo>

  LL_RCC_HSE_Enable();
 8000678:	f7ff ffb8 	bl	80005ec <LL_RCC_HSE_Enable>

  while (LL_RCC_HSE_IsReady() == 0)
 800067c:	bf00      	nop
 800067e:	f7ff ffc3 	bl	8000608 <LL_RCC_HSE_IsReady>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d0fa      	beq.n	800067e <HAL_SUBGHZ_MspInit+0x18>
  {}
  /* USER CODE END SUBGHZ_MspInit 1 */

}
 8000688:	bf00      	nop
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}

08000692 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000692:	b480      	push	{r7}
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000696:	bf00      	nop
 8000698:	46bd      	mov	sp, r7
 800069a:	bc80      	pop	{r7}
 800069c:	4770      	bx	lr

0800069e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800069e:	b480      	push	{r7}
 80006a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006a2:	bf00      	nop
 80006a4:	e7fd      	b.n	80006a2 <HardFault_Handler+0x4>

080006a6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006a6:	b480      	push	{r7}
 80006a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006aa:	bf00      	nop
 80006ac:	e7fd      	b.n	80006aa <MemManage_Handler+0x4>

080006ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006b2:	bf00      	nop
 80006b4:	e7fd      	b.n	80006b2 <BusFault_Handler+0x4>

080006b6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006b6:	b480      	push	{r7}
 80006b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006ba:	bf00      	nop
 80006bc:	e7fd      	b.n	80006ba <UsageFault_Handler+0x4>

080006be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006be:	b480      	push	{r7}
 80006c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006c2:	bf00      	nop
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bc80      	pop	{r7}
 80006c8:	4770      	bx	lr

080006ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006ca:	b480      	push	{r7}
 80006cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006ce:	bf00      	nop
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bc80      	pop	{r7}
 80006d4:	4770      	bx	lr

080006d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006d6:	b480      	push	{r7}
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006da:	bf00      	nop
 80006dc:	46bd      	mov	sp, r7
 80006de:	bc80      	pop	{r7}
 80006e0:	4770      	bx	lr

080006e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006e2:	b580      	push	{r7, lr}
 80006e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006e6:	f000 f901 	bl	80008ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006ea:	bf00      	nop
 80006ec:	bd80      	pop	{r7, pc}

080006ee <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80006ee:	b580      	push	{r7, lr}
 80006f0:	b086      	sub	sp, #24
 80006f2:	af00      	add	r7, sp, #0
 80006f4:	60f8      	str	r0, [r7, #12]
 80006f6:	60b9      	str	r1, [r7, #8]
 80006f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006fa:	2300      	movs	r3, #0
 80006fc:	617b      	str	r3, [r7, #20]
 80006fe:	e00a      	b.n	8000716 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000700:	f3af 8000 	nop.w
 8000704:	4601      	mov	r1, r0
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	1c5a      	adds	r2, r3, #1
 800070a:	60ba      	str	r2, [r7, #8]
 800070c:	b2ca      	uxtb	r2, r1
 800070e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	3301      	adds	r3, #1
 8000714:	617b      	str	r3, [r7, #20]
 8000716:	697a      	ldr	r2, [r7, #20]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	429a      	cmp	r2, r3
 800071c:	dbf0      	blt.n	8000700 <_read+0x12>
	}

return len;
 800071e:	687b      	ldr	r3, [r7, #4]
}
 8000720:	4618      	mov	r0, r3
 8000722:	3718      	adds	r7, #24
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}

08000728 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b086      	sub	sp, #24
 800072c:	af00      	add	r7, sp, #0
 800072e:	60f8      	str	r0, [r7, #12]
 8000730:	60b9      	str	r1, [r7, #8]
 8000732:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000734:	2300      	movs	r3, #0
 8000736:	617b      	str	r3, [r7, #20]
 8000738:	e009      	b.n	800074e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	1c5a      	adds	r2, r3, #1
 800073e:	60ba      	str	r2, [r7, #8]
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	4618      	mov	r0, r3
 8000744:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000748:	697b      	ldr	r3, [r7, #20]
 800074a:	3301      	adds	r3, #1
 800074c:	617b      	str	r3, [r7, #20]
 800074e:	697a      	ldr	r2, [r7, #20]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	429a      	cmp	r2, r3
 8000754:	dbf1      	blt.n	800073a <_write+0x12>
	}
	return len;
 8000756:	687b      	ldr	r3, [r7, #4]
}
 8000758:	4618      	mov	r0, r3
 800075a:	3718      	adds	r7, #24
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}

08000760 <_close>:

int _close(int file)
{
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
	return -1;
 8000768:	f04f 33ff 	mov.w	r3, #4294967295
}
 800076c:	4618      	mov	r0, r3
 800076e:	370c      	adds	r7, #12
 8000770:	46bd      	mov	sp, r7
 8000772:	bc80      	pop	{r7}
 8000774:	4770      	bx	lr

08000776 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000776:	b480      	push	{r7}
 8000778:	b083      	sub	sp, #12
 800077a:	af00      	add	r7, sp, #0
 800077c:	6078      	str	r0, [r7, #4]
 800077e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000786:	605a      	str	r2, [r3, #4]
	return 0;
 8000788:	2300      	movs	r3, #0
}
 800078a:	4618      	mov	r0, r3
 800078c:	370c      	adds	r7, #12
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr

08000794 <_isatty>:

int _isatty(int file)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
	return 1;
 800079c:	2301      	movs	r3, #1
}
 800079e:	4618      	mov	r0, r3
 80007a0:	370c      	adds	r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bc80      	pop	{r7}
 80007a6:	4770      	bx	lr

080007a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b085      	sub	sp, #20
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	60f8      	str	r0, [r7, #12]
 80007b0:	60b9      	str	r1, [r7, #8]
 80007b2:	607a      	str	r2, [r7, #4]
	return 0;
 80007b4:	2300      	movs	r3, #0
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3714      	adds	r7, #20
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bc80      	pop	{r7}
 80007be:	4770      	bx	lr

080007c0 <_sbrk>:
  *
  * @param incr Memory size
  * @return Pointer to allocated memory
  */
void *_sbrk(ptrdiff_t incr)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007c8:	4a14      	ldr	r2, [pc, #80]	@ (800081c <_sbrk+0x5c>)
 80007ca:	4b15      	ldr	r3, [pc, #84]	@ (8000820 <_sbrk+0x60>)
 80007cc:	1ad3      	subs	r3, r2, r3
 80007ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007d4:	4b13      	ldr	r3, [pc, #76]	@ (8000824 <_sbrk+0x64>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d102      	bne.n	80007e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007dc:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <_sbrk+0x64>)
 80007de:	4a12      	ldr	r2, [pc, #72]	@ (8000828 <_sbrk+0x68>)
 80007e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007e2:	4b10      	ldr	r3, [pc, #64]	@ (8000824 <_sbrk+0x64>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4413      	add	r3, r2
 80007ea:	693a      	ldr	r2, [r7, #16]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d207      	bcs.n	8000800 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007f0:	f001 febc 	bl	800256c <__errno>
 80007f4:	4603      	mov	r3, r0
 80007f6:	220c      	movs	r2, #12
 80007f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007fa:	f04f 33ff 	mov.w	r3, #4294967295
 80007fe:	e009      	b.n	8000814 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000800:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <_sbrk+0x64>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000806:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <_sbrk+0x64>)
 8000808:	681a      	ldr	r2, [r3, #0]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4413      	add	r3, r2
 800080e:	4a05      	ldr	r2, [pc, #20]	@ (8000824 <_sbrk+0x64>)
 8000810:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000812:	68fb      	ldr	r3, [r7, #12]
}
 8000814:	4618      	mov	r0, r3
 8000816:	3718      	adds	r7, #24
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20008000 	.word	0x20008000
 8000820:	00000400 	.word	0x00000400
 8000824:	200000dc 	.word	0x200000dc
 8000828:	20000230 	.word	0x20000230

0800082c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr

08000838 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800083e:	2300      	movs	r3, #0
 8000840:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000842:	2003      	movs	r0, #3
 8000844:	f000 f942 	bl	8000acc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000848:	f001 f992 	bl	8001b70 <HAL_RCC_GetHCLKFreq>
 800084c:	4603      	mov	r3, r0
 800084e:	4a09      	ldr	r2, [pc, #36]	@ (8000874 <HAL_Init+0x3c>)
 8000850:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000852:	200f      	movs	r0, #15
 8000854:	f000 f810 	bl	8000878 <HAL_InitTick>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d002      	beq.n	8000864 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800085e:	2301      	movs	r3, #1
 8000860:	71fb      	strb	r3, [r7, #7]
 8000862:	e001      	b.n	8000868 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000864:	f7ff fef9 	bl	800065a <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000868:	79fb      	ldrb	r3, [r7, #7]
}
 800086a:	4618      	mov	r0, r3
 800086c:	3708      	adds	r7, #8
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	2000003c 	.word	0x2000003c

08000878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b084      	sub	sp, #16
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000880:	2300      	movs	r3, #0
 8000882:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000884:	4b17      	ldr	r3, [pc, #92]	@ (80008e4 <HAL_InitTick+0x6c>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d024      	beq.n	80008d6 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800088c:	f001 f970 	bl	8001b70 <HAL_RCC_GetHCLKFreq>
 8000890:	4602      	mov	r2, r0
 8000892:	4b14      	ldr	r3, [pc, #80]	@ (80008e4 <HAL_InitTick+0x6c>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	4619      	mov	r1, r3
 8000898:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800089c:	fbb3 f3f1 	udiv	r3, r3, r1
 80008a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80008a4:	4618      	mov	r0, r3
 80008a6:	f000 f936 	bl	8000b16 <HAL_SYSTICK_Config>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d10f      	bne.n	80008d0 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2b0f      	cmp	r3, #15
 80008b4:	d809      	bhi.n	80008ca <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008b6:	2200      	movs	r2, #0
 80008b8:	6879      	ldr	r1, [r7, #4]
 80008ba:	f04f 30ff 	mov.w	r0, #4294967295
 80008be:	f000 f910 	bl	8000ae2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008c2:	4a09      	ldr	r2, [pc, #36]	@ (80008e8 <HAL_InitTick+0x70>)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	6013      	str	r3, [r2, #0]
 80008c8:	e007      	b.n	80008da <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80008ca:	2301      	movs	r3, #1
 80008cc:	73fb      	strb	r3, [r7, #15]
 80008ce:	e004      	b.n	80008da <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80008d0:	2301      	movs	r3, #1
 80008d2:	73fb      	strb	r3, [r7, #15]
 80008d4:	e001      	b.n	80008da <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80008d6:	2301      	movs	r3, #1
 80008d8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80008da:	7bfb      	ldrb	r3, [r7, #15]
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3710      	adds	r7, #16
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	20000044 	.word	0x20000044
 80008e8:	20000040 	.word	0x20000040

080008ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008f0:	4b05      	ldr	r3, [pc, #20]	@ (8000908 <HAL_IncTick+0x1c>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	461a      	mov	r2, r3
 80008f6:	4b05      	ldr	r3, [pc, #20]	@ (800090c <HAL_IncTick+0x20>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4413      	add	r3, r2
 80008fc:	4a03      	ldr	r2, [pc, #12]	@ (800090c <HAL_IncTick+0x20>)
 80008fe:	6013      	str	r3, [r2, #0]
}
 8000900:	bf00      	nop
 8000902:	46bd      	mov	sp, r7
 8000904:	bc80      	pop	{r7}
 8000906:	4770      	bx	lr
 8000908:	20000044 	.word	0x20000044
 800090c:	200000e0 	.word	0x200000e0

08000910 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  return uwTick;
 8000914:	4b02      	ldr	r3, [pc, #8]	@ (8000920 <HAL_GetTick+0x10>)
 8000916:	681b      	ldr	r3, [r3, #0]
}
 8000918:	4618      	mov	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr
 8000920:	200000e0 	.word	0x200000e0

08000924 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800092c:	f7ff fff0 	bl	8000910 <HAL_GetTick>
 8000930:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800093c:	d005      	beq.n	800094a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800093e:	4b0a      	ldr	r3, [pc, #40]	@ (8000968 <HAL_Delay+0x44>)
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	461a      	mov	r2, r3
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	4413      	add	r3, r2
 8000948:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800094a:	bf00      	nop
 800094c:	f7ff ffe0 	bl	8000910 <HAL_GetTick>
 8000950:	4602      	mov	r2, r0
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	68fa      	ldr	r2, [r7, #12]
 8000958:	429a      	cmp	r2, r3
 800095a:	d8f7      	bhi.n	800094c <HAL_Delay+0x28>
  {
  }
}
 800095c:	bf00      	nop
 800095e:	bf00      	nop
 8000960:	3710      	adds	r7, #16
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000044 	.word	0x20000044

0800096c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800096c:	b480      	push	{r7}
 800096e:	b085      	sub	sp, #20
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	f003 0307 	and.w	r3, r3, #7
 800097a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800097c:	4b0c      	ldr	r3, [pc, #48]	@ (80009b0 <__NVIC_SetPriorityGrouping+0x44>)
 800097e:	68db      	ldr	r3, [r3, #12]
 8000980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000982:	68ba      	ldr	r2, [r7, #8]
 8000984:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000988:	4013      	ands	r3, r2
 800098a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000994:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000998:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800099c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800099e:	4a04      	ldr	r2, [pc, #16]	@ (80009b0 <__NVIC_SetPriorityGrouping+0x44>)
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	60d3      	str	r3, [r2, #12]
}
 80009a4:	bf00      	nop
 80009a6:	3714      	adds	r7, #20
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bc80      	pop	{r7}
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	e000ed00 	.word	0xe000ed00

080009b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009b8:	4b04      	ldr	r3, [pc, #16]	@ (80009cc <__NVIC_GetPriorityGrouping+0x18>)
 80009ba:	68db      	ldr	r3, [r3, #12]
 80009bc:	0a1b      	lsrs	r3, r3, #8
 80009be:	f003 0307 	and.w	r3, r3, #7
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bc80      	pop	{r7}
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	e000ed00 	.word	0xe000ed00

080009d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	6039      	str	r1, [r7, #0]
 80009da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	db0a      	blt.n	80009fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	490c      	ldr	r1, [pc, #48]	@ (8000a1c <__NVIC_SetPriority+0x4c>)
 80009ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ee:	0112      	lsls	r2, r2, #4
 80009f0:	b2d2      	uxtb	r2, r2
 80009f2:	440b      	add	r3, r1
 80009f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009f8:	e00a      	b.n	8000a10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	b2da      	uxtb	r2, r3
 80009fe:	4908      	ldr	r1, [pc, #32]	@ (8000a20 <__NVIC_SetPriority+0x50>)
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	f003 030f 	and.w	r3, r3, #15
 8000a06:	3b04      	subs	r3, #4
 8000a08:	0112      	lsls	r2, r2, #4
 8000a0a:	b2d2      	uxtb	r2, r2
 8000a0c:	440b      	add	r3, r1
 8000a0e:	761a      	strb	r2, [r3, #24]
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bc80      	pop	{r7}
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	e000e100 	.word	0xe000e100
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b089      	sub	sp, #36	@ 0x24
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	60f8      	str	r0, [r7, #12]
 8000a2c:	60b9      	str	r1, [r7, #8]
 8000a2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	f003 0307 	and.w	r3, r3, #7
 8000a36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a38:	69fb      	ldr	r3, [r7, #28]
 8000a3a:	f1c3 0307 	rsb	r3, r3, #7
 8000a3e:	2b04      	cmp	r3, #4
 8000a40:	bf28      	it	cs
 8000a42:	2304      	movcs	r3, #4
 8000a44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a46:	69fb      	ldr	r3, [r7, #28]
 8000a48:	3304      	adds	r3, #4
 8000a4a:	2b06      	cmp	r3, #6
 8000a4c:	d902      	bls.n	8000a54 <NVIC_EncodePriority+0x30>
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	3b03      	subs	r3, #3
 8000a52:	e000      	b.n	8000a56 <NVIC_EncodePriority+0x32>
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a58:	f04f 32ff 	mov.w	r2, #4294967295
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a62:	43da      	mvns	r2, r3
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	401a      	ands	r2, r3
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	fa01 f303 	lsl.w	r3, r1, r3
 8000a76:	43d9      	mvns	r1, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a7c:	4313      	orrs	r3, r2
         );
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	3724      	adds	r7, #36	@ 0x24
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bc80      	pop	{r7}
 8000a86:	4770      	bx	lr

08000a88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	3b01      	subs	r3, #1
 8000a94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a98:	d301      	bcc.n	8000a9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e00f      	b.n	8000abe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ac8 <SysTick_Config+0x40>)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	3b01      	subs	r3, #1
 8000aa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000aa6:	210f      	movs	r1, #15
 8000aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000aac:	f7ff ff90 	bl	80009d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ab0:	4b05      	ldr	r3, [pc, #20]	@ (8000ac8 <SysTick_Config+0x40>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ab6:	4b04      	ldr	r3, [pc, #16]	@ (8000ac8 <SysTick_Config+0x40>)
 8000ab8:	2207      	movs	r2, #7
 8000aba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000abc:	2300      	movs	r3, #0
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	e000e010 	.word	0xe000e010

08000acc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ad4:	6878      	ldr	r0, [r7, #4]
 8000ad6:	f7ff ff49 	bl	800096c <__NVIC_SetPriorityGrouping>
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b086      	sub	sp, #24
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	4603      	mov	r3, r0
 8000aea:	60b9      	str	r1, [r7, #8]
 8000aec:	607a      	str	r2, [r7, #4]
 8000aee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000af0:	f7ff ff60 	bl	80009b4 <__NVIC_GetPriorityGrouping>
 8000af4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000af6:	687a      	ldr	r2, [r7, #4]
 8000af8:	68b9      	ldr	r1, [r7, #8]
 8000afa:	6978      	ldr	r0, [r7, #20]
 8000afc:	f7ff ff92 	bl	8000a24 <NVIC_EncodePriority>
 8000b00:	4602      	mov	r2, r0
 8000b02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b06:	4611      	mov	r1, r2
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f7ff ff61 	bl	80009d0 <__NVIC_SetPriority>
}
 8000b0e:	bf00      	nop
 8000b10:	3718      	adds	r7, #24
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b082      	sub	sp, #8
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f7ff ffb2 	bl	8000a88 <SysTick_Config>
 8000b24:	4603      	mov	r3, r0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
	...

08000b30 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000b34:	4b04      	ldr	r3, [pc, #16]	@ (8000b48 <HAL_PWR_EnableBkUpAccess+0x18>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a03      	ldr	r2, [pc, #12]	@ (8000b48 <HAL_PWR_EnableBkUpAccess+0x18>)
 8000b3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b3e:	6013      	str	r3, [r2, #0]
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bc80      	pop	{r7}
 8000b46:	4770      	bx	lr
 8000b48:	58000400 	.word	0x58000400

08000b4c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8000b50:	4b03      	ldr	r3, [pc, #12]	@ (8000b60 <HAL_PWREx_GetVoltageRange+0x14>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr
 8000b60:	58000400 	.word	0x58000400

08000b64 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8000b68:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000b74:	d101      	bne.n	8000b7a <LL_PWR_IsEnabledBkUpAccess+0x16>
 8000b76:	2301      	movs	r3, #1
 8000b78:	e000      	b.n	8000b7c <LL_PWR_IsEnabledBkUpAccess+0x18>
 8000b7a:	2300      	movs	r3, #0
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bc80      	pop	{r7}
 8000b82:	4770      	bx	lr
 8000b84:	58000400 	.word	0x58000400

08000b88 <LL_RCC_HSE_EnableTcxo>:
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8000b8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000b96:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b9a:	6013      	str	r3, [r2, #0]
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bc80      	pop	{r7}
 8000ba2:	4770      	bx	lr

08000ba4 <LL_RCC_HSE_DisableTcxo>:
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8000ba8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000bb2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000bb6:	6013      	str	r3, [r2, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bc80      	pop	{r7}
 8000bbe:	4770      	bx	lr

08000bc0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8000bc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000bce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8000bd2:	d101      	bne.n	8000bd8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	e000      	b.n	8000bda <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr

08000be2 <LL_RCC_HSE_Enable>:
{
 8000be2:	b480      	push	{r7}
 8000be4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000be6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000bf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000bf4:	6013      	str	r3, [r2, #0]
}
 8000bf6:	bf00      	nop
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bc80      	pop	{r7}
 8000bfc:	4770      	bx	lr

08000bfe <LL_RCC_HSE_Disable>:
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8000c02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000c0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c10:	6013      	str	r3, [r2, #0]
}
 8000c12:	bf00      	nop
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bc80      	pop	{r7}
 8000c18:	4770      	bx	lr

08000c1a <LL_RCC_HSE_IsReady>:
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8000c1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000c2c:	d101      	bne.n	8000c32 <LL_RCC_HSE_IsReady+0x18>
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e000      	b.n	8000c34 <LL_RCC_HSE_IsReady+0x1a>
 8000c32:	2300      	movs	r3, #0
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bc80      	pop	{r7}
 8000c3a:	4770      	bx	lr

08000c3c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000c40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000c4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c4e:	6013      	str	r3, [r2, #0]
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr

08000c58 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8000c5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000c66:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000c6a:	6013      	str	r3, [r2, #0]
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr

08000c74 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8000c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c86:	d101      	bne.n	8000c8c <LL_RCC_HSI_IsReady+0x18>
 8000c88:	2301      	movs	r3, #1
 8000c8a:	e000      	b.n	8000c8e <LL_RCC_HSI_IsReady+0x1a>
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bc80      	pop	{r7}
 8000c94:	4770      	bx	lr

08000c96 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000c96:	b480      	push	{r7}
 8000c98:	b083      	sub	sp, #12
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8000c9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	061b      	lsls	r3, r3, #24
 8000cac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	604b      	str	r3, [r1, #4]
}
 8000cb4:	bf00      	nop
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bc80      	pop	{r7}
 8000cbc:	4770      	bx	lr

08000cbe <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8000cc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000cca:	f003 0302 	and.w	r3, r3, #2
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d101      	bne.n	8000cd6 <LL_RCC_LSE_IsReady+0x18>
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	e000      	b.n	8000cd8 <LL_RCC_LSE_IsReady+0x1a>
 8000cd6:	2300      	movs	r3, #0
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bc80      	pop	{r7}
 8000cde:	4770      	bx	lr

08000ce0 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8000ce4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ce8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000cec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr

08000d00 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8000d04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000d10:	f023 0301 	bic.w	r3, r3, #1
 8000d14:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr

08000d20 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8000d24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d2c:	f003 0302 	and.w	r3, r3, #2
 8000d30:	2b02      	cmp	r3, #2
 8000d32:	d101      	bne.n	8000d38 <LL_RCC_LSI_IsReady+0x18>
 8000d34:	2301      	movs	r3, #1
 8000d36:	e000      	b.n	8000d3a <LL_RCC_LSI_IsReady+0x1a>
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bc80      	pop	{r7}
 8000d40:	4770      	bx	lr

08000d42 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8000d42:	b480      	push	{r7}
 8000d44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000d46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000d50:	f043 0301 	orr.w	r3, r3, #1
 8000d54:	6013      	str	r3, [r2, #0]
}
 8000d56:	bf00      	nop
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bc80      	pop	{r7}
 8000d5c:	4770      	bx	lr

08000d5e <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8000d62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000d6c:	f023 0301 	bic.w	r3, r3, #1
 8000d70:	6013      	str	r3, [r2, #0]
}
 8000d72:	bf00      	nop
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bc80      	pop	{r7}
 8000d78:	4770      	bx	lr

08000d7a <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8000d7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f003 0302 	and.w	r3, r3, #2
 8000d88:	2b02      	cmp	r3, #2
 8000d8a:	d101      	bne.n	8000d90 <LL_RCC_MSI_IsReady+0x16>
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	e000      	b.n	8000d92 <LL_RCC_MSI_IsReady+0x18>
 8000d90:	2300      	movs	r3, #0
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bc80      	pop	{r7}
 8000d98:	4770      	bx	lr

08000d9a <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8000d9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f003 0308 	and.w	r3, r3, #8
 8000da8:	2b08      	cmp	r3, #8
 8000daa:	d101      	bne.n	8000db0 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8000dac:	2301      	movs	r3, #1
 8000dae:	e000      	b.n	8000db2 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bc80      	pop	{r7}
 8000db8:	4770      	bx	lr

08000dba <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8000dbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bc80      	pop	{r7}
 8000dce:	4770      	bx	lr

08000dd0 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8000dd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000dd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ddc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bc80      	pop	{r7}
 8000de6:	4770      	bx	lr

08000de8 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8000df0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	021b      	lsls	r3, r3, #8
 8000dfe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e02:	4313      	orrs	r3, r2
 8000e04:	604b      	str	r3, [r1, #4]
}
 8000e06:	bf00      	nop
 8000e08:	370c      	adds	r7, #12
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr

08000e10 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000e18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e1c:	689b      	ldr	r3, [r3, #8]
 8000e1e:	f023 0203 	bic.w	r2, r3, #3
 8000e22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	608b      	str	r3, [r1, #8]
}
 8000e2c:	bf00      	nop
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bc80      	pop	{r7}
 8000e34:	4770      	bx	lr

08000e36 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000e36:	b480      	push	{r7}
 8000e38:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000e3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	f003 030c 	and.w	r3, r3, #12
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc80      	pop	{r7}
 8000e4a:	4770      	bx	lr

08000e4c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000e54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	608b      	str	r3, [r1, #8]
}
 8000e68:	bf00      	nop
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bc80      	pop	{r7}
 8000e70:	4770      	bx	lr

08000e72 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000e72:	b480      	push	{r7}
 8000e74:	b083      	sub	sp, #12
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8000e7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e7e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000e82:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bc80      	pop	{r7}
 8000e9a:	4770      	bx	lr

08000e9c <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8000ea4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ea8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000eac:	f023 020f 	bic.w	r2, r3, #15
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	091b      	lsrs	r3, r3, #4
 8000eb4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8000ebe:	bf00      	nop
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bc80      	pop	{r7}
 8000ec6:	4770      	bx	lr

08000ec8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000ed0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000eda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	608b      	str	r3, [r1, #8]
}
 8000ee4:	bf00      	nop
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bc80      	pop	{r7}
 8000eec:	4770      	bx	lr

08000eee <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000eee:	b480      	push	{r7}
 8000ef0:	b083      	sub	sp, #12
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000ef6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000efa:	689b      	ldr	r3, [r3, #8]
 8000efc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000f00:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	608b      	str	r3, [r1, #8]
}
 8000f0a:	bf00      	nop
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bc80      	pop	{r7}
 8000f12:	4770      	bx	lr

08000f14 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000f18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc80      	pop	{r7}
 8000f28:	4770      	bx	lr

08000f2a <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8000f2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f32:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000f36:	011b      	lsls	r3, r3, #4
 8000f38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bc80      	pop	{r7}
 8000f42:	4770      	bx	lr

08000f44 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000f48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000f52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f56:	6013      	str	r3, [r2, #0]
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bc80      	pop	{r7}
 8000f5e:	4770      	bx	lr

08000f60 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8000f64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000f6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000f72:	6013      	str	r3, [r2, #0]
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr

08000f7c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8000f80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000f8e:	d101      	bne.n	8000f94 <LL_RCC_PLL_IsReady+0x18>
 8000f90:	2301      	movs	r3, #1
 8000f92:	e000      	b.n	8000f96 <LL_RCC_PLL_IsReady+0x1a>
 8000f94:	2300      	movs	r3, #0
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr

08000f9e <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8000fa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	0a1b      	lsrs	r3, r3, #8
 8000faa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr

08000fb6 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8000fba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bc80      	pop	{r7}
 8000fca:	4770      	bx	lr

08000fcc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8000fd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fd4:	68db      	ldr	r3, [r3, #12]
 8000fd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr

08000fe2 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000fe6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	f003 0303 	and.w	r3, r3, #3
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bc80      	pop	{r7}
 8000ff6:	4770      	bx	lr

08000ff8 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8000ffc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001006:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800100a:	d101      	bne.n	8001010 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800100c:	2301      	movs	r3, #1
 800100e:	e000      	b.n	8001012 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001010:	2300      	movs	r3, #0
}
 8001012:	4618      	mov	r0, r3
 8001014:	46bd      	mov	sp, r7
 8001016:	bc80      	pop	{r7}
 8001018:	4770      	bx	lr

0800101a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800101a:	b480      	push	{r7}
 800101c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800101e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001022:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800102a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800102e:	d101      	bne.n	8001034 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001030:	2301      	movs	r3, #1
 8001032:	e000      	b.n	8001036 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	46bd      	mov	sp, r7
 800103a:	bc80      	pop	{r7}
 800103c:	4770      	bx	lr

0800103e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800103e:	b480      	push	{r7}
 8001040:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001042:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001046:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800104a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800104e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001052:	d101      	bne.n	8001058 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001054:	2301      	movs	r3, #1
 8001056:	e000      	b.n	800105a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	46bd      	mov	sp, r7
 800105e:	bc80      	pop	{r7}
 8001060:	4770      	bx	lr

08001062 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001066:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800106a:	689b      	ldr	r3, [r3, #8]
 800106c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001070:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001074:	d101      	bne.n	800107a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001076:	2301      	movs	r3, #1
 8001078:	e000      	b.n	800107c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800107a:	2300      	movs	r3, #0
}
 800107c:	4618      	mov	r0, r3
 800107e:	46bd      	mov	sp, r7
 8001080:	bc80      	pop	{r7}
 8001082:	4770      	bx	lr

08001084 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001088:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001092:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001096:	d101      	bne.n	800109c <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001098:	2301      	movs	r3, #1
 800109a:	e000      	b.n	800109e <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800109c:	2300      	movs	r3, #0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
	...

080010a8 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b088      	sub	sp, #32
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d101      	bne.n	80010ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e36f      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010ba:	f7ff febc 	bl	8000e36 <LL_RCC_GetSysClkSource>
 80010be:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80010c0:	f7ff ff8f 	bl	8000fe2 <LL_RCC_PLL_GetMainSource>
 80010c4:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 0320 	and.w	r3, r3, #32
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	f000 80c4 	beq.w	800125c <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d005      	beq.n	80010e6 <HAL_RCC_OscConfig+0x3e>
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	2b0c      	cmp	r3, #12
 80010de:	d176      	bne.n	80011ce <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d173      	bne.n	80011ce <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6a1b      	ldr	r3, [r3, #32]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d101      	bne.n	80010f2 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e353      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80010f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0308 	and.w	r3, r3, #8
 8001100:	2b00      	cmp	r3, #0
 8001102:	d005      	beq.n	8001110 <HAL_RCC_OscConfig+0x68>
 8001104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800110e:	e006      	b.n	800111e <HAL_RCC_OscConfig+0x76>
 8001110:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001114:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001118:	091b      	lsrs	r3, r3, #4
 800111a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800111e:	4293      	cmp	r3, r2
 8001120:	d222      	bcs.n	8001168 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001126:	4618      	mov	r0, r3
 8001128:	f000 fd36 	bl	8001b98 <RCC_SetFlashLatencyFromMSIRange>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e331      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001136:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001140:	f043 0308 	orr.w	r3, r3, #8
 8001144:	6013      	str	r3, [r2, #0]
 8001146:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001154:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001158:	4313      	orrs	r3, r2
 800115a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fe41 	bl	8000de8 <LL_RCC_MSI_SetCalibTrimming>
 8001166:	e021      	b.n	80011ac <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001168:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001172:	f043 0308 	orr.w	r3, r3, #8
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001186:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800118a:	4313      	orrs	r3, r2
 800118c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff fe28 	bl	8000de8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800119c:	4618      	mov	r0, r3
 800119e:	f000 fcfb 	bl	8001b98 <RCC_SetFlashLatencyFromMSIRange>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e2f6      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80011ac:	f000 fce0 	bl	8001b70 <HAL_RCC_GetHCLKFreq>
 80011b0:	4603      	mov	r3, r0
 80011b2:	4aa7      	ldr	r2, [pc, #668]	@ (8001450 <HAL_RCC_OscConfig+0x3a8>)
 80011b4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 80011b6:	4ba7      	ldr	r3, [pc, #668]	@ (8001454 <HAL_RCC_OscConfig+0x3ac>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff fb5c 	bl	8000878 <HAL_InitTick>
 80011c0:	4603      	mov	r3, r0
 80011c2:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80011c4:	7cfb      	ldrb	r3, [r7, #19]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d047      	beq.n	800125a <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 80011ca:	7cfb      	ldrb	r3, [r7, #19]
 80011cc:	e2e5      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a1b      	ldr	r3, [r3, #32]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d02c      	beq.n	8001230 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80011d6:	f7ff fdb4 	bl	8000d42 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80011da:	f7ff fb99 	bl	8000910 <HAL_GetTick>
 80011de:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80011e0:	e008      	b.n	80011f4 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011e2:	f7ff fb95 	bl	8000910 <HAL_GetTick>
 80011e6:	4602      	mov	r2, r0
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d901      	bls.n	80011f4 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 80011f0:	2303      	movs	r3, #3
 80011f2:	e2d2      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 80011f4:	f7ff fdc1 	bl	8000d7a <LL_RCC_MSI_IsReady>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d0f1      	beq.n	80011e2 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001208:	f043 0308 	orr.w	r3, r3, #8
 800120c:	6013      	str	r3, [r2, #0]
 800120e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800121c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001220:	4313      	orrs	r3, r2
 8001222:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff fddd 	bl	8000de8 <LL_RCC_MSI_SetCalibTrimming>
 800122e:	e015      	b.n	800125c <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001230:	f7ff fd95 	bl	8000d5e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001234:	f7ff fb6c 	bl	8000910 <HAL_GetTick>
 8001238:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800123c:	f7ff fb68 	bl	8000910 <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b02      	cmp	r3, #2
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e2a5      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 800124e:	f7ff fd94 	bl	8000d7a <LL_RCC_MSI_IsReady>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d1f1      	bne.n	800123c <HAL_RCC_OscConfig+0x194>
 8001258:	e000      	b.n	800125c <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800125a:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0301 	and.w	r3, r3, #1
 8001264:	2b00      	cmp	r3, #0
 8001266:	d058      	beq.n	800131a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	2b08      	cmp	r3, #8
 800126c:	d005      	beq.n	800127a <HAL_RCC_OscConfig+0x1d2>
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	2b0c      	cmp	r3, #12
 8001272:	d108      	bne.n	8001286 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	2b03      	cmp	r3, #3
 8001278:	d105      	bne.n	8001286 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d14b      	bne.n	800131a <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e289      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8001286:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001298:	4313      	orrs	r3, r2
 800129a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012a4:	d102      	bne.n	80012ac <HAL_RCC_OscConfig+0x204>
 80012a6:	f7ff fc9c 	bl	8000be2 <LL_RCC_HSE_Enable>
 80012aa:	e00d      	b.n	80012c8 <HAL_RCC_OscConfig+0x220>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80012b4:	d104      	bne.n	80012c0 <HAL_RCC_OscConfig+0x218>
 80012b6:	f7ff fc67 	bl	8000b88 <LL_RCC_HSE_EnableTcxo>
 80012ba:	f7ff fc92 	bl	8000be2 <LL_RCC_HSE_Enable>
 80012be:	e003      	b.n	80012c8 <HAL_RCC_OscConfig+0x220>
 80012c0:	f7ff fc9d 	bl	8000bfe <LL_RCC_HSE_Disable>
 80012c4:	f7ff fc6e 	bl	8000ba4 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d012      	beq.n	80012f6 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d0:	f7ff fb1e 	bl	8000910 <HAL_GetTick>
 80012d4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80012d6:	e008      	b.n	80012ea <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012d8:	f7ff fb1a 	bl	8000910 <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b64      	cmp	r3, #100	@ 0x64
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e257      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 80012ea:	f7ff fc96 	bl	8000c1a <LL_RCC_HSE_IsReady>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d0f1      	beq.n	80012d8 <HAL_RCC_OscConfig+0x230>
 80012f4:	e011      	b.n	800131a <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f6:	f7ff fb0b 	bl	8000910 <HAL_GetTick>
 80012fa:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80012fc:	e008      	b.n	8001310 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012fe:	f7ff fb07 	bl	8000910 <HAL_GetTick>
 8001302:	4602      	mov	r2, r0
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b64      	cmp	r3, #100	@ 0x64
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e244      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001310:	f7ff fc83 	bl	8000c1a <LL_RCC_HSE_IsReady>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d1f1      	bne.n	80012fe <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	2b00      	cmp	r3, #0
 8001324:	d046      	beq.n	80013b4 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	2b04      	cmp	r3, #4
 800132a:	d005      	beq.n	8001338 <HAL_RCC_OscConfig+0x290>
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	2b0c      	cmp	r3, #12
 8001330:	d10e      	bne.n	8001350 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	2b02      	cmp	r3, #2
 8001336:	d10b      	bne.n	8001350 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	691b      	ldr	r3, [r3, #16]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d101      	bne.n	8001344 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e22a      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	695b      	ldr	r3, [r3, #20]
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff fca4 	bl	8000c96 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800134e:	e031      	b.n	80013b4 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	691b      	ldr	r3, [r3, #16]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d019      	beq.n	800138c <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001358:	f7ff fc70 	bl	8000c3c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800135c:	f7ff fad8 	bl	8000910 <HAL_GetTick>
 8001360:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001362:	e008      	b.n	8001376 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001364:	f7ff fad4 	bl	8000910 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	2b02      	cmp	r3, #2
 8001370:	d901      	bls.n	8001376 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e211      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001376:	f7ff fc7d 	bl	8000c74 <LL_RCC_HSI_IsReady>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d0f1      	beq.n	8001364 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	695b      	ldr	r3, [r3, #20]
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fc86 	bl	8000c96 <LL_RCC_HSI_SetCalibTrimming>
 800138a:	e013      	b.n	80013b4 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800138c:	f7ff fc64 	bl	8000c58 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001390:	f7ff fabe 	bl	8000910 <HAL_GetTick>
 8001394:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001396:	e008      	b.n	80013aa <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001398:	f7ff faba 	bl	8000910 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e1f7      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 80013aa:	f7ff fc63 	bl	8000c74 <LL_RCC_HSI_IsReady>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1f1      	bne.n	8001398 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0308 	and.w	r3, r3, #8
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d06e      	beq.n	800149e <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d056      	beq.n	8001476 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 80013c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013d0:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	69da      	ldr	r2, [r3, #28]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	f003 0310 	and.w	r3, r3, #16
 80013dc:	429a      	cmp	r2, r3
 80013de:	d031      	beq.n	8001444 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d006      	beq.n	80013f8 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d101      	bne.n	80013f8 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	e1d0      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d013      	beq.n	800142a <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8001402:	f7ff fc7d 	bl	8000d00 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001406:	f7ff fa83 	bl	8000910 <HAL_GetTick>
 800140a:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800140c:	e008      	b.n	8001420 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800140e:	f7ff fa7f 	bl	8000910 <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b11      	cmp	r3, #17
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e1bc      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001420:	f7ff fc7e 	bl	8000d20 <LL_RCC_LSI_IsReady>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d1f1      	bne.n	800140e <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800142a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800142e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001432:	f023 0210 	bic.w	r2, r3, #16
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	69db      	ldr	r3, [r3, #28]
 800143a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800143e:	4313      	orrs	r3, r2
 8001440:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001444:	f7ff fc4c 	bl	8000ce0 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001448:	f7ff fa62 	bl	8000910 <HAL_GetTick>
 800144c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800144e:	e00c      	b.n	800146a <HAL_RCC_OscConfig+0x3c2>
 8001450:	2000003c 	.word	0x2000003c
 8001454:	20000040 	.word	0x20000040
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001458:	f7ff fa5a 	bl	8000910 <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b11      	cmp	r3, #17
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e197      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 800146a:	f7ff fc59 	bl	8000d20 <LL_RCC_LSI_IsReady>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d0f1      	beq.n	8001458 <HAL_RCC_OscConfig+0x3b0>
 8001474:	e013      	b.n	800149e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001476:	f7ff fc43 	bl	8000d00 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800147a:	f7ff fa49 	bl	8000910 <HAL_GetTick>
 800147e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001480:	e008      	b.n	8001494 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001482:	f7ff fa45 	bl	8000910 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b11      	cmp	r3, #17
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e182      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001494:	f7ff fc44 	bl	8000d20 <LL_RCC_LSI_IsReady>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d1f1      	bne.n	8001482 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 0304 	and.w	r3, r3, #4
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	f000 80d8 	beq.w	800165c <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80014ac:	f7ff fb5a 	bl	8000b64 <LL_PWR_IsEnabledBkUpAccess>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d113      	bne.n	80014de <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80014b6:	f7ff fb3b 	bl	8000b30 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ba:	f7ff fa29 	bl	8000910 <HAL_GetTick>
 80014be:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80014c0:	e008      	b.n	80014d4 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014c2:	f7ff fa25 	bl	8000910 <HAL_GetTick>
 80014c6:	4602      	mov	r2, r0
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d901      	bls.n	80014d4 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80014d0:	2303      	movs	r3, #3
 80014d2:	e162      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80014d4:	f7ff fb46 	bl	8000b64 <LL_PWR_IsEnabledBkUpAccess>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d0f1      	beq.n	80014c2 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d07b      	beq.n	80015de <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	68db      	ldr	r3, [r3, #12]
 80014ea:	2b85      	cmp	r3, #133	@ 0x85
 80014ec:	d003      	beq.n	80014f6 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	68db      	ldr	r3, [r3, #12]
 80014f2:	2b05      	cmp	r3, #5
 80014f4:	d109      	bne.n	800150a <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80014f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001502:	f043 0304 	orr.w	r3, r3, #4
 8001506:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150a:	f7ff fa01 	bl	8000910 <HAL_GetTick>
 800150e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001510:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001514:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001518:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001524:	e00a      	b.n	800153c <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001526:	f7ff f9f3 	bl	8000910 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001534:	4293      	cmp	r3, r2
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e12e      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 800153c:	f7ff fbbf 	bl	8000cbe <LL_RCC_LSE_IsReady>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d0ef      	beq.n	8001526 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	68db      	ldr	r3, [r3, #12]
 800154a:	2b81      	cmp	r3, #129	@ 0x81
 800154c:	d003      	beq.n	8001556 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	2b85      	cmp	r3, #133	@ 0x85
 8001554:	d121      	bne.n	800159a <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001556:	f7ff f9db 	bl	8000910 <HAL_GetTick>
 800155a:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800155c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001560:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001564:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001568:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800156c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001570:	e00a      	b.n	8001588 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001572:	f7ff f9cd 	bl	8000910 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001580:	4293      	cmp	r3, r2
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e108      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001588:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800158c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001590:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001594:	2b00      	cmp	r3, #0
 8001596:	d0ec      	beq.n	8001572 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001598:	e060      	b.n	800165c <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159a:	f7ff f9b9 	bl	8000910 <HAL_GetTick>
 800159e:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80015a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80015b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80015b4:	e00a      	b.n	80015cc <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015b6:	f7ff f9ab 	bl	8000910 <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e0e6      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80015cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d1ec      	bne.n	80015b6 <HAL_RCC_OscConfig+0x50e>
 80015dc:	e03e      	b.n	800165c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015de:	f7ff f997 	bl	8000910 <HAL_GetTick>
 80015e2:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80015e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015ec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80015f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80015f8:	e00a      	b.n	8001610 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015fa:	f7ff f989 	bl	8000910 <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001608:	4293      	cmp	r3, r2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e0c4      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001610:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001614:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001618:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1ec      	bne.n	80015fa <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001620:	f7ff f976 	bl	8000910 <HAL_GetTick>
 8001624:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001626:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800162a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800162e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001632:	f023 0301 	bic.w	r3, r3, #1
 8001636:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800163a:	e00a      	b.n	8001652 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800163c:	f7ff f968 	bl	8000910 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800164a:	4293      	cmp	r3, r2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e0a3      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001652:	f7ff fb34 	bl	8000cbe <LL_RCC_LSE_IsReady>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d1ef      	bne.n	800163c <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001660:	2b00      	cmp	r3, #0
 8001662:	f000 8099 	beq.w	8001798 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	2b0c      	cmp	r3, #12
 800166a:	d06c      	beq.n	8001746 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001670:	2b02      	cmp	r3, #2
 8001672:	d14b      	bne.n	800170c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001674:	f7ff fc74 	bl	8000f60 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001678:	f7ff f94a 	bl	8000910 <HAL_GetTick>
 800167c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800167e:	e008      	b.n	8001692 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001680:	f7ff f946 	bl	8000910 <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	2b0a      	cmp	r3, #10
 800168c:	d901      	bls.n	8001692 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e083      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001692:	f7ff fc73 	bl	8000f7c <LL_RCC_PLL_IsReady>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1f1      	bne.n	8001680 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800169c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016a0:	68da      	ldr	r2, [r3, #12]
 80016a2:	4b40      	ldr	r3, [pc, #256]	@ (80017a4 <HAL_RCC_OscConfig+0x6fc>)
 80016a4:	4013      	ands	r3, r2
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80016ae:	4311      	orrs	r1, r2
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80016b4:	0212      	lsls	r2, r2, #8
 80016b6:	4311      	orrs	r1, r2
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80016bc:	4311      	orrs	r1, r2
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80016c2:	4311      	orrs	r1, r2
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80016c8:	430a      	orrs	r2, r1
 80016ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80016ce:	4313      	orrs	r3, r2
 80016d0:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016d2:	f7ff fc37 	bl	8000f44 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016e4:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e6:	f7ff f913 	bl	8000910 <HAL_GetTick>
 80016ea:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80016ec:	e008      	b.n	8001700 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ee:	f7ff f90f 	bl	8000910 <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	2b0a      	cmp	r3, #10
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e04c      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001700:	f7ff fc3c 	bl	8000f7c <LL_RCC_PLL_IsReady>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d0f1      	beq.n	80016ee <HAL_RCC_OscConfig+0x646>
 800170a:	e045      	b.n	8001798 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800170c:	f7ff fc28 	bl	8000f60 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001710:	f7ff f8fe 	bl	8000910 <HAL_GetTick>
 8001714:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001718:	f7ff f8fa 	bl	8000910 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b0a      	cmp	r3, #10
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e037      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 800172a:	f7ff fc27 	bl	8000f7c <LL_RCC_PLL_IsReady>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1f1      	bne.n	8001718 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8001734:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001738:	68da      	ldr	r2, [r3, #12]
 800173a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800173e:	4b1a      	ldr	r3, [pc, #104]	@ (80017a8 <HAL_RCC_OscConfig+0x700>)
 8001740:	4013      	ands	r3, r2
 8001742:	60cb      	str	r3, [r1, #12]
 8001744:	e028      	b.n	8001798 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800174a:	2b01      	cmp	r3, #1
 800174c:	d101      	bne.n	8001752 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e023      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001752:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	f003 0203 	and.w	r2, r3, #3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001764:	429a      	cmp	r2, r3
 8001766:	d115      	bne.n	8001794 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001772:	429a      	cmp	r2, r3
 8001774:	d10e      	bne.n	8001794 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001780:	021b      	lsls	r3, r3, #8
 8001782:	429a      	cmp	r2, r3
 8001784:	d106      	bne.n	8001794 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001790:	429a      	cmp	r2, r3
 8001792:	d001      	beq.n	8001798 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e000      	b.n	800179a <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3720      	adds	r7, #32
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	11c1808c 	.word	0x11c1808c
 80017a8:	eefefffc 	.word	0xeefefffc

080017ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d101      	bne.n	80017c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e12c      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017c0:	4b98      	ldr	r3, [pc, #608]	@ (8001a24 <HAL_RCC_ClockConfig+0x278>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d91b      	bls.n	8001806 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ce:	4b95      	ldr	r3, [pc, #596]	@ (8001a24 <HAL_RCC_ClockConfig+0x278>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f023 0207 	bic.w	r2, r3, #7
 80017d6:	4993      	ldr	r1, [pc, #588]	@ (8001a24 <HAL_RCC_ClockConfig+0x278>)
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	4313      	orrs	r3, r2
 80017dc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017de:	f7ff f897 	bl	8000910 <HAL_GetTick>
 80017e2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017e4:	e008      	b.n	80017f8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80017e6:	f7ff f893 	bl	8000910 <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d901      	bls.n	80017f8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	e110      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017f8:	4b8a      	ldr	r3, [pc, #552]	@ (8001a24 <HAL_RCC_ClockConfig+0x278>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0307 	and.w	r3, r3, #7
 8001800:	683a      	ldr	r2, [r7, #0]
 8001802:	429a      	cmp	r2, r3
 8001804:	d1ef      	bne.n	80017e6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	2b00      	cmp	r3, #0
 8001810:	d016      	beq.n	8001840 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff fb18 	bl	8000e4c <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800181c:	f7ff f878 	bl	8000910 <HAL_GetTick>
 8001820:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001822:	e008      	b.n	8001836 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001824:	f7ff f874 	bl	8000910 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e0f1      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001836:	f7ff fbdf 	bl	8000ff8 <LL_RCC_IsActiveFlag_HPRE>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d0f1      	beq.n	8001824 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0320 	and.w	r3, r3, #32
 8001848:	2b00      	cmp	r3, #0
 800184a:	d016      	beq.n	800187a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	695b      	ldr	r3, [r3, #20]
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff fb0e 	bl	8000e72 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001856:	f7ff f85b 	bl	8000910 <HAL_GetTick>
 800185a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800185c:	e008      	b.n	8001870 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800185e:	f7ff f857 	bl	8000910 <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b02      	cmp	r3, #2
 800186a:	d901      	bls.n	8001870 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e0d4      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001870:	f7ff fbd3 	bl	800101a <LL_RCC_IsActiveFlag_C2HPRE>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0f1      	beq.n	800185e <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001882:	2b00      	cmp	r3, #0
 8001884:	d016      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff fb06 	bl	8000e9c <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001890:	f7ff f83e 	bl	8000910 <HAL_GetTick>
 8001894:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001896:	e008      	b.n	80018aa <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001898:	f7ff f83a 	bl	8000910 <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e0b7      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80018aa:	f7ff fbc8 	bl	800103e <LL_RCC_IsActiveFlag_SHDHPRE>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d0f1      	beq.n	8001898 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d016      	beq.n	80018ee <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff faff 	bl	8000ec8 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80018ca:	f7ff f821 	bl	8000910 <HAL_GetTick>
 80018ce:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80018d0:	e008      	b.n	80018e4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80018d2:	f7ff f81d 	bl	8000910 <HAL_GetTick>
 80018d6:	4602      	mov	r2, r0
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d901      	bls.n	80018e4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e09a      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80018e4:	f7ff fbbd 	bl	8001062 <LL_RCC_IsActiveFlag_PPRE1>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f1      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0308 	and.w	r3, r3, #8
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d017      	beq.n	800192a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	691b      	ldr	r3, [r3, #16]
 80018fe:	00db      	lsls	r3, r3, #3
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff faf4 	bl	8000eee <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001906:	f7ff f803 	bl	8000910 <HAL_GetTick>
 800190a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800190c:	e008      	b.n	8001920 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800190e:	f7fe ffff 	bl	8000910 <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b02      	cmp	r3, #2
 800191a:	d901      	bls.n	8001920 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800191c:	2303      	movs	r3, #3
 800191e:	e07c      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001920:	f7ff fbb0 	bl	8001084 <LL_RCC_IsActiveFlag_PPRE2>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d0f1      	beq.n	800190e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	2b00      	cmp	r3, #0
 8001934:	d043      	beq.n	80019be <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	2b02      	cmp	r3, #2
 800193c:	d106      	bne.n	800194c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800193e:	f7ff f96c 	bl	8000c1a <LL_RCC_HSE_IsReady>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d11e      	bne.n	8001986 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e066      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b03      	cmp	r3, #3
 8001952:	d106      	bne.n	8001962 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8001954:	f7ff fb12 	bl	8000f7c <LL_RCC_PLL_IsReady>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d113      	bne.n	8001986 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e05b      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d106      	bne.n	8001978 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800196a:	f7ff fa06 	bl	8000d7a <LL_RCC_MSI_IsReady>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d108      	bne.n	8001986 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e050      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8001978:	f7ff f97c 	bl	8000c74 <LL_RCC_HSI_IsReady>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d101      	bne.n	8001986 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e049      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fa40 	bl	8000e10 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001990:	f7fe ffbe 	bl	8000910 <HAL_GetTick>
 8001994:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001996:	e00a      	b.n	80019ae <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001998:	f7fe ffba 	bl	8000910 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e035      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ae:	f7ff fa42 	bl	8000e36 <LL_RCC_GetSysClkSource>
 80019b2:	4602      	mov	r2, r0
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d1ec      	bne.n	8001998 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019be:	4b19      	ldr	r3, [pc, #100]	@ (8001a24 <HAL_RCC_ClockConfig+0x278>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d21b      	bcs.n	8001a04 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019cc:	4b15      	ldr	r3, [pc, #84]	@ (8001a24 <HAL_RCC_ClockConfig+0x278>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f023 0207 	bic.w	r2, r3, #7
 80019d4:	4913      	ldr	r1, [pc, #76]	@ (8001a24 <HAL_RCC_ClockConfig+0x278>)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	4313      	orrs	r3, r2
 80019da:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019dc:	f7fe ff98 	bl	8000910 <HAL_GetTick>
 80019e0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80019e4:	f7fe ff94 	bl	8000910 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e011      	b.n	8001a1a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001a24 <HAL_RCC_ClockConfig+0x278>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0307 	and.w	r3, r3, #7
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d1ef      	bne.n	80019e4 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001a04:	f000 f8b4 	bl	8001b70 <HAL_RCC_GetHCLKFreq>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	4a07      	ldr	r2, [pc, #28]	@ (8001a28 <HAL_RCC_ClockConfig+0x27c>)
 8001a0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8001a0e:	4b07      	ldr	r3, [pc, #28]	@ (8001a2c <HAL_RCC_ClockConfig+0x280>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe ff30 	bl	8000878 <HAL_InitTick>
 8001a18:	4603      	mov	r3, r0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	58004000 	.word	0x58004000
 8001a28:	2000003c 	.word	0x2000003c
 8001a2c:	20000040 	.word	0x20000040

08001a30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a30:	b590      	push	{r4, r7, lr}
 8001a32:	b087      	sub	sp, #28
 8001a34:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a3e:	f7ff f9fa 	bl	8000e36 <LL_RCC_GetSysClkSource>
 8001a42:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a44:	f7ff facd 	bl	8000fe2 <LL_RCC_PLL_GetMainSource>
 8001a48:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d005      	beq.n	8001a5c <HAL_RCC_GetSysClockFreq+0x2c>
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	2b0c      	cmp	r3, #12
 8001a54:	d139      	bne.n	8001aca <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d136      	bne.n	8001aca <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001a5c:	f7ff f99d 	bl	8000d9a <LL_RCC_MSI_IsEnabledRangeSelect>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d115      	bne.n	8001a92 <HAL_RCC_GetSysClockFreq+0x62>
 8001a66:	f7ff f998 	bl	8000d9a <LL_RCC_MSI_IsEnabledRangeSelect>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d106      	bne.n	8001a7e <HAL_RCC_GetSysClockFreq+0x4e>
 8001a70:	f7ff f9a3 	bl	8000dba <LL_RCC_MSI_GetRange>
 8001a74:	4603      	mov	r3, r0
 8001a76:	0a1b      	lsrs	r3, r3, #8
 8001a78:	f003 030f 	and.w	r3, r3, #15
 8001a7c:	e005      	b.n	8001a8a <HAL_RCC_GetSysClockFreq+0x5a>
 8001a7e:	f7ff f9a7 	bl	8000dd0 <LL_RCC_MSI_GetRangeAfterStandby>
 8001a82:	4603      	mov	r3, r0
 8001a84:	0a1b      	lsrs	r3, r3, #8
 8001a86:	f003 030f 	and.w	r3, r3, #15
 8001a8a:	4a36      	ldr	r2, [pc, #216]	@ (8001b64 <HAL_RCC_GetSysClockFreq+0x134>)
 8001a8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a90:	e014      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x8c>
 8001a92:	f7ff f982 	bl	8000d9a <LL_RCC_MSI_IsEnabledRangeSelect>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d106      	bne.n	8001aaa <HAL_RCC_GetSysClockFreq+0x7a>
 8001a9c:	f7ff f98d 	bl	8000dba <LL_RCC_MSI_GetRange>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	091b      	lsrs	r3, r3, #4
 8001aa4:	f003 030f 	and.w	r3, r3, #15
 8001aa8:	e005      	b.n	8001ab6 <HAL_RCC_GetSysClockFreq+0x86>
 8001aaa:	f7ff f991 	bl	8000dd0 <LL_RCC_MSI_GetRangeAfterStandby>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	091b      	lsrs	r3, r3, #4
 8001ab2:	f003 030f 	and.w	r3, r3, #15
 8001ab6:	4a2b      	ldr	r2, [pc, #172]	@ (8001b64 <HAL_RCC_GetSysClockFreq+0x134>)
 8001ab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001abc:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d115      	bne.n	8001af0 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001ac8:	e012      	b.n	8001af0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	2b04      	cmp	r3, #4
 8001ace:	d102      	bne.n	8001ad6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ad0:	4b25      	ldr	r3, [pc, #148]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ad2:	617b      	str	r3, [r7, #20]
 8001ad4:	e00c      	b.n	8001af0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	2b08      	cmp	r3, #8
 8001ada:	d109      	bne.n	8001af0 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8001adc:	f7ff f870 	bl	8000bc0 <LL_RCC_HSE_IsEnabledDiv2>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d102      	bne.n	8001aec <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8001ae6:	4b20      	ldr	r3, [pc, #128]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	e001      	b.n	8001af0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8001aec:	4b1f      	ldr	r3, [pc, #124]	@ (8001b6c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001aee:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001af0:	f7ff f9a1 	bl	8000e36 <LL_RCC_GetSysClkSource>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b0c      	cmp	r3, #12
 8001af8:	d12f      	bne.n	8001b5a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8001afa:	f7ff fa72 	bl	8000fe2 <LL_RCC_PLL_GetMainSource>
 8001afe:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d003      	beq.n	8001b0e <HAL_RCC_GetSysClockFreq+0xde>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2b03      	cmp	r3, #3
 8001b0a:	d003      	beq.n	8001b14 <HAL_RCC_GetSysClockFreq+0xe4>
 8001b0c:	e00d      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8001b0e:	4b16      	ldr	r3, [pc, #88]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x138>)
 8001b10:	60fb      	str	r3, [r7, #12]
        break;
 8001b12:	e00d      	b.n	8001b30 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8001b14:	f7ff f854 	bl	8000bc0 <LL_RCC_HSE_IsEnabledDiv2>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d102      	bne.n	8001b24 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8001b1e:	4b12      	ldr	r3, [pc, #72]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x138>)
 8001b20:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8001b22:	e005      	b.n	8001b30 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8001b24:	4b11      	ldr	r3, [pc, #68]	@ (8001b6c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001b26:	60fb      	str	r3, [r7, #12]
        break;
 8001b28:	e002      	b.n	8001b30 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	60fb      	str	r3, [r7, #12]
        break;
 8001b2e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001b30:	f7ff fa35 	bl	8000f9e <LL_RCC_PLL_GetN>
 8001b34:	4602      	mov	r2, r0
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	fb03 f402 	mul.w	r4, r3, r2
 8001b3c:	f7ff fa46 	bl	8000fcc <LL_RCC_PLL_GetDivider>
 8001b40:	4603      	mov	r3, r0
 8001b42:	091b      	lsrs	r3, r3, #4
 8001b44:	3301      	adds	r3, #1
 8001b46:	fbb4 f4f3 	udiv	r4, r4, r3
 8001b4a:	f7ff fa34 	bl	8000fb6 <LL_RCC_PLL_GetR>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	0f5b      	lsrs	r3, r3, #29
 8001b52:	3301      	adds	r3, #1
 8001b54:	fbb4 f3f3 	udiv	r3, r4, r3
 8001b58:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8001b5a:	697b      	ldr	r3, [r7, #20]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	371c      	adds	r7, #28
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd90      	pop	{r4, r7, pc}
 8001b64:	08003170 	.word	0x08003170
 8001b68:	00f42400 	.word	0x00f42400
 8001b6c:	01e84800 	.word	0x01e84800

08001b70 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b70:	b598      	push	{r3, r4, r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8001b74:	f7ff ff5c 	bl	8001a30 <HAL_RCC_GetSysClockFreq>
 8001b78:	4604      	mov	r4, r0
 8001b7a:	f7ff f9cb 	bl	8000f14 <LL_RCC_GetAHBPrescaler>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	091b      	lsrs	r3, r3, #4
 8001b82:	f003 030f 	and.w	r3, r3, #15
 8001b86:	4a03      	ldr	r2, [pc, #12]	@ (8001b94 <HAL_RCC_GetHCLKFreq+0x24>)
 8001b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b8c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	bd98      	pop	{r3, r4, r7, pc}
 8001b94:	08003130 	.word	0x08003130

08001b98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8001b98:	b590      	push	{r4, r7, lr}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	091b      	lsrs	r3, r3, #4
 8001ba4:	f003 030f 	and.w	r3, r3, #15
 8001ba8:	4a10      	ldr	r2, [pc, #64]	@ (8001bec <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8001baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bae:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8001bb0:	f7ff f9bb 	bl	8000f2a <LL_RCC_GetAHB3Prescaler>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	091b      	lsrs	r3, r3, #4
 8001bb8:	f003 030f 	and.w	r3, r3, #15
 8001bbc:	4a0c      	ldr	r2, [pc, #48]	@ (8001bf0 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8001bbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc8:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	4a09      	ldr	r2, [pc, #36]	@ (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8001bce:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd2:	0c9c      	lsrs	r4, r3, #18
 8001bd4:	f7fe ffba 	bl	8000b4c <HAL_PWREx_GetVoltageRange>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4620      	mov	r0, r4
 8001bde:	f000 f80b 	bl	8001bf8 <RCC_SetFlashLatency>
 8001be2:	4603      	mov	r3, r0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3714      	adds	r7, #20
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd90      	pop	{r4, r7, pc}
 8001bec:	08003170 	.word	0x08003170
 8001bf0:	08003130 	.word	0x08003130
 8001bf4:	431bde83 	.word	0x431bde83

08001bf8 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08e      	sub	sp, #56	@ 0x38
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8001c02:	4a3a      	ldr	r2, [pc, #232]	@ (8001cec <RCC_SetFlashLatency+0xf4>)
 8001c04:	f107 0320 	add.w	r3, r7, #32
 8001c08:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c0c:	6018      	str	r0, [r3, #0]
 8001c0e:	3304      	adds	r3, #4
 8001c10:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8001c12:	4a37      	ldr	r2, [pc, #220]	@ (8001cf0 <RCC_SetFlashLatency+0xf8>)
 8001c14:	f107 0318 	add.w	r3, r7, #24
 8001c18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c1c:	6018      	str	r0, [r3, #0]
 8001c1e:	3304      	adds	r3, #4
 8001c20:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8001c22:	4a34      	ldr	r2, [pc, #208]	@ (8001cf4 <RCC_SetFlashLatency+0xfc>)
 8001c24:	f107 030c 	add.w	r3, r7, #12
 8001c28:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c2a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8001c2e:	2300      	movs	r3, #0
 8001c30:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c38:	d11b      	bne.n	8001c72 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c3e:	e014      	b.n	8001c6a <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8001c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	3338      	adds	r3, #56	@ 0x38
 8001c46:	443b      	add	r3, r7
 8001c48:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d807      	bhi.n	8001c64 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8001c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	3338      	adds	r3, #56	@ 0x38
 8001c5a:	443b      	add	r3, r7
 8001c5c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8001c60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001c62:	e021      	b.n	8001ca8 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8001c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c66:	3301      	adds	r3, #1
 8001c68:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d9e7      	bls.n	8001c40 <RCC_SetFlashLatency+0x48>
 8001c70:	e01a      	b.n	8001ca8 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8001c72:	2300      	movs	r3, #0
 8001c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c76:	e014      	b.n	8001ca2 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8001c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	3338      	adds	r3, #56	@ 0x38
 8001c7e:	443b      	add	r3, r7
 8001c80:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8001c84:	461a      	mov	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d807      	bhi.n	8001c9c <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8001c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	3338      	adds	r3, #56	@ 0x38
 8001c92:	443b      	add	r3, r7
 8001c94:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8001c98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001c9a:	e005      	b.n	8001ca8 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8001c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d9e7      	bls.n	8001c78 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ca8:	4b13      	ldr	r3, [pc, #76]	@ (8001cf8 <RCC_SetFlashLatency+0x100>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f023 0207 	bic.w	r2, r3, #7
 8001cb0:	4911      	ldr	r1, [pc, #68]	@ (8001cf8 <RCC_SetFlashLatency+0x100>)
 8001cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001cb8:	f7fe fe2a 	bl	8000910 <HAL_GetTick>
 8001cbc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8001cbe:	e008      	b.n	8001cd2 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001cc0:	f7fe fe26 	bl	8000910 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e007      	b.n	8001ce2 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8001cd2:	4b09      	ldr	r3, [pc, #36]	@ (8001cf8 <RCC_SetFlashLatency+0x100>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d1ef      	bne.n	8001cc0 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3738      	adds	r7, #56	@ 0x38
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	08003114 	.word	0x08003114
 8001cf0:	0800311c 	.word	0x0800311c
 8001cf4:	08003124 	.word	0x08003124
 8001cf8:	58004000 	.word	0x58004000

08001cfc <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8001d04:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8001d0c:	4904      	ldr	r1, [pc, #16]	@ (8001d20 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	608b      	str	r3, [r1, #8]
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	58000400 	.word	0x58000400

08001d24 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8001d28:	4b05      	ldr	r3, [pc, #20]	@ (8001d40 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8001d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d2e:	4a04      	ldr	r2, [pc, #16]	@ (8001d40 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8001d30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bc80      	pop	{r7}
 8001d3e:	4770      	bx	lr
 8001d40:	58000400 	.word	0x58000400

08001d44 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8001d48:	4b05      	ldr	r3, [pc, #20]	@ (8001d60 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8001d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d4e:	4a04      	ldr	r2, [pc, #16]	@ (8001d60 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8001d50:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001d54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr
 8001d60:	58000400 	.word	0x58000400

08001d64 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8001d68:	4b03      	ldr	r3, [pc, #12]	@ (8001d78 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8001d6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001d6e:	619a      	str	r2, [r3, #24]
}
 8001d70:	bf00      	nop
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bc80      	pop	{r7}
 8001d76:	4770      	bx	lr
 8001d78:	58000400 	.word	0x58000400

08001d7c <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8001d80:	4b06      	ldr	r3, [pc, #24]	@ (8001d9c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8001d82:	695b      	ldr	r3, [r3, #20]
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d101      	bne.n	8001d90 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e000      	b.n	8001d92 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bc80      	pop	{r7}
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	58000400 	.word	0x58000400

08001da0 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8001da4:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8001da6:	695b      	ldr	r3, [r3, #20]
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	2b04      	cmp	r3, #4
 8001dae:	d101      	bne.n	8001db4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8001db0:	2301      	movs	r3, #1
 8001db2:	e000      	b.n	8001db6 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bc80      	pop	{r7}
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	58000400 	.word	0x58000400

08001dc4 <LL_RCC_RF_DisableReset>:
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8001dc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dd0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001dd4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001dd8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <LL_RCC_IsRFUnderReset>:
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8001de8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001df0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001df4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001df8:	d101      	bne.n	8001dfe <LL_RCC_IsRFUnderReset+0x1a>
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e000      	b.n	8001e00 <LL_RCC_IsRFUnderReset+0x1c>
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr

08001e08 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001e10:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <LL_EXTI_EnableIT_32_63+0x24>)
 8001e12:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001e16:	4905      	ldr	r1, [pc, #20]	@ (8001e2c <LL_EXTI_EnableIT_32_63+0x24>)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bc80      	pop	{r7}
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	58000800 	.word	0x58000800

08001e30 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d103      	bne.n	8001e46 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	73fb      	strb	r3, [r7, #15]
    return status;
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
 8001e44:	e052      	b.n	8001eec <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8001e46:	2300      	movs	r3, #0
 8001e48:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	799b      	ldrb	r3, [r3, #6]
 8001e4e:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8001e50:	7bbb      	ldrb	r3, [r7, #14]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d002      	beq.n	8001e5c <HAL_SUBGHZ_Init+0x2c>
 8001e56:	7bbb      	ldrb	r3, [r7, #14]
 8001e58:	2b03      	cmp	r3, #3
 8001e5a:	d109      	bne.n	8001e70 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7fe fbff 	bl	8000666 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8001e68:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001e6c:	f7ff ffcc 	bl	8001e08 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8001e70:	7bbb      	ldrb	r3, [r7, #14]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d126      	bne.n	8001ec4 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2202      	movs	r2, #2
 8001e7a:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8001e7c:	f7ff ffa2 	bl	8001dc4 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8001e80:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef4 <HAL_SUBGHZ_Init+0xc4>)
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	4613      	mov	r3, r2
 8001e86:	00db      	lsls	r3, r3, #3
 8001e88:	1a9b      	subs	r3, r3, r2
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	0cdb      	lsrs	r3, r3, #19
 8001e8e:	2264      	movs	r2, #100	@ 0x64
 8001e90:	fb02 f303 	mul.w	r3, r2, r3
 8001e94:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d105      	bne.n	8001ea8 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	609a      	str	r2, [r3, #8]
        break;
 8001ea6:	e007      	b.n	8001eb8 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8001eae:	f7ff ff99 	bl	8001de4 <LL_RCC_IsRFUnderReset>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1ee      	bne.n	8001e96 <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8001eb8:	f7ff ff34 	bl	8001d24 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8001ebc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001ec0:	f7ff ff1c 	bl	8001cfc <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8001ec4:	f7ff ff4e 	bl	8001d64 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d10a      	bne.n	8001ee4 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f000 f8c4 	bl	8002060 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	719a      	strb	r2, [r3, #6]

  return status;
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	2000003c 	.word	0x2000003c

08001ef8 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	607a      	str	r2, [r7, #4]
 8001f02:	461a      	mov	r2, r3
 8001f04:	460b      	mov	r3, r1
 8001f06:	72fb      	strb	r3, [r7, #11]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	799b      	ldrb	r3, [r3, #6]
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d14a      	bne.n	8001fac <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	795b      	ldrb	r3, [r3, #5]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d101      	bne.n	8001f22 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8001f1e:	2302      	movs	r3, #2
 8001f20:	e045      	b.n	8001fae <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2201      	movs	r2, #1
 8001f26:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f000 f967 	bl	80021fc <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8001f2e:	7afb      	ldrb	r3, [r7, #11]
 8001f30:	2b84      	cmp	r3, #132	@ 0x84
 8001f32:	d002      	beq.n	8001f3a <HAL_SUBGHZ_ExecSetCmd+0x42>
 8001f34:	7afb      	ldrb	r3, [r7, #11]
 8001f36:	2b94      	cmp	r3, #148	@ 0x94
 8001f38:	d103      	bne.n	8001f42 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	711a      	strb	r2, [r3, #4]
 8001f40:	e002      	b.n	8001f48 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2200      	movs	r2, #0
 8001f46:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8001f48:	f7ff fefc 	bl	8001d44 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8001f4c:	7afb      	ldrb	r3, [r7, #11]
 8001f4e:	4619      	mov	r1, r3
 8001f50:	68f8      	ldr	r0, [r7, #12]
 8001f52:	f000 f8a5 	bl	80020a0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8001f56:	2300      	movs	r3, #0
 8001f58:	82bb      	strh	r3, [r7, #20]
 8001f5a:	e00a      	b.n	8001f72 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8001f5c:	8abb      	ldrh	r3, [r7, #20]
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	4413      	add	r3, r2
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	4619      	mov	r1, r3
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	f000 f89a 	bl	80020a0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8001f6c:	8abb      	ldrh	r3, [r7, #20]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	82bb      	strh	r3, [r7, #20]
 8001f72:	8aba      	ldrh	r2, [r7, #20]
 8001f74:	893b      	ldrh	r3, [r7, #8]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d3f0      	bcc.n	8001f5c <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8001f7a:	f7ff fed3 	bl	8001d24 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8001f7e:	7afb      	ldrb	r3, [r7, #11]
 8001f80:	2b84      	cmp	r3, #132	@ 0x84
 8001f82:	d002      	beq.n	8001f8a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8001f84:	68f8      	ldr	r0, [r7, #12]
 8001f86:	f000 f95d 	bl	8002244 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d002      	beq.n	8001f98 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	75fb      	strb	r3, [r7, #23]
 8001f96:	e001      	b.n	8001f9c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	715a      	strb	r2, [r3, #5]

    return status;
 8001fa8:	7dfb      	ldrb	r3, [r7, #23]
 8001faa:	e000      	b.n	8001fae <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8001fac:	2302      	movs	r3, #2
  }
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3718      	adds	r7, #24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b088      	sub	sp, #32
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	60f8      	str	r0, [r7, #12]
 8001fbe:	607a      	str	r2, [r7, #4]
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	72fb      	strb	r3, [r7, #11]
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	799b      	ldrb	r3, [r3, #6]
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d13d      	bne.n	8002054 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	795b      	ldrb	r3, [r3, #5]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d101      	bne.n	8001fe4 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	e038      	b.n	8002056 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	f000 f906 	bl	80021fc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8001ff0:	f7ff fea8 	bl	8001d44 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8001ff4:	7afb      	ldrb	r3, [r7, #11]
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	68f8      	ldr	r0, [r7, #12]
 8001ffa:	f000 f851 	bl	80020a0 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8001ffe:	2100      	movs	r1, #0
 8002000:	68f8      	ldr	r0, [r7, #12]
 8002002:	f000 f84d 	bl	80020a0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002006:	2300      	movs	r3, #0
 8002008:	82fb      	strh	r3, [r7, #22]
 800200a:	e009      	b.n	8002020 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800200c:	69b9      	ldr	r1, [r7, #24]
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f000 f89c 	bl	800214c <SUBGHZSPI_Receive>
      pData++;
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	3301      	adds	r3, #1
 8002018:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800201a:	8afb      	ldrh	r3, [r7, #22]
 800201c:	3301      	adds	r3, #1
 800201e:	82fb      	strh	r3, [r7, #22]
 8002020:	8afa      	ldrh	r2, [r7, #22]
 8002022:	893b      	ldrh	r3, [r7, #8]
 8002024:	429a      	cmp	r2, r3
 8002026:	d3f1      	bcc.n	800200c <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002028:	f7ff fe7c 	bl	8001d24 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f000 f909 	bl	8002244 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d002      	beq.n	8002040 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	77fb      	strb	r3, [r7, #31]
 800203e:	e001      	b.n	8002044 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8002040:	2300      	movs	r3, #0
 8002042:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2201      	movs	r2, #1
 8002048:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2200      	movs	r2, #0
 800204e:	715a      	strb	r2, [r3, #5]

    return status;
 8002050:	7ffb      	ldrb	r3, [r7, #31]
 8002052:	e000      	b.n	8002056 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002054:	2302      	movs	r3, #2
  }
}
 8002056:	4618      	mov	r0, r3
 8002058:	3720      	adds	r7, #32
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
	...

08002060 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002068:	4b0c      	ldr	r3, [pc, #48]	@ (800209c <SUBGHZSPI_Init+0x3c>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a0b      	ldr	r2, [pc, #44]	@ (800209c <SUBGHZSPI_Init+0x3c>)
 800206e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002072:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8002074:	4a09      	ldr	r2, [pc, #36]	@ (800209c <SUBGHZSPI_Init+0x3c>)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 800207c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800207e:	4b07      	ldr	r3, [pc, #28]	@ (800209c <SUBGHZSPI_Init+0x3c>)
 8002080:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8002084:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002086:	4b05      	ldr	r3, [pc, #20]	@ (800209c <SUBGHZSPI_Init+0x3c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a04      	ldr	r2, [pc, #16]	@ (800209c <SUBGHZSPI_Init+0x3c>)
 800208c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002090:	6013      	str	r3, [r2, #0]
}
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr
 800209c:	58010000 	.word	0x58010000

080020a0 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b087      	sub	sp, #28
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	460b      	mov	r3, r1
 80020aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80020ac:	2300      	movs	r3, #0
 80020ae:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80020b0:	4b23      	ldr	r3, [pc, #140]	@ (8002140 <SUBGHZSPI_Transmit+0xa0>)
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4613      	mov	r3, r2
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	1a9b      	subs	r3, r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	0cdb      	lsrs	r3, r3, #19
 80020be:	2264      	movs	r2, #100	@ 0x64
 80020c0:	fb02 f303 	mul.w	r3, r2, r3
 80020c4:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d105      	bne.n	80020d8 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	609a      	str	r2, [r3, #8]
      break;
 80020d6:	e008      	b.n	80020ea <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	3b01      	subs	r3, #1
 80020dc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80020de:	4b19      	ldr	r3, [pc, #100]	@ (8002144 <SUBGHZSPI_Transmit+0xa4>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d1ed      	bne.n	80020c6 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80020ea:	4b17      	ldr	r3, [pc, #92]	@ (8002148 <SUBGHZSPI_Transmit+0xa8>)
 80020ec:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	78fa      	ldrb	r2, [r7, #3]
 80020f2:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80020f4:	4b12      	ldr	r3, [pc, #72]	@ (8002140 <SUBGHZSPI_Transmit+0xa0>)
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	4613      	mov	r3, r2
 80020fa:	00db      	lsls	r3, r3, #3
 80020fc:	1a9b      	subs	r3, r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	0cdb      	lsrs	r3, r3, #19
 8002102:	2264      	movs	r2, #100	@ 0x64
 8002104:	fb02 f303 	mul.w	r3, r2, r3
 8002108:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d105      	bne.n	800211c <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	609a      	str	r2, [r3, #8]
      break;
 800211a:	e008      	b.n	800212e <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	3b01      	subs	r3, #1
 8002120:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8002122:	4b08      	ldr	r3, [pc, #32]	@ (8002144 <SUBGHZSPI_Transmit+0xa4>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	2b01      	cmp	r3, #1
 800212c:	d1ed      	bne.n	800210a <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800212e:	4b05      	ldr	r3, [pc, #20]	@ (8002144 <SUBGHZSPI_Transmit+0xa4>)
 8002130:	68db      	ldr	r3, [r3, #12]

  return status;
 8002132:	7dfb      	ldrb	r3, [r7, #23]
}
 8002134:	4618      	mov	r0, r3
 8002136:	371c      	adds	r7, #28
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	2000003c 	.word	0x2000003c
 8002144:	58010000 	.word	0x58010000
 8002148:	5801000c 	.word	0x5801000c

0800214c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800214c:	b480      	push	{r7}
 800214e:	b087      	sub	sp, #28
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002156:	2300      	movs	r3, #0
 8002158:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800215a:	4b25      	ldr	r3, [pc, #148]	@ (80021f0 <SUBGHZSPI_Receive+0xa4>)
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	4613      	mov	r3, r2
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	1a9b      	subs	r3, r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	0cdb      	lsrs	r3, r3, #19
 8002168:	2264      	movs	r2, #100	@ 0x64
 800216a:	fb02 f303 	mul.w	r3, r2, r3
 800216e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d105      	bne.n	8002182 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2201      	movs	r2, #1
 800217e:	609a      	str	r2, [r3, #8]
      break;
 8002180:	e008      	b.n	8002194 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	3b01      	subs	r3, #1
 8002186:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002188:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <SUBGHZSPI_Receive+0xa8>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	2b02      	cmp	r3, #2
 8002192:	d1ed      	bne.n	8002170 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8002194:	4b18      	ldr	r3, [pc, #96]	@ (80021f8 <SUBGHZSPI_Receive+0xac>)
 8002196:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	22ff      	movs	r2, #255	@ 0xff
 800219c:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800219e:	4b14      	ldr	r3, [pc, #80]	@ (80021f0 <SUBGHZSPI_Receive+0xa4>)
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	4613      	mov	r3, r2
 80021a4:	00db      	lsls	r3, r3, #3
 80021a6:	1a9b      	subs	r3, r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	0cdb      	lsrs	r3, r3, #19
 80021ac:	2264      	movs	r2, #100	@ 0x64
 80021ae:	fb02 f303 	mul.w	r3, r2, r3
 80021b2:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d105      	bne.n	80021c6 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2201      	movs	r2, #1
 80021c2:	609a      	str	r2, [r3, #8]
      break;
 80021c4:	e008      	b.n	80021d8 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	3b01      	subs	r3, #1
 80021ca:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80021cc:	4b09      	ldr	r3, [pc, #36]	@ (80021f4 <SUBGHZSPI_Receive+0xa8>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f003 0301 	and.w	r3, r3, #1
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d1ed      	bne.n	80021b4 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80021d8:	4b06      	ldr	r3, [pc, #24]	@ (80021f4 <SUBGHZSPI_Receive+0xa8>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	701a      	strb	r2, [r3, #0]

  return status;
 80021e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	371c      	adds	r7, #28
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	2000003c 	.word	0x2000003c
 80021f4:	58010000 	.word	0x58010000
 80021f8:	5801000c 	.word	0x5801000c

080021fc <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	791b      	ldrb	r3, [r3, #4]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d111      	bne.n	8002230 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 800220c:	4b0c      	ldr	r3, [pc, #48]	@ (8002240 <SUBGHZ_CheckDeviceReady+0x44>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	4613      	mov	r3, r2
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	4413      	add	r3, r2
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	0c1b      	lsrs	r3, r3, #16
 800221a:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800221c:	f7ff fd92 	bl	8001d44 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	3b01      	subs	r3, #1
 8002224:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1f9      	bne.n	8002220 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800222c:	f7ff fd7a 	bl	8001d24 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f000 f807 	bl	8002244 <SUBGHZ_WaitOnBusy>
 8002236:	4603      	mov	r3, r0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3710      	adds	r7, #16
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	2000003c 	.word	0x2000003c

08002244 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800224c:	2300      	movs	r3, #0
 800224e:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8002250:	4b12      	ldr	r3, [pc, #72]	@ (800229c <SUBGHZ_WaitOnBusy+0x58>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4613      	mov	r3, r2
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	4413      	add	r3, r2
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	0d1b      	lsrs	r3, r3, #20
 800225e:	2264      	movs	r2, #100	@ 0x64
 8002260:	fb02 f303 	mul.w	r3, r2, r3
 8002264:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8002266:	f7ff fd9b 	bl	8001da0 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800226a:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d105      	bne.n	800227e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2202      	movs	r2, #2
 800227a:	609a      	str	r2, [r3, #8]
      break;
 800227c:	e009      	b.n	8002292 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	3b01      	subs	r3, #1
 8002282:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8002284:	f7ff fd7a 	bl	8001d7c <LL_PWR_IsActiveFlag_RFBUSYS>
 8002288:	4602      	mov	r2, r0
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	4013      	ands	r3, r2
 800228e:	2b01      	cmp	r3, #1
 8002290:	d0e9      	beq.n	8002266 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8002292:	7dfb      	ldrb	r3, [r7, #23]
}
 8002294:	4618      	mov	r0, r3
 8002296:	3718      	adds	r7, #24
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	2000003c 	.word	0x2000003c

080022a0 <std>:
 80022a0:	2300      	movs	r3, #0
 80022a2:	b510      	push	{r4, lr}
 80022a4:	4604      	mov	r4, r0
 80022a6:	e9c0 3300 	strd	r3, r3, [r0]
 80022aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80022ae:	6083      	str	r3, [r0, #8]
 80022b0:	8181      	strh	r1, [r0, #12]
 80022b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80022b4:	81c2      	strh	r2, [r0, #14]
 80022b6:	6183      	str	r3, [r0, #24]
 80022b8:	4619      	mov	r1, r3
 80022ba:	2208      	movs	r2, #8
 80022bc:	305c      	adds	r0, #92	@ 0x5c
 80022be:	f000 f906 	bl	80024ce <memset>
 80022c2:	4b0d      	ldr	r3, [pc, #52]	@ (80022f8 <std+0x58>)
 80022c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80022c6:	4b0d      	ldr	r3, [pc, #52]	@ (80022fc <std+0x5c>)
 80022c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80022ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002300 <std+0x60>)
 80022cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80022ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002304 <std+0x64>)
 80022d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80022d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002308 <std+0x68>)
 80022d4:	6224      	str	r4, [r4, #32]
 80022d6:	429c      	cmp	r4, r3
 80022d8:	d006      	beq.n	80022e8 <std+0x48>
 80022da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80022de:	4294      	cmp	r4, r2
 80022e0:	d002      	beq.n	80022e8 <std+0x48>
 80022e2:	33d0      	adds	r3, #208	@ 0xd0
 80022e4:	429c      	cmp	r4, r3
 80022e6:	d105      	bne.n	80022f4 <std+0x54>
 80022e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80022ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022f0:	f000 b966 	b.w	80025c0 <__retarget_lock_init_recursive>
 80022f4:	bd10      	pop	{r4, pc}
 80022f6:	bf00      	nop
 80022f8:	08002449 	.word	0x08002449
 80022fc:	0800246b 	.word	0x0800246b
 8002300:	080024a3 	.word	0x080024a3
 8002304:	080024c7 	.word	0x080024c7
 8002308:	200000e4 	.word	0x200000e4

0800230c <stdio_exit_handler>:
 800230c:	4a02      	ldr	r2, [pc, #8]	@ (8002318 <stdio_exit_handler+0xc>)
 800230e:	4903      	ldr	r1, [pc, #12]	@ (800231c <stdio_exit_handler+0x10>)
 8002310:	4803      	ldr	r0, [pc, #12]	@ (8002320 <stdio_exit_handler+0x14>)
 8002312:	f000 b869 	b.w	80023e8 <_fwalk_sglue>
 8002316:	bf00      	nop
 8002318:	20000048 	.word	0x20000048
 800231c:	08002e55 	.word	0x08002e55
 8002320:	20000058 	.word	0x20000058

08002324 <cleanup_stdio>:
 8002324:	6841      	ldr	r1, [r0, #4]
 8002326:	4b0c      	ldr	r3, [pc, #48]	@ (8002358 <cleanup_stdio+0x34>)
 8002328:	4299      	cmp	r1, r3
 800232a:	b510      	push	{r4, lr}
 800232c:	4604      	mov	r4, r0
 800232e:	d001      	beq.n	8002334 <cleanup_stdio+0x10>
 8002330:	f000 fd90 	bl	8002e54 <_fflush_r>
 8002334:	68a1      	ldr	r1, [r4, #8]
 8002336:	4b09      	ldr	r3, [pc, #36]	@ (800235c <cleanup_stdio+0x38>)
 8002338:	4299      	cmp	r1, r3
 800233a:	d002      	beq.n	8002342 <cleanup_stdio+0x1e>
 800233c:	4620      	mov	r0, r4
 800233e:	f000 fd89 	bl	8002e54 <_fflush_r>
 8002342:	68e1      	ldr	r1, [r4, #12]
 8002344:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <cleanup_stdio+0x3c>)
 8002346:	4299      	cmp	r1, r3
 8002348:	d004      	beq.n	8002354 <cleanup_stdio+0x30>
 800234a:	4620      	mov	r0, r4
 800234c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002350:	f000 bd80 	b.w	8002e54 <_fflush_r>
 8002354:	bd10      	pop	{r4, pc}
 8002356:	bf00      	nop
 8002358:	200000e4 	.word	0x200000e4
 800235c:	2000014c 	.word	0x2000014c
 8002360:	200001b4 	.word	0x200001b4

08002364 <global_stdio_init.part.0>:
 8002364:	b510      	push	{r4, lr}
 8002366:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <global_stdio_init.part.0+0x30>)
 8002368:	4c0b      	ldr	r4, [pc, #44]	@ (8002398 <global_stdio_init.part.0+0x34>)
 800236a:	4a0c      	ldr	r2, [pc, #48]	@ (800239c <global_stdio_init.part.0+0x38>)
 800236c:	601a      	str	r2, [r3, #0]
 800236e:	4620      	mov	r0, r4
 8002370:	2200      	movs	r2, #0
 8002372:	2104      	movs	r1, #4
 8002374:	f7ff ff94 	bl	80022a0 <std>
 8002378:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800237c:	2201      	movs	r2, #1
 800237e:	2109      	movs	r1, #9
 8002380:	f7ff ff8e 	bl	80022a0 <std>
 8002384:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002388:	2202      	movs	r2, #2
 800238a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800238e:	2112      	movs	r1, #18
 8002390:	f7ff bf86 	b.w	80022a0 <std>
 8002394:	2000021c 	.word	0x2000021c
 8002398:	200000e4 	.word	0x200000e4
 800239c:	0800230d 	.word	0x0800230d

080023a0 <__sfp_lock_acquire>:
 80023a0:	4801      	ldr	r0, [pc, #4]	@ (80023a8 <__sfp_lock_acquire+0x8>)
 80023a2:	f000 b90e 	b.w	80025c2 <__retarget_lock_acquire_recursive>
 80023a6:	bf00      	nop
 80023a8:	20000225 	.word	0x20000225

080023ac <__sfp_lock_release>:
 80023ac:	4801      	ldr	r0, [pc, #4]	@ (80023b4 <__sfp_lock_release+0x8>)
 80023ae:	f000 b909 	b.w	80025c4 <__retarget_lock_release_recursive>
 80023b2:	bf00      	nop
 80023b4:	20000225 	.word	0x20000225

080023b8 <__sinit>:
 80023b8:	b510      	push	{r4, lr}
 80023ba:	4604      	mov	r4, r0
 80023bc:	f7ff fff0 	bl	80023a0 <__sfp_lock_acquire>
 80023c0:	6a23      	ldr	r3, [r4, #32]
 80023c2:	b11b      	cbz	r3, 80023cc <__sinit+0x14>
 80023c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023c8:	f7ff bff0 	b.w	80023ac <__sfp_lock_release>
 80023cc:	4b04      	ldr	r3, [pc, #16]	@ (80023e0 <__sinit+0x28>)
 80023ce:	6223      	str	r3, [r4, #32]
 80023d0:	4b04      	ldr	r3, [pc, #16]	@ (80023e4 <__sinit+0x2c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1f5      	bne.n	80023c4 <__sinit+0xc>
 80023d8:	f7ff ffc4 	bl	8002364 <global_stdio_init.part.0>
 80023dc:	e7f2      	b.n	80023c4 <__sinit+0xc>
 80023de:	bf00      	nop
 80023e0:	08002325 	.word	0x08002325
 80023e4:	2000021c 	.word	0x2000021c

080023e8 <_fwalk_sglue>:
 80023e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80023ec:	4607      	mov	r7, r0
 80023ee:	4688      	mov	r8, r1
 80023f0:	4614      	mov	r4, r2
 80023f2:	2600      	movs	r6, #0
 80023f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80023f8:	f1b9 0901 	subs.w	r9, r9, #1
 80023fc:	d505      	bpl.n	800240a <_fwalk_sglue+0x22>
 80023fe:	6824      	ldr	r4, [r4, #0]
 8002400:	2c00      	cmp	r4, #0
 8002402:	d1f7      	bne.n	80023f4 <_fwalk_sglue+0xc>
 8002404:	4630      	mov	r0, r6
 8002406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800240a:	89ab      	ldrh	r3, [r5, #12]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d907      	bls.n	8002420 <_fwalk_sglue+0x38>
 8002410:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002414:	3301      	adds	r3, #1
 8002416:	d003      	beq.n	8002420 <_fwalk_sglue+0x38>
 8002418:	4629      	mov	r1, r5
 800241a:	4638      	mov	r0, r7
 800241c:	47c0      	blx	r8
 800241e:	4306      	orrs	r6, r0
 8002420:	3568      	adds	r5, #104	@ 0x68
 8002422:	e7e9      	b.n	80023f8 <_fwalk_sglue+0x10>

08002424 <iprintf>:
 8002424:	b40f      	push	{r0, r1, r2, r3}
 8002426:	b507      	push	{r0, r1, r2, lr}
 8002428:	4906      	ldr	r1, [pc, #24]	@ (8002444 <iprintf+0x20>)
 800242a:	ab04      	add	r3, sp, #16
 800242c:	6808      	ldr	r0, [r1, #0]
 800242e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002432:	6881      	ldr	r1, [r0, #8]
 8002434:	9301      	str	r3, [sp, #4]
 8002436:	f000 f9e7 	bl	8002808 <_vfiprintf_r>
 800243a:	b003      	add	sp, #12
 800243c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002440:	b004      	add	sp, #16
 8002442:	4770      	bx	lr
 8002444:	20000054 	.word	0x20000054

08002448 <__sread>:
 8002448:	b510      	push	{r4, lr}
 800244a:	460c      	mov	r4, r1
 800244c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002450:	f000 f868 	bl	8002524 <_read_r>
 8002454:	2800      	cmp	r0, #0
 8002456:	bfab      	itete	ge
 8002458:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800245a:	89a3      	ldrhlt	r3, [r4, #12]
 800245c:	181b      	addge	r3, r3, r0
 800245e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002462:	bfac      	ite	ge
 8002464:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002466:	81a3      	strhlt	r3, [r4, #12]
 8002468:	bd10      	pop	{r4, pc}

0800246a <__swrite>:
 800246a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800246e:	461f      	mov	r7, r3
 8002470:	898b      	ldrh	r3, [r1, #12]
 8002472:	05db      	lsls	r3, r3, #23
 8002474:	4605      	mov	r5, r0
 8002476:	460c      	mov	r4, r1
 8002478:	4616      	mov	r6, r2
 800247a:	d505      	bpl.n	8002488 <__swrite+0x1e>
 800247c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002480:	2302      	movs	r3, #2
 8002482:	2200      	movs	r2, #0
 8002484:	f000 f83c 	bl	8002500 <_lseek_r>
 8002488:	89a3      	ldrh	r3, [r4, #12]
 800248a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800248e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002492:	81a3      	strh	r3, [r4, #12]
 8002494:	4632      	mov	r2, r6
 8002496:	463b      	mov	r3, r7
 8002498:	4628      	mov	r0, r5
 800249a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800249e:	f000 b853 	b.w	8002548 <_write_r>

080024a2 <__sseek>:
 80024a2:	b510      	push	{r4, lr}
 80024a4:	460c      	mov	r4, r1
 80024a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024aa:	f000 f829 	bl	8002500 <_lseek_r>
 80024ae:	1c43      	adds	r3, r0, #1
 80024b0:	89a3      	ldrh	r3, [r4, #12]
 80024b2:	bf15      	itete	ne
 80024b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80024b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80024ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80024be:	81a3      	strheq	r3, [r4, #12]
 80024c0:	bf18      	it	ne
 80024c2:	81a3      	strhne	r3, [r4, #12]
 80024c4:	bd10      	pop	{r4, pc}

080024c6 <__sclose>:
 80024c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024ca:	f000 b809 	b.w	80024e0 <_close_r>

080024ce <memset>:
 80024ce:	4402      	add	r2, r0
 80024d0:	4603      	mov	r3, r0
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d100      	bne.n	80024d8 <memset+0xa>
 80024d6:	4770      	bx	lr
 80024d8:	f803 1b01 	strb.w	r1, [r3], #1
 80024dc:	e7f9      	b.n	80024d2 <memset+0x4>
	...

080024e0 <_close_r>:
 80024e0:	b538      	push	{r3, r4, r5, lr}
 80024e2:	4d06      	ldr	r5, [pc, #24]	@ (80024fc <_close_r+0x1c>)
 80024e4:	2300      	movs	r3, #0
 80024e6:	4604      	mov	r4, r0
 80024e8:	4608      	mov	r0, r1
 80024ea:	602b      	str	r3, [r5, #0]
 80024ec:	f7fe f938 	bl	8000760 <_close>
 80024f0:	1c43      	adds	r3, r0, #1
 80024f2:	d102      	bne.n	80024fa <_close_r+0x1a>
 80024f4:	682b      	ldr	r3, [r5, #0]
 80024f6:	b103      	cbz	r3, 80024fa <_close_r+0x1a>
 80024f8:	6023      	str	r3, [r4, #0]
 80024fa:	bd38      	pop	{r3, r4, r5, pc}
 80024fc:	20000220 	.word	0x20000220

08002500 <_lseek_r>:
 8002500:	b538      	push	{r3, r4, r5, lr}
 8002502:	4d07      	ldr	r5, [pc, #28]	@ (8002520 <_lseek_r+0x20>)
 8002504:	4604      	mov	r4, r0
 8002506:	4608      	mov	r0, r1
 8002508:	4611      	mov	r1, r2
 800250a:	2200      	movs	r2, #0
 800250c:	602a      	str	r2, [r5, #0]
 800250e:	461a      	mov	r2, r3
 8002510:	f7fe f94a 	bl	80007a8 <_lseek>
 8002514:	1c43      	adds	r3, r0, #1
 8002516:	d102      	bne.n	800251e <_lseek_r+0x1e>
 8002518:	682b      	ldr	r3, [r5, #0]
 800251a:	b103      	cbz	r3, 800251e <_lseek_r+0x1e>
 800251c:	6023      	str	r3, [r4, #0]
 800251e:	bd38      	pop	{r3, r4, r5, pc}
 8002520:	20000220 	.word	0x20000220

08002524 <_read_r>:
 8002524:	b538      	push	{r3, r4, r5, lr}
 8002526:	4d07      	ldr	r5, [pc, #28]	@ (8002544 <_read_r+0x20>)
 8002528:	4604      	mov	r4, r0
 800252a:	4608      	mov	r0, r1
 800252c:	4611      	mov	r1, r2
 800252e:	2200      	movs	r2, #0
 8002530:	602a      	str	r2, [r5, #0]
 8002532:	461a      	mov	r2, r3
 8002534:	f7fe f8db 	bl	80006ee <_read>
 8002538:	1c43      	adds	r3, r0, #1
 800253a:	d102      	bne.n	8002542 <_read_r+0x1e>
 800253c:	682b      	ldr	r3, [r5, #0]
 800253e:	b103      	cbz	r3, 8002542 <_read_r+0x1e>
 8002540:	6023      	str	r3, [r4, #0]
 8002542:	bd38      	pop	{r3, r4, r5, pc}
 8002544:	20000220 	.word	0x20000220

08002548 <_write_r>:
 8002548:	b538      	push	{r3, r4, r5, lr}
 800254a:	4d07      	ldr	r5, [pc, #28]	@ (8002568 <_write_r+0x20>)
 800254c:	4604      	mov	r4, r0
 800254e:	4608      	mov	r0, r1
 8002550:	4611      	mov	r1, r2
 8002552:	2200      	movs	r2, #0
 8002554:	602a      	str	r2, [r5, #0]
 8002556:	461a      	mov	r2, r3
 8002558:	f7fe f8e6 	bl	8000728 <_write>
 800255c:	1c43      	adds	r3, r0, #1
 800255e:	d102      	bne.n	8002566 <_write_r+0x1e>
 8002560:	682b      	ldr	r3, [r5, #0]
 8002562:	b103      	cbz	r3, 8002566 <_write_r+0x1e>
 8002564:	6023      	str	r3, [r4, #0]
 8002566:	bd38      	pop	{r3, r4, r5, pc}
 8002568:	20000220 	.word	0x20000220

0800256c <__errno>:
 800256c:	4b01      	ldr	r3, [pc, #4]	@ (8002574 <__errno+0x8>)
 800256e:	6818      	ldr	r0, [r3, #0]
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	20000054 	.word	0x20000054

08002578 <__libc_init_array>:
 8002578:	b570      	push	{r4, r5, r6, lr}
 800257a:	4d0d      	ldr	r5, [pc, #52]	@ (80025b0 <__libc_init_array+0x38>)
 800257c:	4c0d      	ldr	r4, [pc, #52]	@ (80025b4 <__libc_init_array+0x3c>)
 800257e:	1b64      	subs	r4, r4, r5
 8002580:	10a4      	asrs	r4, r4, #2
 8002582:	2600      	movs	r6, #0
 8002584:	42a6      	cmp	r6, r4
 8002586:	d109      	bne.n	800259c <__libc_init_array+0x24>
 8002588:	4d0b      	ldr	r5, [pc, #44]	@ (80025b8 <__libc_init_array+0x40>)
 800258a:	4c0c      	ldr	r4, [pc, #48]	@ (80025bc <__libc_init_array+0x44>)
 800258c:	f000 fdb2 	bl	80030f4 <_init>
 8002590:	1b64      	subs	r4, r4, r5
 8002592:	10a4      	asrs	r4, r4, #2
 8002594:	2600      	movs	r6, #0
 8002596:	42a6      	cmp	r6, r4
 8002598:	d105      	bne.n	80025a6 <__libc_init_array+0x2e>
 800259a:	bd70      	pop	{r4, r5, r6, pc}
 800259c:	f855 3b04 	ldr.w	r3, [r5], #4
 80025a0:	4798      	blx	r3
 80025a2:	3601      	adds	r6, #1
 80025a4:	e7ee      	b.n	8002584 <__libc_init_array+0xc>
 80025a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80025aa:	4798      	blx	r3
 80025ac:	3601      	adds	r6, #1
 80025ae:	e7f2      	b.n	8002596 <__libc_init_array+0x1e>
 80025b0:	080031ec 	.word	0x080031ec
 80025b4:	080031ec 	.word	0x080031ec
 80025b8:	080031ec 	.word	0x080031ec
 80025bc:	080031f0 	.word	0x080031f0

080025c0 <__retarget_lock_init_recursive>:
 80025c0:	4770      	bx	lr

080025c2 <__retarget_lock_acquire_recursive>:
 80025c2:	4770      	bx	lr

080025c4 <__retarget_lock_release_recursive>:
 80025c4:	4770      	bx	lr
	...

080025c8 <_free_r>:
 80025c8:	b538      	push	{r3, r4, r5, lr}
 80025ca:	4605      	mov	r5, r0
 80025cc:	2900      	cmp	r1, #0
 80025ce:	d041      	beq.n	8002654 <_free_r+0x8c>
 80025d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80025d4:	1f0c      	subs	r4, r1, #4
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	bfb8      	it	lt
 80025da:	18e4      	addlt	r4, r4, r3
 80025dc:	f000 f8e0 	bl	80027a0 <__malloc_lock>
 80025e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002658 <_free_r+0x90>)
 80025e2:	6813      	ldr	r3, [r2, #0]
 80025e4:	b933      	cbnz	r3, 80025f4 <_free_r+0x2c>
 80025e6:	6063      	str	r3, [r4, #4]
 80025e8:	6014      	str	r4, [r2, #0]
 80025ea:	4628      	mov	r0, r5
 80025ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80025f0:	f000 b8dc 	b.w	80027ac <__malloc_unlock>
 80025f4:	42a3      	cmp	r3, r4
 80025f6:	d908      	bls.n	800260a <_free_r+0x42>
 80025f8:	6820      	ldr	r0, [r4, #0]
 80025fa:	1821      	adds	r1, r4, r0
 80025fc:	428b      	cmp	r3, r1
 80025fe:	bf01      	itttt	eq
 8002600:	6819      	ldreq	r1, [r3, #0]
 8002602:	685b      	ldreq	r3, [r3, #4]
 8002604:	1809      	addeq	r1, r1, r0
 8002606:	6021      	streq	r1, [r4, #0]
 8002608:	e7ed      	b.n	80025e6 <_free_r+0x1e>
 800260a:	461a      	mov	r2, r3
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	b10b      	cbz	r3, 8002614 <_free_r+0x4c>
 8002610:	42a3      	cmp	r3, r4
 8002612:	d9fa      	bls.n	800260a <_free_r+0x42>
 8002614:	6811      	ldr	r1, [r2, #0]
 8002616:	1850      	adds	r0, r2, r1
 8002618:	42a0      	cmp	r0, r4
 800261a:	d10b      	bne.n	8002634 <_free_r+0x6c>
 800261c:	6820      	ldr	r0, [r4, #0]
 800261e:	4401      	add	r1, r0
 8002620:	1850      	adds	r0, r2, r1
 8002622:	4283      	cmp	r3, r0
 8002624:	6011      	str	r1, [r2, #0]
 8002626:	d1e0      	bne.n	80025ea <_free_r+0x22>
 8002628:	6818      	ldr	r0, [r3, #0]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	6053      	str	r3, [r2, #4]
 800262e:	4408      	add	r0, r1
 8002630:	6010      	str	r0, [r2, #0]
 8002632:	e7da      	b.n	80025ea <_free_r+0x22>
 8002634:	d902      	bls.n	800263c <_free_r+0x74>
 8002636:	230c      	movs	r3, #12
 8002638:	602b      	str	r3, [r5, #0]
 800263a:	e7d6      	b.n	80025ea <_free_r+0x22>
 800263c:	6820      	ldr	r0, [r4, #0]
 800263e:	1821      	adds	r1, r4, r0
 8002640:	428b      	cmp	r3, r1
 8002642:	bf04      	itt	eq
 8002644:	6819      	ldreq	r1, [r3, #0]
 8002646:	685b      	ldreq	r3, [r3, #4]
 8002648:	6063      	str	r3, [r4, #4]
 800264a:	bf04      	itt	eq
 800264c:	1809      	addeq	r1, r1, r0
 800264e:	6021      	streq	r1, [r4, #0]
 8002650:	6054      	str	r4, [r2, #4]
 8002652:	e7ca      	b.n	80025ea <_free_r+0x22>
 8002654:	bd38      	pop	{r3, r4, r5, pc}
 8002656:	bf00      	nop
 8002658:	2000022c 	.word	0x2000022c

0800265c <sbrk_aligned>:
 800265c:	b570      	push	{r4, r5, r6, lr}
 800265e:	4e0f      	ldr	r6, [pc, #60]	@ (800269c <sbrk_aligned+0x40>)
 8002660:	460c      	mov	r4, r1
 8002662:	6831      	ldr	r1, [r6, #0]
 8002664:	4605      	mov	r5, r0
 8002666:	b911      	cbnz	r1, 800266e <sbrk_aligned+0x12>
 8002668:	f000 fcb0 	bl	8002fcc <_sbrk_r>
 800266c:	6030      	str	r0, [r6, #0]
 800266e:	4621      	mov	r1, r4
 8002670:	4628      	mov	r0, r5
 8002672:	f000 fcab 	bl	8002fcc <_sbrk_r>
 8002676:	1c43      	adds	r3, r0, #1
 8002678:	d103      	bne.n	8002682 <sbrk_aligned+0x26>
 800267a:	f04f 34ff 	mov.w	r4, #4294967295
 800267e:	4620      	mov	r0, r4
 8002680:	bd70      	pop	{r4, r5, r6, pc}
 8002682:	1cc4      	adds	r4, r0, #3
 8002684:	f024 0403 	bic.w	r4, r4, #3
 8002688:	42a0      	cmp	r0, r4
 800268a:	d0f8      	beq.n	800267e <sbrk_aligned+0x22>
 800268c:	1a21      	subs	r1, r4, r0
 800268e:	4628      	mov	r0, r5
 8002690:	f000 fc9c 	bl	8002fcc <_sbrk_r>
 8002694:	3001      	adds	r0, #1
 8002696:	d1f2      	bne.n	800267e <sbrk_aligned+0x22>
 8002698:	e7ef      	b.n	800267a <sbrk_aligned+0x1e>
 800269a:	bf00      	nop
 800269c:	20000228 	.word	0x20000228

080026a0 <_malloc_r>:
 80026a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80026a4:	1ccd      	adds	r5, r1, #3
 80026a6:	f025 0503 	bic.w	r5, r5, #3
 80026aa:	3508      	adds	r5, #8
 80026ac:	2d0c      	cmp	r5, #12
 80026ae:	bf38      	it	cc
 80026b0:	250c      	movcc	r5, #12
 80026b2:	2d00      	cmp	r5, #0
 80026b4:	4606      	mov	r6, r0
 80026b6:	db01      	blt.n	80026bc <_malloc_r+0x1c>
 80026b8:	42a9      	cmp	r1, r5
 80026ba:	d904      	bls.n	80026c6 <_malloc_r+0x26>
 80026bc:	230c      	movs	r3, #12
 80026be:	6033      	str	r3, [r6, #0]
 80026c0:	2000      	movs	r0, #0
 80026c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80026c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800279c <_malloc_r+0xfc>
 80026ca:	f000 f869 	bl	80027a0 <__malloc_lock>
 80026ce:	f8d8 3000 	ldr.w	r3, [r8]
 80026d2:	461c      	mov	r4, r3
 80026d4:	bb44      	cbnz	r4, 8002728 <_malloc_r+0x88>
 80026d6:	4629      	mov	r1, r5
 80026d8:	4630      	mov	r0, r6
 80026da:	f7ff ffbf 	bl	800265c <sbrk_aligned>
 80026de:	1c43      	adds	r3, r0, #1
 80026e0:	4604      	mov	r4, r0
 80026e2:	d158      	bne.n	8002796 <_malloc_r+0xf6>
 80026e4:	f8d8 4000 	ldr.w	r4, [r8]
 80026e8:	4627      	mov	r7, r4
 80026ea:	2f00      	cmp	r7, #0
 80026ec:	d143      	bne.n	8002776 <_malloc_r+0xd6>
 80026ee:	2c00      	cmp	r4, #0
 80026f0:	d04b      	beq.n	800278a <_malloc_r+0xea>
 80026f2:	6823      	ldr	r3, [r4, #0]
 80026f4:	4639      	mov	r1, r7
 80026f6:	4630      	mov	r0, r6
 80026f8:	eb04 0903 	add.w	r9, r4, r3
 80026fc:	f000 fc66 	bl	8002fcc <_sbrk_r>
 8002700:	4581      	cmp	r9, r0
 8002702:	d142      	bne.n	800278a <_malloc_r+0xea>
 8002704:	6821      	ldr	r1, [r4, #0]
 8002706:	1a6d      	subs	r5, r5, r1
 8002708:	4629      	mov	r1, r5
 800270a:	4630      	mov	r0, r6
 800270c:	f7ff ffa6 	bl	800265c <sbrk_aligned>
 8002710:	3001      	adds	r0, #1
 8002712:	d03a      	beq.n	800278a <_malloc_r+0xea>
 8002714:	6823      	ldr	r3, [r4, #0]
 8002716:	442b      	add	r3, r5
 8002718:	6023      	str	r3, [r4, #0]
 800271a:	f8d8 3000 	ldr.w	r3, [r8]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	bb62      	cbnz	r2, 800277c <_malloc_r+0xdc>
 8002722:	f8c8 7000 	str.w	r7, [r8]
 8002726:	e00f      	b.n	8002748 <_malloc_r+0xa8>
 8002728:	6822      	ldr	r2, [r4, #0]
 800272a:	1b52      	subs	r2, r2, r5
 800272c:	d420      	bmi.n	8002770 <_malloc_r+0xd0>
 800272e:	2a0b      	cmp	r2, #11
 8002730:	d917      	bls.n	8002762 <_malloc_r+0xc2>
 8002732:	1961      	adds	r1, r4, r5
 8002734:	42a3      	cmp	r3, r4
 8002736:	6025      	str	r5, [r4, #0]
 8002738:	bf18      	it	ne
 800273a:	6059      	strne	r1, [r3, #4]
 800273c:	6863      	ldr	r3, [r4, #4]
 800273e:	bf08      	it	eq
 8002740:	f8c8 1000 	streq.w	r1, [r8]
 8002744:	5162      	str	r2, [r4, r5]
 8002746:	604b      	str	r3, [r1, #4]
 8002748:	4630      	mov	r0, r6
 800274a:	f000 f82f 	bl	80027ac <__malloc_unlock>
 800274e:	f104 000b 	add.w	r0, r4, #11
 8002752:	1d23      	adds	r3, r4, #4
 8002754:	f020 0007 	bic.w	r0, r0, #7
 8002758:	1ac2      	subs	r2, r0, r3
 800275a:	bf1c      	itt	ne
 800275c:	1a1b      	subne	r3, r3, r0
 800275e:	50a3      	strne	r3, [r4, r2]
 8002760:	e7af      	b.n	80026c2 <_malloc_r+0x22>
 8002762:	6862      	ldr	r2, [r4, #4]
 8002764:	42a3      	cmp	r3, r4
 8002766:	bf0c      	ite	eq
 8002768:	f8c8 2000 	streq.w	r2, [r8]
 800276c:	605a      	strne	r2, [r3, #4]
 800276e:	e7eb      	b.n	8002748 <_malloc_r+0xa8>
 8002770:	4623      	mov	r3, r4
 8002772:	6864      	ldr	r4, [r4, #4]
 8002774:	e7ae      	b.n	80026d4 <_malloc_r+0x34>
 8002776:	463c      	mov	r4, r7
 8002778:	687f      	ldr	r7, [r7, #4]
 800277a:	e7b6      	b.n	80026ea <_malloc_r+0x4a>
 800277c:	461a      	mov	r2, r3
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	42a3      	cmp	r3, r4
 8002782:	d1fb      	bne.n	800277c <_malloc_r+0xdc>
 8002784:	2300      	movs	r3, #0
 8002786:	6053      	str	r3, [r2, #4]
 8002788:	e7de      	b.n	8002748 <_malloc_r+0xa8>
 800278a:	230c      	movs	r3, #12
 800278c:	6033      	str	r3, [r6, #0]
 800278e:	4630      	mov	r0, r6
 8002790:	f000 f80c 	bl	80027ac <__malloc_unlock>
 8002794:	e794      	b.n	80026c0 <_malloc_r+0x20>
 8002796:	6005      	str	r5, [r0, #0]
 8002798:	e7d6      	b.n	8002748 <_malloc_r+0xa8>
 800279a:	bf00      	nop
 800279c:	2000022c 	.word	0x2000022c

080027a0 <__malloc_lock>:
 80027a0:	4801      	ldr	r0, [pc, #4]	@ (80027a8 <__malloc_lock+0x8>)
 80027a2:	f7ff bf0e 	b.w	80025c2 <__retarget_lock_acquire_recursive>
 80027a6:	bf00      	nop
 80027a8:	20000224 	.word	0x20000224

080027ac <__malloc_unlock>:
 80027ac:	4801      	ldr	r0, [pc, #4]	@ (80027b4 <__malloc_unlock+0x8>)
 80027ae:	f7ff bf09 	b.w	80025c4 <__retarget_lock_release_recursive>
 80027b2:	bf00      	nop
 80027b4:	20000224 	.word	0x20000224

080027b8 <__sfputc_r>:
 80027b8:	6893      	ldr	r3, [r2, #8]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	2b00      	cmp	r3, #0
 80027be:	b410      	push	{r4}
 80027c0:	6093      	str	r3, [r2, #8]
 80027c2:	da07      	bge.n	80027d4 <__sfputc_r+0x1c>
 80027c4:	6994      	ldr	r4, [r2, #24]
 80027c6:	42a3      	cmp	r3, r4
 80027c8:	db01      	blt.n	80027ce <__sfputc_r+0x16>
 80027ca:	290a      	cmp	r1, #10
 80027cc:	d102      	bne.n	80027d4 <__sfputc_r+0x1c>
 80027ce:	bc10      	pop	{r4}
 80027d0:	f000 bb68 	b.w	8002ea4 <__swbuf_r>
 80027d4:	6813      	ldr	r3, [r2, #0]
 80027d6:	1c58      	adds	r0, r3, #1
 80027d8:	6010      	str	r0, [r2, #0]
 80027da:	7019      	strb	r1, [r3, #0]
 80027dc:	4608      	mov	r0, r1
 80027de:	bc10      	pop	{r4}
 80027e0:	4770      	bx	lr

080027e2 <__sfputs_r>:
 80027e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027e4:	4606      	mov	r6, r0
 80027e6:	460f      	mov	r7, r1
 80027e8:	4614      	mov	r4, r2
 80027ea:	18d5      	adds	r5, r2, r3
 80027ec:	42ac      	cmp	r4, r5
 80027ee:	d101      	bne.n	80027f4 <__sfputs_r+0x12>
 80027f0:	2000      	movs	r0, #0
 80027f2:	e007      	b.n	8002804 <__sfputs_r+0x22>
 80027f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027f8:	463a      	mov	r2, r7
 80027fa:	4630      	mov	r0, r6
 80027fc:	f7ff ffdc 	bl	80027b8 <__sfputc_r>
 8002800:	1c43      	adds	r3, r0, #1
 8002802:	d1f3      	bne.n	80027ec <__sfputs_r+0xa>
 8002804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002808 <_vfiprintf_r>:
 8002808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800280c:	460d      	mov	r5, r1
 800280e:	b09d      	sub	sp, #116	@ 0x74
 8002810:	4614      	mov	r4, r2
 8002812:	4698      	mov	r8, r3
 8002814:	4606      	mov	r6, r0
 8002816:	b118      	cbz	r0, 8002820 <_vfiprintf_r+0x18>
 8002818:	6a03      	ldr	r3, [r0, #32]
 800281a:	b90b      	cbnz	r3, 8002820 <_vfiprintf_r+0x18>
 800281c:	f7ff fdcc 	bl	80023b8 <__sinit>
 8002820:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002822:	07d9      	lsls	r1, r3, #31
 8002824:	d405      	bmi.n	8002832 <_vfiprintf_r+0x2a>
 8002826:	89ab      	ldrh	r3, [r5, #12]
 8002828:	059a      	lsls	r2, r3, #22
 800282a:	d402      	bmi.n	8002832 <_vfiprintf_r+0x2a>
 800282c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800282e:	f7ff fec8 	bl	80025c2 <__retarget_lock_acquire_recursive>
 8002832:	89ab      	ldrh	r3, [r5, #12]
 8002834:	071b      	lsls	r3, r3, #28
 8002836:	d501      	bpl.n	800283c <_vfiprintf_r+0x34>
 8002838:	692b      	ldr	r3, [r5, #16]
 800283a:	b99b      	cbnz	r3, 8002864 <_vfiprintf_r+0x5c>
 800283c:	4629      	mov	r1, r5
 800283e:	4630      	mov	r0, r6
 8002840:	f000 fb6e 	bl	8002f20 <__swsetup_r>
 8002844:	b170      	cbz	r0, 8002864 <_vfiprintf_r+0x5c>
 8002846:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002848:	07dc      	lsls	r4, r3, #31
 800284a:	d504      	bpl.n	8002856 <_vfiprintf_r+0x4e>
 800284c:	f04f 30ff 	mov.w	r0, #4294967295
 8002850:	b01d      	add	sp, #116	@ 0x74
 8002852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002856:	89ab      	ldrh	r3, [r5, #12]
 8002858:	0598      	lsls	r0, r3, #22
 800285a:	d4f7      	bmi.n	800284c <_vfiprintf_r+0x44>
 800285c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800285e:	f7ff feb1 	bl	80025c4 <__retarget_lock_release_recursive>
 8002862:	e7f3      	b.n	800284c <_vfiprintf_r+0x44>
 8002864:	2300      	movs	r3, #0
 8002866:	9309      	str	r3, [sp, #36]	@ 0x24
 8002868:	2320      	movs	r3, #32
 800286a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800286e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002872:	2330      	movs	r3, #48	@ 0x30
 8002874:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002a24 <_vfiprintf_r+0x21c>
 8002878:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800287c:	f04f 0901 	mov.w	r9, #1
 8002880:	4623      	mov	r3, r4
 8002882:	469a      	mov	sl, r3
 8002884:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002888:	b10a      	cbz	r2, 800288e <_vfiprintf_r+0x86>
 800288a:	2a25      	cmp	r2, #37	@ 0x25
 800288c:	d1f9      	bne.n	8002882 <_vfiprintf_r+0x7a>
 800288e:	ebba 0b04 	subs.w	fp, sl, r4
 8002892:	d00b      	beq.n	80028ac <_vfiprintf_r+0xa4>
 8002894:	465b      	mov	r3, fp
 8002896:	4622      	mov	r2, r4
 8002898:	4629      	mov	r1, r5
 800289a:	4630      	mov	r0, r6
 800289c:	f7ff ffa1 	bl	80027e2 <__sfputs_r>
 80028a0:	3001      	adds	r0, #1
 80028a2:	f000 80a7 	beq.w	80029f4 <_vfiprintf_r+0x1ec>
 80028a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80028a8:	445a      	add	r2, fp
 80028aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80028ac:	f89a 3000 	ldrb.w	r3, [sl]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 809f 	beq.w	80029f4 <_vfiprintf_r+0x1ec>
 80028b6:	2300      	movs	r3, #0
 80028b8:	f04f 32ff 	mov.w	r2, #4294967295
 80028bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80028c0:	f10a 0a01 	add.w	sl, sl, #1
 80028c4:	9304      	str	r3, [sp, #16]
 80028c6:	9307      	str	r3, [sp, #28]
 80028c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80028cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80028ce:	4654      	mov	r4, sl
 80028d0:	2205      	movs	r2, #5
 80028d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028d6:	4853      	ldr	r0, [pc, #332]	@ (8002a24 <_vfiprintf_r+0x21c>)
 80028d8:	f7fd fc52 	bl	8000180 <memchr>
 80028dc:	9a04      	ldr	r2, [sp, #16]
 80028de:	b9d8      	cbnz	r0, 8002918 <_vfiprintf_r+0x110>
 80028e0:	06d1      	lsls	r1, r2, #27
 80028e2:	bf44      	itt	mi
 80028e4:	2320      	movmi	r3, #32
 80028e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80028ea:	0713      	lsls	r3, r2, #28
 80028ec:	bf44      	itt	mi
 80028ee:	232b      	movmi	r3, #43	@ 0x2b
 80028f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80028f4:	f89a 3000 	ldrb.w	r3, [sl]
 80028f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80028fa:	d015      	beq.n	8002928 <_vfiprintf_r+0x120>
 80028fc:	9a07      	ldr	r2, [sp, #28]
 80028fe:	4654      	mov	r4, sl
 8002900:	2000      	movs	r0, #0
 8002902:	f04f 0c0a 	mov.w	ip, #10
 8002906:	4621      	mov	r1, r4
 8002908:	f811 3b01 	ldrb.w	r3, [r1], #1
 800290c:	3b30      	subs	r3, #48	@ 0x30
 800290e:	2b09      	cmp	r3, #9
 8002910:	d94b      	bls.n	80029aa <_vfiprintf_r+0x1a2>
 8002912:	b1b0      	cbz	r0, 8002942 <_vfiprintf_r+0x13a>
 8002914:	9207      	str	r2, [sp, #28]
 8002916:	e014      	b.n	8002942 <_vfiprintf_r+0x13a>
 8002918:	eba0 0308 	sub.w	r3, r0, r8
 800291c:	fa09 f303 	lsl.w	r3, r9, r3
 8002920:	4313      	orrs	r3, r2
 8002922:	9304      	str	r3, [sp, #16]
 8002924:	46a2      	mov	sl, r4
 8002926:	e7d2      	b.n	80028ce <_vfiprintf_r+0xc6>
 8002928:	9b03      	ldr	r3, [sp, #12]
 800292a:	1d19      	adds	r1, r3, #4
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	9103      	str	r1, [sp, #12]
 8002930:	2b00      	cmp	r3, #0
 8002932:	bfbb      	ittet	lt
 8002934:	425b      	neglt	r3, r3
 8002936:	f042 0202 	orrlt.w	r2, r2, #2
 800293a:	9307      	strge	r3, [sp, #28]
 800293c:	9307      	strlt	r3, [sp, #28]
 800293e:	bfb8      	it	lt
 8002940:	9204      	strlt	r2, [sp, #16]
 8002942:	7823      	ldrb	r3, [r4, #0]
 8002944:	2b2e      	cmp	r3, #46	@ 0x2e
 8002946:	d10a      	bne.n	800295e <_vfiprintf_r+0x156>
 8002948:	7863      	ldrb	r3, [r4, #1]
 800294a:	2b2a      	cmp	r3, #42	@ 0x2a
 800294c:	d132      	bne.n	80029b4 <_vfiprintf_r+0x1ac>
 800294e:	9b03      	ldr	r3, [sp, #12]
 8002950:	1d1a      	adds	r2, r3, #4
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	9203      	str	r2, [sp, #12]
 8002956:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800295a:	3402      	adds	r4, #2
 800295c:	9305      	str	r3, [sp, #20]
 800295e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002a28 <_vfiprintf_r+0x220>
 8002962:	7821      	ldrb	r1, [r4, #0]
 8002964:	2203      	movs	r2, #3
 8002966:	4650      	mov	r0, sl
 8002968:	f7fd fc0a 	bl	8000180 <memchr>
 800296c:	b138      	cbz	r0, 800297e <_vfiprintf_r+0x176>
 800296e:	9b04      	ldr	r3, [sp, #16]
 8002970:	eba0 000a 	sub.w	r0, r0, sl
 8002974:	2240      	movs	r2, #64	@ 0x40
 8002976:	4082      	lsls	r2, r0
 8002978:	4313      	orrs	r3, r2
 800297a:	3401      	adds	r4, #1
 800297c:	9304      	str	r3, [sp, #16]
 800297e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002982:	482a      	ldr	r0, [pc, #168]	@ (8002a2c <_vfiprintf_r+0x224>)
 8002984:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002988:	2206      	movs	r2, #6
 800298a:	f7fd fbf9 	bl	8000180 <memchr>
 800298e:	2800      	cmp	r0, #0
 8002990:	d03f      	beq.n	8002a12 <_vfiprintf_r+0x20a>
 8002992:	4b27      	ldr	r3, [pc, #156]	@ (8002a30 <_vfiprintf_r+0x228>)
 8002994:	bb1b      	cbnz	r3, 80029de <_vfiprintf_r+0x1d6>
 8002996:	9b03      	ldr	r3, [sp, #12]
 8002998:	3307      	adds	r3, #7
 800299a:	f023 0307 	bic.w	r3, r3, #7
 800299e:	3308      	adds	r3, #8
 80029a0:	9303      	str	r3, [sp, #12]
 80029a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80029a4:	443b      	add	r3, r7
 80029a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80029a8:	e76a      	b.n	8002880 <_vfiprintf_r+0x78>
 80029aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80029ae:	460c      	mov	r4, r1
 80029b0:	2001      	movs	r0, #1
 80029b2:	e7a8      	b.n	8002906 <_vfiprintf_r+0xfe>
 80029b4:	2300      	movs	r3, #0
 80029b6:	3401      	adds	r4, #1
 80029b8:	9305      	str	r3, [sp, #20]
 80029ba:	4619      	mov	r1, r3
 80029bc:	f04f 0c0a 	mov.w	ip, #10
 80029c0:	4620      	mov	r0, r4
 80029c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80029c6:	3a30      	subs	r2, #48	@ 0x30
 80029c8:	2a09      	cmp	r2, #9
 80029ca:	d903      	bls.n	80029d4 <_vfiprintf_r+0x1cc>
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d0c6      	beq.n	800295e <_vfiprintf_r+0x156>
 80029d0:	9105      	str	r1, [sp, #20]
 80029d2:	e7c4      	b.n	800295e <_vfiprintf_r+0x156>
 80029d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80029d8:	4604      	mov	r4, r0
 80029da:	2301      	movs	r3, #1
 80029dc:	e7f0      	b.n	80029c0 <_vfiprintf_r+0x1b8>
 80029de:	ab03      	add	r3, sp, #12
 80029e0:	9300      	str	r3, [sp, #0]
 80029e2:	462a      	mov	r2, r5
 80029e4:	4b13      	ldr	r3, [pc, #76]	@ (8002a34 <_vfiprintf_r+0x22c>)
 80029e6:	a904      	add	r1, sp, #16
 80029e8:	4630      	mov	r0, r6
 80029ea:	f3af 8000 	nop.w
 80029ee:	4607      	mov	r7, r0
 80029f0:	1c78      	adds	r0, r7, #1
 80029f2:	d1d6      	bne.n	80029a2 <_vfiprintf_r+0x19a>
 80029f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80029f6:	07d9      	lsls	r1, r3, #31
 80029f8:	d405      	bmi.n	8002a06 <_vfiprintf_r+0x1fe>
 80029fa:	89ab      	ldrh	r3, [r5, #12]
 80029fc:	059a      	lsls	r2, r3, #22
 80029fe:	d402      	bmi.n	8002a06 <_vfiprintf_r+0x1fe>
 8002a00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a02:	f7ff fddf 	bl	80025c4 <__retarget_lock_release_recursive>
 8002a06:	89ab      	ldrh	r3, [r5, #12]
 8002a08:	065b      	lsls	r3, r3, #25
 8002a0a:	f53f af1f 	bmi.w	800284c <_vfiprintf_r+0x44>
 8002a0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002a10:	e71e      	b.n	8002850 <_vfiprintf_r+0x48>
 8002a12:	ab03      	add	r3, sp, #12
 8002a14:	9300      	str	r3, [sp, #0]
 8002a16:	462a      	mov	r2, r5
 8002a18:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <_vfiprintf_r+0x22c>)
 8002a1a:	a904      	add	r1, sp, #16
 8002a1c:	4630      	mov	r0, r6
 8002a1e:	f000 f879 	bl	8002b14 <_printf_i>
 8002a22:	e7e4      	b.n	80029ee <_vfiprintf_r+0x1e6>
 8002a24:	080031b0 	.word	0x080031b0
 8002a28:	080031b6 	.word	0x080031b6
 8002a2c:	080031ba 	.word	0x080031ba
 8002a30:	00000000 	.word	0x00000000
 8002a34:	080027e3 	.word	0x080027e3

08002a38 <_printf_common>:
 8002a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a3c:	4616      	mov	r6, r2
 8002a3e:	4698      	mov	r8, r3
 8002a40:	688a      	ldr	r2, [r1, #8]
 8002a42:	690b      	ldr	r3, [r1, #16]
 8002a44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	bfb8      	it	lt
 8002a4c:	4613      	movlt	r3, r2
 8002a4e:	6033      	str	r3, [r6, #0]
 8002a50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002a54:	4607      	mov	r7, r0
 8002a56:	460c      	mov	r4, r1
 8002a58:	b10a      	cbz	r2, 8002a5e <_printf_common+0x26>
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	6033      	str	r3, [r6, #0]
 8002a5e:	6823      	ldr	r3, [r4, #0]
 8002a60:	0699      	lsls	r1, r3, #26
 8002a62:	bf42      	ittt	mi
 8002a64:	6833      	ldrmi	r3, [r6, #0]
 8002a66:	3302      	addmi	r3, #2
 8002a68:	6033      	strmi	r3, [r6, #0]
 8002a6a:	6825      	ldr	r5, [r4, #0]
 8002a6c:	f015 0506 	ands.w	r5, r5, #6
 8002a70:	d106      	bne.n	8002a80 <_printf_common+0x48>
 8002a72:	f104 0a19 	add.w	sl, r4, #25
 8002a76:	68e3      	ldr	r3, [r4, #12]
 8002a78:	6832      	ldr	r2, [r6, #0]
 8002a7a:	1a9b      	subs	r3, r3, r2
 8002a7c:	42ab      	cmp	r3, r5
 8002a7e:	dc26      	bgt.n	8002ace <_printf_common+0x96>
 8002a80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002a84:	6822      	ldr	r2, [r4, #0]
 8002a86:	3b00      	subs	r3, #0
 8002a88:	bf18      	it	ne
 8002a8a:	2301      	movne	r3, #1
 8002a8c:	0692      	lsls	r2, r2, #26
 8002a8e:	d42b      	bmi.n	8002ae8 <_printf_common+0xb0>
 8002a90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002a94:	4641      	mov	r1, r8
 8002a96:	4638      	mov	r0, r7
 8002a98:	47c8      	blx	r9
 8002a9a:	3001      	adds	r0, #1
 8002a9c:	d01e      	beq.n	8002adc <_printf_common+0xa4>
 8002a9e:	6823      	ldr	r3, [r4, #0]
 8002aa0:	6922      	ldr	r2, [r4, #16]
 8002aa2:	f003 0306 	and.w	r3, r3, #6
 8002aa6:	2b04      	cmp	r3, #4
 8002aa8:	bf02      	ittt	eq
 8002aaa:	68e5      	ldreq	r5, [r4, #12]
 8002aac:	6833      	ldreq	r3, [r6, #0]
 8002aae:	1aed      	subeq	r5, r5, r3
 8002ab0:	68a3      	ldr	r3, [r4, #8]
 8002ab2:	bf0c      	ite	eq
 8002ab4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ab8:	2500      	movne	r5, #0
 8002aba:	4293      	cmp	r3, r2
 8002abc:	bfc4      	itt	gt
 8002abe:	1a9b      	subgt	r3, r3, r2
 8002ac0:	18ed      	addgt	r5, r5, r3
 8002ac2:	2600      	movs	r6, #0
 8002ac4:	341a      	adds	r4, #26
 8002ac6:	42b5      	cmp	r5, r6
 8002ac8:	d11a      	bne.n	8002b00 <_printf_common+0xc8>
 8002aca:	2000      	movs	r0, #0
 8002acc:	e008      	b.n	8002ae0 <_printf_common+0xa8>
 8002ace:	2301      	movs	r3, #1
 8002ad0:	4652      	mov	r2, sl
 8002ad2:	4641      	mov	r1, r8
 8002ad4:	4638      	mov	r0, r7
 8002ad6:	47c8      	blx	r9
 8002ad8:	3001      	adds	r0, #1
 8002ada:	d103      	bne.n	8002ae4 <_printf_common+0xac>
 8002adc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ae4:	3501      	adds	r5, #1
 8002ae6:	e7c6      	b.n	8002a76 <_printf_common+0x3e>
 8002ae8:	18e1      	adds	r1, r4, r3
 8002aea:	1c5a      	adds	r2, r3, #1
 8002aec:	2030      	movs	r0, #48	@ 0x30
 8002aee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002af2:	4422      	add	r2, r4
 8002af4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002af8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002afc:	3302      	adds	r3, #2
 8002afe:	e7c7      	b.n	8002a90 <_printf_common+0x58>
 8002b00:	2301      	movs	r3, #1
 8002b02:	4622      	mov	r2, r4
 8002b04:	4641      	mov	r1, r8
 8002b06:	4638      	mov	r0, r7
 8002b08:	47c8      	blx	r9
 8002b0a:	3001      	adds	r0, #1
 8002b0c:	d0e6      	beq.n	8002adc <_printf_common+0xa4>
 8002b0e:	3601      	adds	r6, #1
 8002b10:	e7d9      	b.n	8002ac6 <_printf_common+0x8e>
	...

08002b14 <_printf_i>:
 8002b14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b18:	7e0f      	ldrb	r7, [r1, #24]
 8002b1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002b1c:	2f78      	cmp	r7, #120	@ 0x78
 8002b1e:	4691      	mov	r9, r2
 8002b20:	4680      	mov	r8, r0
 8002b22:	460c      	mov	r4, r1
 8002b24:	469a      	mov	sl, r3
 8002b26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002b2a:	d807      	bhi.n	8002b3c <_printf_i+0x28>
 8002b2c:	2f62      	cmp	r7, #98	@ 0x62
 8002b2e:	d80a      	bhi.n	8002b46 <_printf_i+0x32>
 8002b30:	2f00      	cmp	r7, #0
 8002b32:	f000 80d2 	beq.w	8002cda <_printf_i+0x1c6>
 8002b36:	2f58      	cmp	r7, #88	@ 0x58
 8002b38:	f000 80b9 	beq.w	8002cae <_printf_i+0x19a>
 8002b3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002b40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002b44:	e03a      	b.n	8002bbc <_printf_i+0xa8>
 8002b46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002b4a:	2b15      	cmp	r3, #21
 8002b4c:	d8f6      	bhi.n	8002b3c <_printf_i+0x28>
 8002b4e:	a101      	add	r1, pc, #4	@ (adr r1, 8002b54 <_printf_i+0x40>)
 8002b50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002b54:	08002bad 	.word	0x08002bad
 8002b58:	08002bc1 	.word	0x08002bc1
 8002b5c:	08002b3d 	.word	0x08002b3d
 8002b60:	08002b3d 	.word	0x08002b3d
 8002b64:	08002b3d 	.word	0x08002b3d
 8002b68:	08002b3d 	.word	0x08002b3d
 8002b6c:	08002bc1 	.word	0x08002bc1
 8002b70:	08002b3d 	.word	0x08002b3d
 8002b74:	08002b3d 	.word	0x08002b3d
 8002b78:	08002b3d 	.word	0x08002b3d
 8002b7c:	08002b3d 	.word	0x08002b3d
 8002b80:	08002cc1 	.word	0x08002cc1
 8002b84:	08002beb 	.word	0x08002beb
 8002b88:	08002c7b 	.word	0x08002c7b
 8002b8c:	08002b3d 	.word	0x08002b3d
 8002b90:	08002b3d 	.word	0x08002b3d
 8002b94:	08002ce3 	.word	0x08002ce3
 8002b98:	08002b3d 	.word	0x08002b3d
 8002b9c:	08002beb 	.word	0x08002beb
 8002ba0:	08002b3d 	.word	0x08002b3d
 8002ba4:	08002b3d 	.word	0x08002b3d
 8002ba8:	08002c83 	.word	0x08002c83
 8002bac:	6833      	ldr	r3, [r6, #0]
 8002bae:	1d1a      	adds	r2, r3, #4
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6032      	str	r2, [r6, #0]
 8002bb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002bb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e09d      	b.n	8002cfc <_printf_i+0x1e8>
 8002bc0:	6833      	ldr	r3, [r6, #0]
 8002bc2:	6820      	ldr	r0, [r4, #0]
 8002bc4:	1d19      	adds	r1, r3, #4
 8002bc6:	6031      	str	r1, [r6, #0]
 8002bc8:	0606      	lsls	r6, r0, #24
 8002bca:	d501      	bpl.n	8002bd0 <_printf_i+0xbc>
 8002bcc:	681d      	ldr	r5, [r3, #0]
 8002bce:	e003      	b.n	8002bd8 <_printf_i+0xc4>
 8002bd0:	0645      	lsls	r5, r0, #25
 8002bd2:	d5fb      	bpl.n	8002bcc <_printf_i+0xb8>
 8002bd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002bd8:	2d00      	cmp	r5, #0
 8002bda:	da03      	bge.n	8002be4 <_printf_i+0xd0>
 8002bdc:	232d      	movs	r3, #45	@ 0x2d
 8002bde:	426d      	negs	r5, r5
 8002be0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002be4:	4859      	ldr	r0, [pc, #356]	@ (8002d4c <_printf_i+0x238>)
 8002be6:	230a      	movs	r3, #10
 8002be8:	e011      	b.n	8002c0e <_printf_i+0xfa>
 8002bea:	6821      	ldr	r1, [r4, #0]
 8002bec:	6833      	ldr	r3, [r6, #0]
 8002bee:	0608      	lsls	r0, r1, #24
 8002bf0:	f853 5b04 	ldr.w	r5, [r3], #4
 8002bf4:	d402      	bmi.n	8002bfc <_printf_i+0xe8>
 8002bf6:	0649      	lsls	r1, r1, #25
 8002bf8:	bf48      	it	mi
 8002bfa:	b2ad      	uxthmi	r5, r5
 8002bfc:	2f6f      	cmp	r7, #111	@ 0x6f
 8002bfe:	4853      	ldr	r0, [pc, #332]	@ (8002d4c <_printf_i+0x238>)
 8002c00:	6033      	str	r3, [r6, #0]
 8002c02:	bf14      	ite	ne
 8002c04:	230a      	movne	r3, #10
 8002c06:	2308      	moveq	r3, #8
 8002c08:	2100      	movs	r1, #0
 8002c0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002c0e:	6866      	ldr	r6, [r4, #4]
 8002c10:	60a6      	str	r6, [r4, #8]
 8002c12:	2e00      	cmp	r6, #0
 8002c14:	bfa2      	ittt	ge
 8002c16:	6821      	ldrge	r1, [r4, #0]
 8002c18:	f021 0104 	bicge.w	r1, r1, #4
 8002c1c:	6021      	strge	r1, [r4, #0]
 8002c1e:	b90d      	cbnz	r5, 8002c24 <_printf_i+0x110>
 8002c20:	2e00      	cmp	r6, #0
 8002c22:	d04b      	beq.n	8002cbc <_printf_i+0x1a8>
 8002c24:	4616      	mov	r6, r2
 8002c26:	fbb5 f1f3 	udiv	r1, r5, r3
 8002c2a:	fb03 5711 	mls	r7, r3, r1, r5
 8002c2e:	5dc7      	ldrb	r7, [r0, r7]
 8002c30:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002c34:	462f      	mov	r7, r5
 8002c36:	42bb      	cmp	r3, r7
 8002c38:	460d      	mov	r5, r1
 8002c3a:	d9f4      	bls.n	8002c26 <_printf_i+0x112>
 8002c3c:	2b08      	cmp	r3, #8
 8002c3e:	d10b      	bne.n	8002c58 <_printf_i+0x144>
 8002c40:	6823      	ldr	r3, [r4, #0]
 8002c42:	07df      	lsls	r7, r3, #31
 8002c44:	d508      	bpl.n	8002c58 <_printf_i+0x144>
 8002c46:	6923      	ldr	r3, [r4, #16]
 8002c48:	6861      	ldr	r1, [r4, #4]
 8002c4a:	4299      	cmp	r1, r3
 8002c4c:	bfde      	ittt	le
 8002c4e:	2330      	movle	r3, #48	@ 0x30
 8002c50:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002c54:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002c58:	1b92      	subs	r2, r2, r6
 8002c5a:	6122      	str	r2, [r4, #16]
 8002c5c:	f8cd a000 	str.w	sl, [sp]
 8002c60:	464b      	mov	r3, r9
 8002c62:	aa03      	add	r2, sp, #12
 8002c64:	4621      	mov	r1, r4
 8002c66:	4640      	mov	r0, r8
 8002c68:	f7ff fee6 	bl	8002a38 <_printf_common>
 8002c6c:	3001      	adds	r0, #1
 8002c6e:	d14a      	bne.n	8002d06 <_printf_i+0x1f2>
 8002c70:	f04f 30ff 	mov.w	r0, #4294967295
 8002c74:	b004      	add	sp, #16
 8002c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c7a:	6823      	ldr	r3, [r4, #0]
 8002c7c:	f043 0320 	orr.w	r3, r3, #32
 8002c80:	6023      	str	r3, [r4, #0]
 8002c82:	4833      	ldr	r0, [pc, #204]	@ (8002d50 <_printf_i+0x23c>)
 8002c84:	2778      	movs	r7, #120	@ 0x78
 8002c86:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002c8a:	6823      	ldr	r3, [r4, #0]
 8002c8c:	6831      	ldr	r1, [r6, #0]
 8002c8e:	061f      	lsls	r7, r3, #24
 8002c90:	f851 5b04 	ldr.w	r5, [r1], #4
 8002c94:	d402      	bmi.n	8002c9c <_printf_i+0x188>
 8002c96:	065f      	lsls	r7, r3, #25
 8002c98:	bf48      	it	mi
 8002c9a:	b2ad      	uxthmi	r5, r5
 8002c9c:	6031      	str	r1, [r6, #0]
 8002c9e:	07d9      	lsls	r1, r3, #31
 8002ca0:	bf44      	itt	mi
 8002ca2:	f043 0320 	orrmi.w	r3, r3, #32
 8002ca6:	6023      	strmi	r3, [r4, #0]
 8002ca8:	b11d      	cbz	r5, 8002cb2 <_printf_i+0x19e>
 8002caa:	2310      	movs	r3, #16
 8002cac:	e7ac      	b.n	8002c08 <_printf_i+0xf4>
 8002cae:	4827      	ldr	r0, [pc, #156]	@ (8002d4c <_printf_i+0x238>)
 8002cb0:	e7e9      	b.n	8002c86 <_printf_i+0x172>
 8002cb2:	6823      	ldr	r3, [r4, #0]
 8002cb4:	f023 0320 	bic.w	r3, r3, #32
 8002cb8:	6023      	str	r3, [r4, #0]
 8002cba:	e7f6      	b.n	8002caa <_printf_i+0x196>
 8002cbc:	4616      	mov	r6, r2
 8002cbe:	e7bd      	b.n	8002c3c <_printf_i+0x128>
 8002cc0:	6833      	ldr	r3, [r6, #0]
 8002cc2:	6825      	ldr	r5, [r4, #0]
 8002cc4:	6961      	ldr	r1, [r4, #20]
 8002cc6:	1d18      	adds	r0, r3, #4
 8002cc8:	6030      	str	r0, [r6, #0]
 8002cca:	062e      	lsls	r6, r5, #24
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	d501      	bpl.n	8002cd4 <_printf_i+0x1c0>
 8002cd0:	6019      	str	r1, [r3, #0]
 8002cd2:	e002      	b.n	8002cda <_printf_i+0x1c6>
 8002cd4:	0668      	lsls	r0, r5, #25
 8002cd6:	d5fb      	bpl.n	8002cd0 <_printf_i+0x1bc>
 8002cd8:	8019      	strh	r1, [r3, #0]
 8002cda:	2300      	movs	r3, #0
 8002cdc:	6123      	str	r3, [r4, #16]
 8002cde:	4616      	mov	r6, r2
 8002ce0:	e7bc      	b.n	8002c5c <_printf_i+0x148>
 8002ce2:	6833      	ldr	r3, [r6, #0]
 8002ce4:	1d1a      	adds	r2, r3, #4
 8002ce6:	6032      	str	r2, [r6, #0]
 8002ce8:	681e      	ldr	r6, [r3, #0]
 8002cea:	6862      	ldr	r2, [r4, #4]
 8002cec:	2100      	movs	r1, #0
 8002cee:	4630      	mov	r0, r6
 8002cf0:	f7fd fa46 	bl	8000180 <memchr>
 8002cf4:	b108      	cbz	r0, 8002cfa <_printf_i+0x1e6>
 8002cf6:	1b80      	subs	r0, r0, r6
 8002cf8:	6060      	str	r0, [r4, #4]
 8002cfa:	6863      	ldr	r3, [r4, #4]
 8002cfc:	6123      	str	r3, [r4, #16]
 8002cfe:	2300      	movs	r3, #0
 8002d00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d04:	e7aa      	b.n	8002c5c <_printf_i+0x148>
 8002d06:	6923      	ldr	r3, [r4, #16]
 8002d08:	4632      	mov	r2, r6
 8002d0a:	4649      	mov	r1, r9
 8002d0c:	4640      	mov	r0, r8
 8002d0e:	47d0      	blx	sl
 8002d10:	3001      	adds	r0, #1
 8002d12:	d0ad      	beq.n	8002c70 <_printf_i+0x15c>
 8002d14:	6823      	ldr	r3, [r4, #0]
 8002d16:	079b      	lsls	r3, r3, #30
 8002d18:	d413      	bmi.n	8002d42 <_printf_i+0x22e>
 8002d1a:	68e0      	ldr	r0, [r4, #12]
 8002d1c:	9b03      	ldr	r3, [sp, #12]
 8002d1e:	4298      	cmp	r0, r3
 8002d20:	bfb8      	it	lt
 8002d22:	4618      	movlt	r0, r3
 8002d24:	e7a6      	b.n	8002c74 <_printf_i+0x160>
 8002d26:	2301      	movs	r3, #1
 8002d28:	4632      	mov	r2, r6
 8002d2a:	4649      	mov	r1, r9
 8002d2c:	4640      	mov	r0, r8
 8002d2e:	47d0      	blx	sl
 8002d30:	3001      	adds	r0, #1
 8002d32:	d09d      	beq.n	8002c70 <_printf_i+0x15c>
 8002d34:	3501      	adds	r5, #1
 8002d36:	68e3      	ldr	r3, [r4, #12]
 8002d38:	9903      	ldr	r1, [sp, #12]
 8002d3a:	1a5b      	subs	r3, r3, r1
 8002d3c:	42ab      	cmp	r3, r5
 8002d3e:	dcf2      	bgt.n	8002d26 <_printf_i+0x212>
 8002d40:	e7eb      	b.n	8002d1a <_printf_i+0x206>
 8002d42:	2500      	movs	r5, #0
 8002d44:	f104 0619 	add.w	r6, r4, #25
 8002d48:	e7f5      	b.n	8002d36 <_printf_i+0x222>
 8002d4a:	bf00      	nop
 8002d4c:	080031c1 	.word	0x080031c1
 8002d50:	080031d2 	.word	0x080031d2

08002d54 <__sflush_r>:
 8002d54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d5a:	0716      	lsls	r6, r2, #28
 8002d5c:	4605      	mov	r5, r0
 8002d5e:	460c      	mov	r4, r1
 8002d60:	d454      	bmi.n	8002e0c <__sflush_r+0xb8>
 8002d62:	684b      	ldr	r3, [r1, #4]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	dc02      	bgt.n	8002d6e <__sflush_r+0x1a>
 8002d68:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	dd48      	ble.n	8002e00 <__sflush_r+0xac>
 8002d6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002d70:	2e00      	cmp	r6, #0
 8002d72:	d045      	beq.n	8002e00 <__sflush_r+0xac>
 8002d74:	2300      	movs	r3, #0
 8002d76:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002d7a:	682f      	ldr	r7, [r5, #0]
 8002d7c:	6a21      	ldr	r1, [r4, #32]
 8002d7e:	602b      	str	r3, [r5, #0]
 8002d80:	d030      	beq.n	8002de4 <__sflush_r+0x90>
 8002d82:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002d84:	89a3      	ldrh	r3, [r4, #12]
 8002d86:	0759      	lsls	r1, r3, #29
 8002d88:	d505      	bpl.n	8002d96 <__sflush_r+0x42>
 8002d8a:	6863      	ldr	r3, [r4, #4]
 8002d8c:	1ad2      	subs	r2, r2, r3
 8002d8e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002d90:	b10b      	cbz	r3, 8002d96 <__sflush_r+0x42>
 8002d92:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002d94:	1ad2      	subs	r2, r2, r3
 8002d96:	2300      	movs	r3, #0
 8002d98:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002d9a:	6a21      	ldr	r1, [r4, #32]
 8002d9c:	4628      	mov	r0, r5
 8002d9e:	47b0      	blx	r6
 8002da0:	1c43      	adds	r3, r0, #1
 8002da2:	89a3      	ldrh	r3, [r4, #12]
 8002da4:	d106      	bne.n	8002db4 <__sflush_r+0x60>
 8002da6:	6829      	ldr	r1, [r5, #0]
 8002da8:	291d      	cmp	r1, #29
 8002daa:	d82b      	bhi.n	8002e04 <__sflush_r+0xb0>
 8002dac:	4a28      	ldr	r2, [pc, #160]	@ (8002e50 <__sflush_r+0xfc>)
 8002dae:	410a      	asrs	r2, r1
 8002db0:	07d6      	lsls	r6, r2, #31
 8002db2:	d427      	bmi.n	8002e04 <__sflush_r+0xb0>
 8002db4:	2200      	movs	r2, #0
 8002db6:	6062      	str	r2, [r4, #4]
 8002db8:	04d9      	lsls	r1, r3, #19
 8002dba:	6922      	ldr	r2, [r4, #16]
 8002dbc:	6022      	str	r2, [r4, #0]
 8002dbe:	d504      	bpl.n	8002dca <__sflush_r+0x76>
 8002dc0:	1c42      	adds	r2, r0, #1
 8002dc2:	d101      	bne.n	8002dc8 <__sflush_r+0x74>
 8002dc4:	682b      	ldr	r3, [r5, #0]
 8002dc6:	b903      	cbnz	r3, 8002dca <__sflush_r+0x76>
 8002dc8:	6560      	str	r0, [r4, #84]	@ 0x54
 8002dca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002dcc:	602f      	str	r7, [r5, #0]
 8002dce:	b1b9      	cbz	r1, 8002e00 <__sflush_r+0xac>
 8002dd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002dd4:	4299      	cmp	r1, r3
 8002dd6:	d002      	beq.n	8002dde <__sflush_r+0x8a>
 8002dd8:	4628      	mov	r0, r5
 8002dda:	f7ff fbf5 	bl	80025c8 <_free_r>
 8002dde:	2300      	movs	r3, #0
 8002de0:	6363      	str	r3, [r4, #52]	@ 0x34
 8002de2:	e00d      	b.n	8002e00 <__sflush_r+0xac>
 8002de4:	2301      	movs	r3, #1
 8002de6:	4628      	mov	r0, r5
 8002de8:	47b0      	blx	r6
 8002dea:	4602      	mov	r2, r0
 8002dec:	1c50      	adds	r0, r2, #1
 8002dee:	d1c9      	bne.n	8002d84 <__sflush_r+0x30>
 8002df0:	682b      	ldr	r3, [r5, #0]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d0c6      	beq.n	8002d84 <__sflush_r+0x30>
 8002df6:	2b1d      	cmp	r3, #29
 8002df8:	d001      	beq.n	8002dfe <__sflush_r+0xaa>
 8002dfa:	2b16      	cmp	r3, #22
 8002dfc:	d11d      	bne.n	8002e3a <__sflush_r+0xe6>
 8002dfe:	602f      	str	r7, [r5, #0]
 8002e00:	2000      	movs	r0, #0
 8002e02:	e021      	b.n	8002e48 <__sflush_r+0xf4>
 8002e04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e08:	b21b      	sxth	r3, r3
 8002e0a:	e01a      	b.n	8002e42 <__sflush_r+0xee>
 8002e0c:	690f      	ldr	r7, [r1, #16]
 8002e0e:	2f00      	cmp	r7, #0
 8002e10:	d0f6      	beq.n	8002e00 <__sflush_r+0xac>
 8002e12:	0793      	lsls	r3, r2, #30
 8002e14:	680e      	ldr	r6, [r1, #0]
 8002e16:	bf08      	it	eq
 8002e18:	694b      	ldreq	r3, [r1, #20]
 8002e1a:	600f      	str	r7, [r1, #0]
 8002e1c:	bf18      	it	ne
 8002e1e:	2300      	movne	r3, #0
 8002e20:	1bf6      	subs	r6, r6, r7
 8002e22:	608b      	str	r3, [r1, #8]
 8002e24:	2e00      	cmp	r6, #0
 8002e26:	ddeb      	ble.n	8002e00 <__sflush_r+0xac>
 8002e28:	6a21      	ldr	r1, [r4, #32]
 8002e2a:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002e2e:	4633      	mov	r3, r6
 8002e30:	463a      	mov	r2, r7
 8002e32:	4628      	mov	r0, r5
 8002e34:	47e0      	blx	ip
 8002e36:	2800      	cmp	r0, #0
 8002e38:	dc07      	bgt.n	8002e4a <__sflush_r+0xf6>
 8002e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e42:	81a3      	strh	r3, [r4, #12]
 8002e44:	f04f 30ff 	mov.w	r0, #4294967295
 8002e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e4a:	4407      	add	r7, r0
 8002e4c:	1a36      	subs	r6, r6, r0
 8002e4e:	e7e9      	b.n	8002e24 <__sflush_r+0xd0>
 8002e50:	dfbffffe 	.word	0xdfbffffe

08002e54 <_fflush_r>:
 8002e54:	b538      	push	{r3, r4, r5, lr}
 8002e56:	690b      	ldr	r3, [r1, #16]
 8002e58:	4605      	mov	r5, r0
 8002e5a:	460c      	mov	r4, r1
 8002e5c:	b913      	cbnz	r3, 8002e64 <_fflush_r+0x10>
 8002e5e:	2500      	movs	r5, #0
 8002e60:	4628      	mov	r0, r5
 8002e62:	bd38      	pop	{r3, r4, r5, pc}
 8002e64:	b118      	cbz	r0, 8002e6e <_fflush_r+0x1a>
 8002e66:	6a03      	ldr	r3, [r0, #32]
 8002e68:	b90b      	cbnz	r3, 8002e6e <_fflush_r+0x1a>
 8002e6a:	f7ff faa5 	bl	80023b8 <__sinit>
 8002e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d0f3      	beq.n	8002e5e <_fflush_r+0xa>
 8002e76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002e78:	07d0      	lsls	r0, r2, #31
 8002e7a:	d404      	bmi.n	8002e86 <_fflush_r+0x32>
 8002e7c:	0599      	lsls	r1, r3, #22
 8002e7e:	d402      	bmi.n	8002e86 <_fflush_r+0x32>
 8002e80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e82:	f7ff fb9e 	bl	80025c2 <__retarget_lock_acquire_recursive>
 8002e86:	4628      	mov	r0, r5
 8002e88:	4621      	mov	r1, r4
 8002e8a:	f7ff ff63 	bl	8002d54 <__sflush_r>
 8002e8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e90:	07da      	lsls	r2, r3, #31
 8002e92:	4605      	mov	r5, r0
 8002e94:	d4e4      	bmi.n	8002e60 <_fflush_r+0xc>
 8002e96:	89a3      	ldrh	r3, [r4, #12]
 8002e98:	059b      	lsls	r3, r3, #22
 8002e9a:	d4e1      	bmi.n	8002e60 <_fflush_r+0xc>
 8002e9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e9e:	f7ff fb91 	bl	80025c4 <__retarget_lock_release_recursive>
 8002ea2:	e7dd      	b.n	8002e60 <_fflush_r+0xc>

08002ea4 <__swbuf_r>:
 8002ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ea6:	460e      	mov	r6, r1
 8002ea8:	4614      	mov	r4, r2
 8002eaa:	4605      	mov	r5, r0
 8002eac:	b118      	cbz	r0, 8002eb6 <__swbuf_r+0x12>
 8002eae:	6a03      	ldr	r3, [r0, #32]
 8002eb0:	b90b      	cbnz	r3, 8002eb6 <__swbuf_r+0x12>
 8002eb2:	f7ff fa81 	bl	80023b8 <__sinit>
 8002eb6:	69a3      	ldr	r3, [r4, #24]
 8002eb8:	60a3      	str	r3, [r4, #8]
 8002eba:	89a3      	ldrh	r3, [r4, #12]
 8002ebc:	071a      	lsls	r2, r3, #28
 8002ebe:	d501      	bpl.n	8002ec4 <__swbuf_r+0x20>
 8002ec0:	6923      	ldr	r3, [r4, #16]
 8002ec2:	b943      	cbnz	r3, 8002ed6 <__swbuf_r+0x32>
 8002ec4:	4621      	mov	r1, r4
 8002ec6:	4628      	mov	r0, r5
 8002ec8:	f000 f82a 	bl	8002f20 <__swsetup_r>
 8002ecc:	b118      	cbz	r0, 8002ed6 <__swbuf_r+0x32>
 8002ece:	f04f 37ff 	mov.w	r7, #4294967295
 8002ed2:	4638      	mov	r0, r7
 8002ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ed6:	6823      	ldr	r3, [r4, #0]
 8002ed8:	6922      	ldr	r2, [r4, #16]
 8002eda:	1a98      	subs	r0, r3, r2
 8002edc:	6963      	ldr	r3, [r4, #20]
 8002ede:	b2f6      	uxtb	r6, r6
 8002ee0:	4283      	cmp	r3, r0
 8002ee2:	4637      	mov	r7, r6
 8002ee4:	dc05      	bgt.n	8002ef2 <__swbuf_r+0x4e>
 8002ee6:	4621      	mov	r1, r4
 8002ee8:	4628      	mov	r0, r5
 8002eea:	f7ff ffb3 	bl	8002e54 <_fflush_r>
 8002eee:	2800      	cmp	r0, #0
 8002ef0:	d1ed      	bne.n	8002ece <__swbuf_r+0x2a>
 8002ef2:	68a3      	ldr	r3, [r4, #8]
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	60a3      	str	r3, [r4, #8]
 8002ef8:	6823      	ldr	r3, [r4, #0]
 8002efa:	1c5a      	adds	r2, r3, #1
 8002efc:	6022      	str	r2, [r4, #0]
 8002efe:	701e      	strb	r6, [r3, #0]
 8002f00:	6962      	ldr	r2, [r4, #20]
 8002f02:	1c43      	adds	r3, r0, #1
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d004      	beq.n	8002f12 <__swbuf_r+0x6e>
 8002f08:	89a3      	ldrh	r3, [r4, #12]
 8002f0a:	07db      	lsls	r3, r3, #31
 8002f0c:	d5e1      	bpl.n	8002ed2 <__swbuf_r+0x2e>
 8002f0e:	2e0a      	cmp	r6, #10
 8002f10:	d1df      	bne.n	8002ed2 <__swbuf_r+0x2e>
 8002f12:	4621      	mov	r1, r4
 8002f14:	4628      	mov	r0, r5
 8002f16:	f7ff ff9d 	bl	8002e54 <_fflush_r>
 8002f1a:	2800      	cmp	r0, #0
 8002f1c:	d0d9      	beq.n	8002ed2 <__swbuf_r+0x2e>
 8002f1e:	e7d6      	b.n	8002ece <__swbuf_r+0x2a>

08002f20 <__swsetup_r>:
 8002f20:	b538      	push	{r3, r4, r5, lr}
 8002f22:	4b29      	ldr	r3, [pc, #164]	@ (8002fc8 <__swsetup_r+0xa8>)
 8002f24:	4605      	mov	r5, r0
 8002f26:	6818      	ldr	r0, [r3, #0]
 8002f28:	460c      	mov	r4, r1
 8002f2a:	b118      	cbz	r0, 8002f34 <__swsetup_r+0x14>
 8002f2c:	6a03      	ldr	r3, [r0, #32]
 8002f2e:	b90b      	cbnz	r3, 8002f34 <__swsetup_r+0x14>
 8002f30:	f7ff fa42 	bl	80023b8 <__sinit>
 8002f34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f38:	0719      	lsls	r1, r3, #28
 8002f3a:	d422      	bmi.n	8002f82 <__swsetup_r+0x62>
 8002f3c:	06da      	lsls	r2, r3, #27
 8002f3e:	d407      	bmi.n	8002f50 <__swsetup_r+0x30>
 8002f40:	2209      	movs	r2, #9
 8002f42:	602a      	str	r2, [r5, #0]
 8002f44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f48:	81a3      	strh	r3, [r4, #12]
 8002f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8002f4e:	e033      	b.n	8002fb8 <__swsetup_r+0x98>
 8002f50:	0758      	lsls	r0, r3, #29
 8002f52:	d512      	bpl.n	8002f7a <__swsetup_r+0x5a>
 8002f54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002f56:	b141      	cbz	r1, 8002f6a <__swsetup_r+0x4a>
 8002f58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002f5c:	4299      	cmp	r1, r3
 8002f5e:	d002      	beq.n	8002f66 <__swsetup_r+0x46>
 8002f60:	4628      	mov	r0, r5
 8002f62:	f7ff fb31 	bl	80025c8 <_free_r>
 8002f66:	2300      	movs	r3, #0
 8002f68:	6363      	str	r3, [r4, #52]	@ 0x34
 8002f6a:	89a3      	ldrh	r3, [r4, #12]
 8002f6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002f70:	81a3      	strh	r3, [r4, #12]
 8002f72:	2300      	movs	r3, #0
 8002f74:	6063      	str	r3, [r4, #4]
 8002f76:	6923      	ldr	r3, [r4, #16]
 8002f78:	6023      	str	r3, [r4, #0]
 8002f7a:	89a3      	ldrh	r3, [r4, #12]
 8002f7c:	f043 0308 	orr.w	r3, r3, #8
 8002f80:	81a3      	strh	r3, [r4, #12]
 8002f82:	6923      	ldr	r3, [r4, #16]
 8002f84:	b94b      	cbnz	r3, 8002f9a <__swsetup_r+0x7a>
 8002f86:	89a3      	ldrh	r3, [r4, #12]
 8002f88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002f8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f90:	d003      	beq.n	8002f9a <__swsetup_r+0x7a>
 8002f92:	4621      	mov	r1, r4
 8002f94:	4628      	mov	r0, r5
 8002f96:	f000 f84f 	bl	8003038 <__smakebuf_r>
 8002f9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f9e:	f013 0201 	ands.w	r2, r3, #1
 8002fa2:	d00a      	beq.n	8002fba <__swsetup_r+0x9a>
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	60a2      	str	r2, [r4, #8]
 8002fa8:	6962      	ldr	r2, [r4, #20]
 8002faa:	4252      	negs	r2, r2
 8002fac:	61a2      	str	r2, [r4, #24]
 8002fae:	6922      	ldr	r2, [r4, #16]
 8002fb0:	b942      	cbnz	r2, 8002fc4 <__swsetup_r+0xa4>
 8002fb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002fb6:	d1c5      	bne.n	8002f44 <__swsetup_r+0x24>
 8002fb8:	bd38      	pop	{r3, r4, r5, pc}
 8002fba:	0799      	lsls	r1, r3, #30
 8002fbc:	bf58      	it	pl
 8002fbe:	6962      	ldrpl	r2, [r4, #20]
 8002fc0:	60a2      	str	r2, [r4, #8]
 8002fc2:	e7f4      	b.n	8002fae <__swsetup_r+0x8e>
 8002fc4:	2000      	movs	r0, #0
 8002fc6:	e7f7      	b.n	8002fb8 <__swsetup_r+0x98>
 8002fc8:	20000054 	.word	0x20000054

08002fcc <_sbrk_r>:
 8002fcc:	b538      	push	{r3, r4, r5, lr}
 8002fce:	4d06      	ldr	r5, [pc, #24]	@ (8002fe8 <_sbrk_r+0x1c>)
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	4604      	mov	r4, r0
 8002fd4:	4608      	mov	r0, r1
 8002fd6:	602b      	str	r3, [r5, #0]
 8002fd8:	f7fd fbf2 	bl	80007c0 <_sbrk>
 8002fdc:	1c43      	adds	r3, r0, #1
 8002fde:	d102      	bne.n	8002fe6 <_sbrk_r+0x1a>
 8002fe0:	682b      	ldr	r3, [r5, #0]
 8002fe2:	b103      	cbz	r3, 8002fe6 <_sbrk_r+0x1a>
 8002fe4:	6023      	str	r3, [r4, #0]
 8002fe6:	bd38      	pop	{r3, r4, r5, pc}
 8002fe8:	20000220 	.word	0x20000220

08002fec <__swhatbuf_r>:
 8002fec:	b570      	push	{r4, r5, r6, lr}
 8002fee:	460c      	mov	r4, r1
 8002ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ff4:	2900      	cmp	r1, #0
 8002ff6:	b096      	sub	sp, #88	@ 0x58
 8002ff8:	4615      	mov	r5, r2
 8002ffa:	461e      	mov	r6, r3
 8002ffc:	da0d      	bge.n	800301a <__swhatbuf_r+0x2e>
 8002ffe:	89a3      	ldrh	r3, [r4, #12]
 8003000:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003004:	f04f 0100 	mov.w	r1, #0
 8003008:	bf14      	ite	ne
 800300a:	2340      	movne	r3, #64	@ 0x40
 800300c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003010:	2000      	movs	r0, #0
 8003012:	6031      	str	r1, [r6, #0]
 8003014:	602b      	str	r3, [r5, #0]
 8003016:	b016      	add	sp, #88	@ 0x58
 8003018:	bd70      	pop	{r4, r5, r6, pc}
 800301a:	466a      	mov	r2, sp
 800301c:	f000 f848 	bl	80030b0 <_fstat_r>
 8003020:	2800      	cmp	r0, #0
 8003022:	dbec      	blt.n	8002ffe <__swhatbuf_r+0x12>
 8003024:	9901      	ldr	r1, [sp, #4]
 8003026:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800302a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800302e:	4259      	negs	r1, r3
 8003030:	4159      	adcs	r1, r3
 8003032:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003036:	e7eb      	b.n	8003010 <__swhatbuf_r+0x24>

08003038 <__smakebuf_r>:
 8003038:	898b      	ldrh	r3, [r1, #12]
 800303a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800303c:	079d      	lsls	r5, r3, #30
 800303e:	4606      	mov	r6, r0
 8003040:	460c      	mov	r4, r1
 8003042:	d507      	bpl.n	8003054 <__smakebuf_r+0x1c>
 8003044:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003048:	6023      	str	r3, [r4, #0]
 800304a:	6123      	str	r3, [r4, #16]
 800304c:	2301      	movs	r3, #1
 800304e:	6163      	str	r3, [r4, #20]
 8003050:	b003      	add	sp, #12
 8003052:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003054:	ab01      	add	r3, sp, #4
 8003056:	466a      	mov	r2, sp
 8003058:	f7ff ffc8 	bl	8002fec <__swhatbuf_r>
 800305c:	9f00      	ldr	r7, [sp, #0]
 800305e:	4605      	mov	r5, r0
 8003060:	4639      	mov	r1, r7
 8003062:	4630      	mov	r0, r6
 8003064:	f7ff fb1c 	bl	80026a0 <_malloc_r>
 8003068:	b948      	cbnz	r0, 800307e <__smakebuf_r+0x46>
 800306a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800306e:	059a      	lsls	r2, r3, #22
 8003070:	d4ee      	bmi.n	8003050 <__smakebuf_r+0x18>
 8003072:	f023 0303 	bic.w	r3, r3, #3
 8003076:	f043 0302 	orr.w	r3, r3, #2
 800307a:	81a3      	strh	r3, [r4, #12]
 800307c:	e7e2      	b.n	8003044 <__smakebuf_r+0xc>
 800307e:	89a3      	ldrh	r3, [r4, #12]
 8003080:	6020      	str	r0, [r4, #0]
 8003082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003086:	81a3      	strh	r3, [r4, #12]
 8003088:	9b01      	ldr	r3, [sp, #4]
 800308a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800308e:	b15b      	cbz	r3, 80030a8 <__smakebuf_r+0x70>
 8003090:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003094:	4630      	mov	r0, r6
 8003096:	f000 f81d 	bl	80030d4 <_isatty_r>
 800309a:	b128      	cbz	r0, 80030a8 <__smakebuf_r+0x70>
 800309c:	89a3      	ldrh	r3, [r4, #12]
 800309e:	f023 0303 	bic.w	r3, r3, #3
 80030a2:	f043 0301 	orr.w	r3, r3, #1
 80030a6:	81a3      	strh	r3, [r4, #12]
 80030a8:	89a3      	ldrh	r3, [r4, #12]
 80030aa:	431d      	orrs	r5, r3
 80030ac:	81a5      	strh	r5, [r4, #12]
 80030ae:	e7cf      	b.n	8003050 <__smakebuf_r+0x18>

080030b0 <_fstat_r>:
 80030b0:	b538      	push	{r3, r4, r5, lr}
 80030b2:	4d07      	ldr	r5, [pc, #28]	@ (80030d0 <_fstat_r+0x20>)
 80030b4:	2300      	movs	r3, #0
 80030b6:	4604      	mov	r4, r0
 80030b8:	4608      	mov	r0, r1
 80030ba:	4611      	mov	r1, r2
 80030bc:	602b      	str	r3, [r5, #0]
 80030be:	f7fd fb5a 	bl	8000776 <_fstat>
 80030c2:	1c43      	adds	r3, r0, #1
 80030c4:	d102      	bne.n	80030cc <_fstat_r+0x1c>
 80030c6:	682b      	ldr	r3, [r5, #0]
 80030c8:	b103      	cbz	r3, 80030cc <_fstat_r+0x1c>
 80030ca:	6023      	str	r3, [r4, #0]
 80030cc:	bd38      	pop	{r3, r4, r5, pc}
 80030ce:	bf00      	nop
 80030d0:	20000220 	.word	0x20000220

080030d4 <_isatty_r>:
 80030d4:	b538      	push	{r3, r4, r5, lr}
 80030d6:	4d06      	ldr	r5, [pc, #24]	@ (80030f0 <_isatty_r+0x1c>)
 80030d8:	2300      	movs	r3, #0
 80030da:	4604      	mov	r4, r0
 80030dc:	4608      	mov	r0, r1
 80030de:	602b      	str	r3, [r5, #0]
 80030e0:	f7fd fb58 	bl	8000794 <_isatty>
 80030e4:	1c43      	adds	r3, r0, #1
 80030e6:	d102      	bne.n	80030ee <_isatty_r+0x1a>
 80030e8:	682b      	ldr	r3, [r5, #0]
 80030ea:	b103      	cbz	r3, 80030ee <_isatty_r+0x1a>
 80030ec:	6023      	str	r3, [r4, #0]
 80030ee:	bd38      	pop	{r3, r4, r5, pc}
 80030f0:	20000220 	.word	0x20000220

080030f4 <_init>:
 80030f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030f6:	bf00      	nop
 80030f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030fa:	bc08      	pop	{r3}
 80030fc:	469e      	mov	lr, r3
 80030fe:	4770      	bx	lr

08003100 <_fini>:
 8003100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003102:	bf00      	nop
 8003104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003106:	bc08      	pop	{r3}
 8003108:	469e      	mov	lr, r3
 800310a:	4770      	bx	lr
