// Seed: 2764434032
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input tri id_2,
    input wand id_3
    , id_13,
    input tri0 id_4,
    input tri id_5
    , id_14,
    input wire id_6,
    output wand id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri0 id_11
);
  wire id_15;
  wire id_16;
  wor  id_17 = 1'h0;
  wire id_18;
  wire id_19, id_20;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    input wor id_6,
    input tri0 id_7,
    output wand id_8,
    input supply1 id_9,
    input wand id_10,
    input tri0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output tri0 id_14,
    output tri1 id_15,
    input supply1 id_16,
    output tri0 id_17,
    input uwire id_18,
    output tri1 id_19
    , id_26,
    output wor id_20,
    input tri id_21,
    output wire id_22
    , id_27,
    input tri0 id_23,
    input supply0 id_24
);
  assign id_27 = id_12 & 1;
  assign id_2  = (1'd0);
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_11,
      id_12,
      id_4,
      id_16,
      id_14,
      id_10,
      id_7,
      id_9,
      id_21
  );
  assign modCall_1.type_28 = 0;
  assign id_1 = id_21;
  assign id_14 = 1;
  wire id_28;
endmodule
