<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv</a>
time_elapsed: 0.093s
ram usage: 11640 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:10</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
virtual PBus v8;
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
virtual PBus #(35) v35;  
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:13</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
virtual PBus #(16) v16;
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
virtual PBus #(16).phy v16_phy;
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:14</a>: syntax error, unexpected &#39;.&#39;, expecting IDENTIFIER
virtual PBus #(16).phy v16_phy;
                  ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:15</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
virtual PBus #(32) v32;
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:16</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
virtual PBus #(32).phy v32_phy;
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:16</a>: syntax error, unexpected &#39;.&#39;, expecting IDENTIFIER
virtual PBus #(32).phy v32_phy;
                  ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:36</a>: syntax error, unexpected clocking
clocking sb @(posedge clk);
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:41</a>: syntax error, unexpected endclocking
endclocking
^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:43</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
typedef virtual SyncBus VI;  
        ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:44</a>: syntax error, unexpected IDENTIFIER, expecting &#39;)&#39;
task do_it( VI v );
               ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:46</a>: syntax error, unexpected &#39;.&#39;, expecting IDENTIFIER
  v.sb.b &lt;= 0;
      ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p771.sv:48</a>: syntax error, unexpected &#39;.&#39;, expecting IDENTIFIER
  v.sb.c &lt;= ##1 1;
      ^
%Error: Cannot continue
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>