#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb 18 17:44:31 2024
# Process ID: 28000
# Current directory: C:/Users/Ericson/Documents/cse100/hw4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9568 C:\Users\Ericson\Documents\cse100\hw4\hw4.xpr
# Log file: C:/Users/Ericson/Documents/cse100/hw4/vivado.log
# Journal file: C:/Users/Ericson/Documents/cse100/hw4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ericson/Documents/cse100/hw4/hw4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Ericson/Desktop/hw4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 682.648 ; gain = 93.707
update_compile_order -fileset sources_1
close [ open C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sources_1/new/question4.v w ]
add_files C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sources_1/new/question4.v
update_compile_order -fileset sources_1
set_property top question4 [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v w ]
add_files -fileset sim_1 C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_Hw4Cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_Hw4Cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sources_1/new/Hw4Cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hw4Cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_Hw4Cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Hw4Cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xelab -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Hw4Cnt_behav xil_defaultlib.sim_Hw4Cnt xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Hw4Cnt_behav xil_defaultlib.sim_Hw4Cnt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.Hw4Cnt
Compiling module xil_defaultlib.sim_Hw4Cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_Hw4Cnt_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim/xsim.dir/sim_Hw4Cnt_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 18 17:56:54 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 758.051 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Hw4Cnt_behav -key {Behavioral:sim_1:Functional:sim_Hw4Cnt} -tclbatch {sim_Hw4Cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_Hw4Cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 380 ns : File "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_Hw4Cnt.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Hw4Cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 776.227 ; gain = 18.176
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_Hw4Cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_Hw4Cnt_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xelab -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Hw4Cnt_behav xil_defaultlib.sim_Hw4Cnt xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Hw4Cnt_behav xil_defaultlib.sim_Hw4Cnt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Hw4Cnt_behav -key {Behavioral:sim_1:Functional:sim_Hw4Cnt} -tclbatch {sim_Hw4Cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_Hw4Cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 380 ns : File "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_Hw4Cnt.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Hw4Cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top sim_c_question4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_c_question4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_c_question4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sources_1/new/question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module question4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_c_question4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xelab -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.question4
Compiling module xil_defaultlib.sim_c_question4
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_c_question4_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim/xsim.dir/sim_c_question4_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 18 17:57:56 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_c_question4_behav -key {Behavioral:sim_1:Functional:sim_c_question4} -tclbatch {sim_c_question4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_c_question4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 380 ns : File "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_c_question4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 787.055 ; gain = 0.000
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_c_question4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_c_question4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sources_1/new/question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module question4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_c_question4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xelab -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.question4
Compiling module xil_defaultlib.sim_c_question4
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_c_question4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 380 ns : File "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" Line 69
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 787.055 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_c_question4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_c_question4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sources_1/new/question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module question4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_c_question4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xelab -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.question4
Compiling module xil_defaultlib.sim_c_question4
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_c_question4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 380 ns : File "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_c_question4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_c_question4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sources_1/new/question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module question4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_c_question4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xelab -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.question4
Compiling module xil_defaultlib.sim_c_question4
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_c_question4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 380 ns : File "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_c_question4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_c_question4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sources_1/new/question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module question4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_c_question4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xelab -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.question4
Compiling module xil_defaultlib.sim_c_question4
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_c_question4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 380 ns : File "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_c_question4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_c_question4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sources_1/new/question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module question4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_c_question4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ericson/Documents/cse100/hw4/hw4.sim/sim_1/behav/xsim'
"xelab -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 67ae2cc6706f404cbcaeee466e272179 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_c_question4_behav xil_defaultlib.sim_c_question4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.question4
Compiling module xil_defaultlib.sim_c_question4
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_c_question4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 380 ns : File "C:/Users/Ericson/Documents/cse100/hw4/hw4.srcs/sim_1/new/sim_c_question4.v" Line 69
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 18:13:12 2024...
