#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[52] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[52] (matmul_4x4_systolic)                       0.887     2.164
data arrival time                                                                                                                    2.164

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.164
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.181


#Path 2
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[57] (matmul_4x4_systolic)                       0.831     2.107
data arrival time                                                                                                                    2.107

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.107
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.125


#Path 3
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[42] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[42] (matmul_4x4_systolic)                       0.810     2.087
data arrival time                                                                                                                    2.087

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.087
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.104


#Path 4
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[54] (matmul_4x4_systolic)                       0.786     2.063
data arrival time                                                                                                                    2.063

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.063
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.080


#Path 5
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[15] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[15] (matmul_4x4_systolic)                       0.781     2.058
data arrival time                                                                                                                    2.058

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.058
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.075


#Path 6
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[11] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[11] (matmul_4x4_systolic)                       0.772     2.048
data arrival time                                                                                                                    2.048

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.048
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.066


#Path 7
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[21] (matmul_4x4_systolic)                       0.762     2.039
data arrival time                                                                                                                    2.039

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.039
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.056


#Path 8
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[27] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[27] (matmul_4x4_systolic)                       0.761     2.038
data arrival time                                                                                                                    2.038

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.038
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.055


#Path 9
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[40] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[40] (matmul_4x4_systolic)                       0.759     2.035
data arrival time                                                                                                                    2.035

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.035
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.053


#Path 10
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[25] (matmul_4x4_systolic)                       0.756     2.033
data arrival time                                                                                                                    2.033

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.033
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.050


#Path 11
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[59] (matmul_4x4_systolic)                       0.755     2.031
data arrival time                                                                                                                    2.031

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.031
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.049


#Path 12
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[34] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[34] (matmul_4x4_systolic)                       0.753     2.030
data arrival time                                                                                                                    2.030

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.030
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.047


#Path 13
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                         0.765     2.042
data arrival time                                                                                                                   2.042

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
output external delay                                                                                                     0.000     0.000
data required time                                                                                                                  0.000
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  0.000
data arrival time                                                                                                                  -2.042
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.042


#Path 14
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[63] (matmul_4x4_systolic)                       0.747     2.024
data arrival time                                                                                                                    2.024

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.024
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.041


#Path 15
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[17] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[17] (matmul_4x4_systolic)                       0.747     2.023
data arrival time                                                                                                                    2.023

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.023
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.041


#Path 16
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[15] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[15] (matmul_4x4_systolic)                       0.746     2.023
data arrival time                                                                                                                    2.023

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.023
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.040


#Path 17
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[29] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[29] (matmul_4x4_systolic)                       0.740     2.017
data arrival time                                                                                                                    2.017

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.017
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.034


#Path 18
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[8] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[8] (matmul_4x4_systolic)                       0.739     2.016
data arrival time                                                                                                                   2.016

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.016
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.033


#Path 19
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[27] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[27] (matmul_4x4_systolic)                       0.739     2.016
data arrival time                                                                                                                    2.016

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.016
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.033


#Path 20
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[13] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[13] (matmul_4x4_systolic)                       0.738     2.014
data arrival time                                                                                                                    2.014

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.014
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.032


#Path 21
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[35] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[35] (matmul_4x4_systolic)                       0.737     2.014
data arrival time                                                                                                                    2.014

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.014
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.031


#Path 22
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[40] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[40] (matmul_4x4_systolic)                       0.733     2.010
data arrival time                                                                                                                    2.010

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.010
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.027


#Path 23
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                         0.750     2.026
data arrival time                                                                                                                    2.026

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.026
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.026


#Path 24
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[49] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[49] (matmul_4x4_systolic)                       0.731     2.007
data arrival time                                                                                                                    2.007

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.007
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.025


#Path 25
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[36] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[36] (matmul_4x4_systolic)                       0.725     2.001
data arrival time                                                                                                                    2.001

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.001
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.019


#Path 26
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[55] (matmul_4x4_systolic)                       0.718     1.994
data arrival time                                                                                                                    1.994

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.994
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.012


#Path 27
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                         0.732     2.008
data arrival time                                                                                                                    2.008

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.008
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.008


#Path 28
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[32] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[32] (matmul_4x4_systolic)                       0.710     1.987
data arrival time                                                                                                                    1.987

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.987
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.004


#Path 29
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                         0.725     2.001
data arrival time                                                                                                                    2.001

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.001
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.001


#Path 30
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[43] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[43] (matmul_4x4_systolic)                       0.703     1.980
data arrival time                                                                                                                    1.980

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.980
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.997


#Path 31
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[14] (matmul_4x4_systolic)                       0.700     1.977
data arrival time                                                                                                                    1.977

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.977
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.994


#Path 32
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[44] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[44] (matmul_4x4_systolic)                       0.699     1.976
data arrival time                                                                                                                    1.976

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.976
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.993


#Path 33
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[38] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[38] (matmul_4x4_systolic)                       0.697     1.973
data arrival time                                                                                                                    1.973

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.973
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.991


#Path 34
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[56] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[56] (matmul_4x4_systolic)                       0.697     1.973
data arrival time                                                                                                                    1.973

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.973
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.991


#Path 35
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[34] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[34] (matmul_4x4_systolic)                       0.696     1.972
data arrival time                                                                                                                    1.972

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.972
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.990


#Path 36
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[42] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[42] (matmul_4x4_systolic)                       0.696     1.972
data arrival time                                                                                                                    1.972

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.972
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.990


#Path 37
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[47] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[47] (matmul_4x4_systolic)                       0.694     1.971
data arrival time                                                                                                                    1.971

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.971
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.988


#Path 38
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[62] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[62] (matmul_4x4_systolic)                       0.692     1.969
data arrival time                                                                                                                    1.969

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.969
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.986


#Path 39
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[2] (matmul_4x4_systolic)                       0.690     1.966
data arrival time                                                                                                                   1.966

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.966
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.984


#Path 40
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[19] (matmul_4x4_systolic)                       0.689     1.966
data arrival time                                                                                                                    1.966

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.966
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.983


#Path 41
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[13] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[13] (matmul_4x4_systolic)                       0.688     1.965
data arrival time                                                                                                                    1.965

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.965
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.982


#Path 42
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[30] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[30] (matmul_4x4_systolic)                       0.688     1.965
data arrival time                                                                                                                    1.965

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.965
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.982


#Path 43
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[20] (matmul_4x4_systolic)                       0.688     1.965
data arrival time                                                                                                                    1.965

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.965
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.982


#Path 44
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[37] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[37] (matmul_4x4_systolic)                       0.687     1.963
data arrival time                                                                                                                    1.963

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.963
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.981


#Path 45
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[5] (matmul_4x4_systolic)                       0.687     1.963
data arrival time                                                                                                                   1.963

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.963
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.981


#Path 46
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                         0.704     1.980
data arrival time                                                                                                                    1.980

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.980
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.980


#Path 47
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[1] (matmul_4x4_systolic)                       0.686     1.962
data arrival time                                                                                                                   1.962

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.962
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.980


#Path 48
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[61] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[61] (matmul_4x4_systolic)                       0.682     1.959
data arrival time                                                                                                                    1.959

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.959
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.976


#Path 49
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[48] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[48] (matmul_4x4_systolic)                       0.678     1.955
data arrival time                                                                                                                    1.955

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.955
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.972


#Path 50
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[18] (matmul_4x4_systolic)                       0.671     1.948
data arrival time                                                                                                                    1.948

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.948
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.965


#Path 51
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[45] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[45] (matmul_4x4_systolic)                       0.671     1.948
data arrival time                                                                                                                    1.948

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.948
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.965


#Path 52
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[63] (matmul_4x4_systolic)                       0.671     1.947
data arrival time                                                                                                                    1.947

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.947
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.965


#Path 53
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[62] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[62] (matmul_4x4_systolic)                       0.670     1.946
data arrival time                                                                                                                    1.946

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.946
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.964


#Path 54
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[6] (matmul_4x4_systolic)                       0.669     1.946
data arrival time                                                                                                                   1.946

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.946
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.963


#Path 55
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[60] (matmul_4x4_systolic)                       0.669     1.945
data arrival time                                                                                                                    1.945

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.945
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.963


#Path 56
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[17] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[17] (matmul_4x4_systolic)                       0.668     1.945
data arrival time                                                                                                                    1.945

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.945
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.962


#Path 57
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[10] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[10] (matmul_4x4_systolic)                       0.668     1.945
data arrival time                                                                                                                    1.945

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.945
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.962


#Path 58
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[26] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[26] (matmul_4x4_systolic)                       0.667     1.943
data arrival time                                                                                                                    1.943

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.943
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.961


#Path 59
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                         0.684     1.960
data arrival time                                                                                                                    1.960

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.960
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.960


#Path 60
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[57] (matmul_4x4_systolic)                       0.664     1.940
data arrival time                                                                                                                    1.940

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.940
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.958


#Path 61
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                         0.680     1.956
data arrival time                                                                                                                    1.956

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.956
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.956


#Path 62
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[53] (matmul_4x4_systolic)                       0.662     1.939
data arrival time                                                                                                                    1.939

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.939
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.956


#Path 63
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[21] (matmul_4x4_systolic)                       0.662     1.938
data arrival time                                                                                                                    1.938

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.938
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.956


#Path 64
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[8] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[8] (matmul_4x4_systolic)                       0.658     1.935
data arrival time                                                                                                                   1.935

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.935
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.952


#Path 65
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[38] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[38] (matmul_4x4_systolic)                       0.657     1.934
data arrival time                                                                                                                    1.934

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.934
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.951


#Path 66
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[4] (matmul_4x4_systolic)                       0.649     1.925
data arrival time                                                                                                                   1.925

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.925
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.943


#Path 67
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[5] (matmul_4x4_systolic)                       0.646     1.922
data arrival time                                                                                                                   1.922

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.922
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.940


#Path 68
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[56] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[56] (matmul_4x4_systolic)                       0.645     1.922
data arrival time                                                                                                                    1.922

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.922
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.939


#Path 69
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[36] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[36] (matmul_4x4_systolic)                       0.645     1.922
data arrival time                                                                                                                    1.922

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.922
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.939


#Path 70
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[52] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[52] (matmul_4x4_systolic)                       0.645     1.922
data arrival time                                                                                                                    1.922

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.922
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.939


#Path 71
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[58] (matmul_4x4_systolic)                       0.645     1.921
data arrival time                                                                                                                    1.921

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.921
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.939


#Path 72
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[60] (matmul_4x4_systolic)                       0.644     1.921
data arrival time                                                                                                                    1.921

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.921
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.938


#Path 73
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[51] (matmul_4x4_systolic)                       0.642     1.919
data arrival time                                                                                                                    1.919

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.919
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.936


#Path 74
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[48] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[48] (matmul_4x4_systolic)                       0.641     1.917
data arrival time                                                                                                                    1.917

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.917
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.935


#Path 75
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                         0.657     1.934
data arrival time                                                                                                                    1.934

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.934
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.934


#Path 76
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[18] (matmul_4x4_systolic)                       0.639     1.916
data arrival time                                                                                                                    1.916

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.916
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.933


#Path 77
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[24] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[24] (matmul_4x4_systolic)                       0.637     1.913
data arrival time                                                                                                                    1.913

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.913
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.931


#Path 78
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[28] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[28] (matmul_4x4_systolic)                       0.634     1.911
data arrival time                                                                                                                    1.911

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.911
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.928


#Path 79
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[9] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[9] (matmul_4x4_systolic)                       0.630     1.907
data arrival time                                                                                                                   1.907

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.907
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.924


#Path 80
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[2] (matmul_4x4_systolic)                       0.628     1.904
data arrival time                                                                                                                   1.904

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.904
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.922


#Path 81
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[3] (matmul_4x4_systolic)                       0.626     1.903
data arrival time                                                                                                                   1.903

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.903
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.920


#Path 82
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[45] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[45] (matmul_4x4_systolic)                       0.625     1.901
data arrival time                                                                                                                    1.901

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.901
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.919


#Path 83
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[0] (matmul_4x4_systolic)                       0.622     1.898
data arrival time                                                                                                                   1.898

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.898
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.916


#Path 84
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[46] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[46] (matmul_4x4_systolic)                       0.621     1.898
data arrival time                                                                                                                    1.898

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.898
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.915


#Path 85
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[11] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[11] (matmul_4x4_systolic)                       0.621     1.897
data arrival time                                                                                                                    1.897

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.897
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.915


#Path 86
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[25] (matmul_4x4_systolic)                       0.620     1.896
data arrival time                                                                                                                    1.896

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.896
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.914


#Path 87
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[14] (matmul_4x4_systolic)                       0.617     1.894
data arrival time                                                                                                                    1.894

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.894
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.911


#Path 88
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                         0.632     1.909
data arrival time                                                                                                                    1.909

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.909
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.909


#Path 89
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                         0.632     1.908
data arrival time                                                                                                                    1.908

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.908
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.908


#Path 90
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[44] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[44] (matmul_4x4_systolic)                       0.614     1.890
data arrival time                                                                                                                    1.890

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.890
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.908


#Path 91
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[26] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[26] (matmul_4x4_systolic)                       0.612     1.889
data arrival time                                                                                                                    1.889

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.889
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.906


#Path 92
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                         0.626     1.902
data arrival time                                                                                                                    1.902

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.902
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.902


#Path 93
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[7] (matmul_4x4_systolic)                       0.606     1.883
data arrival time                                                                                                                   1.883

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -1.883
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.900


#Path 94
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                         0.624     1.900
data arrival time                                                                                                                    1.900

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.900
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.900


#Path 95
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[58] (matmul_4x4_systolic)                       0.598     1.875
data arrival time                                                                                                                    1.875

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.875
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.892


#Path 96
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                         0.609     1.885
data arrival time                                                                                                                    1.885

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.885
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.885


#Path 97
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                         0.608     1.884
data arrival time                                                                                                                    1.884

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.884
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.884


#Path 98
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[10] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[10] (matmul_4x4_systolic)                       0.576     1.853
data arrival time                                                                                                                    1.853

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -1.853
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.870


#Path 99
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                         0.587     1.863
data arrival time                                                                                                                   1.863

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
output external delay                                                                                                     0.000     0.000
data required time                                                                                                                  0.000
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  0.000
data arrival time                                                                                                                  -1.863
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -1.863


#Path 100
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                         0.586     1.863
data arrival time                                                                                                                    1.863

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -1.863
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -1.863


#End of timing report
