CTR	,	V_13
CTR_RSCKIZ_POL_SHIFT	,	V_46
DIV_ROUND_UP	,	F_13
of_match_device	,	F_56
cpha	,	V_27
"failed to allocate spi master\n"	,	L_7
CTR_RSCKIZ_SCK	,	V_45
sh_msiof_spi_read_fifo_s32	,	F_36
STR	,	V_61
dev	,	V_73
len	,	V_104
MDR1_XXSTP	,	V_36
"num-cs"	,	L_4
spi_hz	,	V_20
MDR1_TRMD	,	V_40
spi_message	,	V_85
rx_fifo_size	,	V_90
devm_spi_register_master	,	F_69
ARRAY_SIZE	,	F_14
scr	,	V_22
SPI_BPW_RANGE_MASK	,	F_68
bytes_done	,	V_100
CTR_TSCKE	,	V_91
sh_msiof_spi_read_fifo_s32u	,	F_37
SPI_CS_HIGH	,	V_83
get_unaligned	,	F_24
of_node	,	V_74
GFP_KERNEL	,	V_111
SPI_CPOL	,	V_79
device	,	V_108
spi_master_get_devdata	,	F_39
lsb_first	,	V_29
sh_msiof_spi_parse_dt	,	F_50
controller_data	,	V_77
device_node	,	V_70
of_property_read_u32	,	F_52
MDR2_BITLEN1	,	F_18
swab32	,	F_28
transfer_one	,	V_137
RSCR	,	V_5
"renesas,rx-fifo-size"	,	L_6
sh_msiof_spi_write_fifo_s32u	,	F_29
num_chipselect	,	V_114
"renesas,tx-fifo-size"	,	L_5
iowrite16	,	F_5
devm_ioremap_resource	,	F_64
set	,	V_9
STR_REOF	,	V_60
u8	,	T_4
words	,	V_54
irq	,	V_15
i	,	V_120
k	,	V_12
ENOENT	,	V_127
spi_device	,	V_68
n	,	V_101
ioread32	,	F_3
p	,	V_2
buf_32	,	V_66
r	,	V_117
t	,	V_98
sh_msiof_reset_str	,	F_20
platform_device	,	V_115
tx_buf	,	V_51
sh_msiof_prepare_message	,	F_41
rx_fifo_override	,	V_113
TMDR2	,	V_56
TMDR1	,	V_39
sh_msiof_spi_set_mode_regs	,	F_17
reinit_completion	,	F_45
"unable to request irq\n"	,	L_11
dev_get_platdata	,	F_57
cs_gpio	,	V_75
sh_msiof_transfer_one	,	F_48
MDR1_SYNCAC_SHIFT	,	V_37
platform_get_irq	,	F_62
info	,	V_109
cs_high	,	V_30
ret	,	V_88
iowrite32	,	F_6
TFDR	,	V_64
sh_msiof_spi_read_fifo_16	,	F_31
buf_16	,	V_65
MDR1_SYNCMD_SPI	,	V_34
clk_get_rate	,	F_49
ETIMEDOUT	,	V_14
IER	,	V_16
platform_get_resource	,	F_63
CTR_TEDG_SHIFT	,	V_47
fs	,	V_62
prepare_message	,	V_134
fifo_shift	,	V_87
dev_err	,	F_46
of_id	,	V_119
sh_msiof_read	,	F_1
chipdata	,	V_23
sh_msiof_modify_ctr_wait	,	F_7
of_device_id	,	V_118
TMDR1_PCON	,	V_41
mask	,	V_10
sh_msiof_spi_txrx_once	,	F_42
devm_clk_get	,	F_59
sh_msiof_spi_write_fifo_16u	,	F_23
sh_msiof_spi_read_fifo_16u	,	F_32
sh_msiof_spi_read_fifo_32	,	F_34
speed_hz	,	V_106
buf_8	,	V_63
setup	,	V_133
ENOMEM	,	V_121
sh_msiof_spi_write_fifo_8	,	F_21
"cannot get clock\n"	,	L_9
sh_msiof_spi_probe	,	F_53
bytes_per_word	,	V_99
TSCR	,	V_4
CTR_TFSE	,	V_94
bus_num	,	V_131
spi_master_put	,	F_71
spi_master	,	V_84
sh_msiof_spi_remove	,	F_72
tx_hi_z	,	V_28
tmp	,	V_31
sh_msiof_match	,	V_122
SPI_CPHA	,	V_80
id	,	V_132
CTR_TXDIZ_HIZ	,	V_49
tx_fifo_override	,	V_112
clk	,	V_105
cpol	,	V_26
tx_fifo	,	F_43
clr	,	V_8
bits	,	V_53
"failed to start hardware\n"	,	L_1
IRQ_HANDLED	,	V_18
sh_msiof_spi_clk_table	,	V_21
err2	,	V_138
err1	,	V_126
flags	,	V_130
CTR_TXE	,	V_93
init_completion	,	F_58
mode_bits	,	V_129
bits_per_word	,	V_103
"spi_register_master error.\n"	,	L_12
pm_runtime_disable	,	F_70
u16	,	T_5
sh_msiof_spi_set_pin_regs	,	F_16
gpio_set_value	,	F_40
sh_msiof_write	,	F_4
err	,	V_96
CTR_TXDIZ_LOW	,	V_50
dr2	,	V_55
id_entry	,	V_123
sh_msiof_spi_write_fifo_32	,	F_25
udelay	,	F_8
auto_runtime_pm	,	V_136
complete	,	F_10
"failed to shut down hardware\n"	,	L_2
msg	,	V_86
sh_msiof_spi_read_fifo_8	,	F_30
data	,	V_11
MDR2_WDLEN1	,	F_19
"failed to allocate setup data\n"	,	L_3
size_t	,	T_3
SPI_3WIRE	,	V_81
wait_for_completion	,	F_47
mode	,	V_78
pdev	,	V_95
num_cs	,	V_110
edge	,	V_32
rx_fifo	,	F_44
u32	,	T_1
ioread16	,	F_2
CTR_REDG_SHIFT	,	V_48
put_unaligned	,	F_33
sh_msiof_spi_write_fifo_32u	,	F_26
sh_msiof_spi_set_clk_regs	,	F_11
resource	,	V_116
spi_transfer	,	V_97
CTR_TSCKIZ_POL_SHIFT	,	V_44
rx_buf	,	V_52
STR_TEOF	,	V_59
uintptr_t	,	V_76
done	,	V_17
spi	,	V_69
PTR_ERR	,	F_61
tx_fifo_size	,	V_89
swab	,	V_102
sh_msiof_spi_write_fifo_16	,	F_22
sh_msiof_spi_write_fifo_s32	,	F_27
platform_set_drvdata	,	F_55
devm_kzalloc	,	F_51
sh_msiof_spi_irq	,	F_9
MDR2_GRPMASK1	,	V_57
np	,	V_71
"failed to obtain device info\n"	,	L_8
SPI_LSB_FIRST	,	V_82
ENXIO	,	V_125
mapbase	,	V_6
CTR_RXE	,	V_92
driver_data	,	V_124
parent_rate	,	V_19
MDR1_BITLSB_SHIFT	,	V_38
FCTR	,	V_33
IORESOURCE_MEM	,	V_128
value	,	V_7
pm_runtime_enable	,	F_67
MDR1_FLD_SHIFT	,	V_35
sh_msiof_spi_info	,	V_107
dev_name	,	F_66
sh_msiof_spi_priv	,	V_1
reg_offs	,	V_3
sh_msiof_spi_read_fifo_32u	,	F_35
RFDR	,	V_67
"cannot get platform IRQ\n"	,	L_10
irqreturn_t	,	T_2
WARN_ON	,	F_12
RMDR2	,	V_58
bits_per_word_mask	,	V_135
RMDR1	,	V_42
master	,	V_72
sh_msiof_spi_setup	,	F_38
min_t	,	F_15
master_flags	,	V_24
CTR_TSCKIZ_SCK	,	V_43
SPI_MASTER_MUST_TX	,	V_25
spi_alloc_master	,	F_54
IS_ERR	,	F_60
devm_request_irq	,	F_65
