
*** Running vivado
    with args -log TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TOP.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/ip_repo/RunControl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.cache/ip 
Command: link_design -top TOP -part xc7z014sclg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z014sclg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'FIFO_DATA_32bit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'multiphase_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'RunControl_AXI_inst/RAM_PWR_EN'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.dcp' for cell 'TOP_block_i/TOP_block_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.dcp' for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axis_data_fifo_0_1/TOP_block_axis_data_fifo_0_1.dcp' for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0.dcp' for cell 'TOP_block_i/TOP_block_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.dcp' for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_version_ip_v1_0_0_0/TOP_block_version_ip_v1_0_0_0.dcp' for cell 'TOP_block_i/TOP_block_i/version_ip_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_xbar_1/TOP_block_xbar_1.dcp' for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1.dcp' for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_xbar_0/TOP_block_xbar_0.dcp' for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0.dcp' for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.578 . Memory (MB): peak = 892.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. multiphase_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'multiphase_clock/CLK_IN' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0_board.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'multiphase_clock/inst'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'multiphase_clock/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'multiphase_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1639.875 ; gain = 582.480
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'multiphase_clock/inst'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_DATA_32bit/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_DATA_32bit/U0'
Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:538]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:769]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:769]
WARNING: [Vivado 12-3521] Clock specified in more than one group: CLK_25MHZ, REF_CLK2_P, REF_CLK_P, clk_out1_clk_wiz_0, clk_out2_clk_wiz_0, clk_out3_clk_wiz_0, clk_out4_clk_wiz_0, clk_out5_clk_wiz_0, clk_out6_clk_wiz_0, and clk_out7_clk_wiz_0 [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:769]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_2'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:770]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:770]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks clk_fpga_2]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:770]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_2'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:771]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:771]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks clk_fpga_2]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:771]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:806]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:850]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:851]
Finished Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_clocks.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_clocks.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1664.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  IBUFDS_IBUFDISABLE => IBUFDS_IBUFDISABLE (IBUFDS_IBUFDISABLE_INT(x2)): 19 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

30 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1664.211 ; gain = 1146.285
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z014s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.912 . Memory (MB): peak = 1664.211 ; gain = 0.000

Starting Cache Timing Information Task
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:806]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e9fea41c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1683.160 ; gain = 18.949

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dc207595

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1866.402 ; gain = 1.070
INFO: [Opt 31-389] Phase Retarget created 57 cells and removed 176 cells
INFO: [Opt 31-1021] In phase Retarget, 35 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 184bf6b54

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1866.402 ; gain = 1.070
INFO: [Opt 31-389] Phase Constant propagation created 73 cells and removed 445 cells
INFO: [Opt 31-1021] In phase Constant propagation, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10f99d61b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1866.402 ; gain = 1.070
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 578 cells
INFO: [Opt 31-1021] In phase Sweep, 129 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 10f99d61b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1866.402 ; gain = 1.070
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10f99d61b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1866.402 ; gain = 1.070
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10f99d61b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1866.402 ; gain = 1.070
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 44 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              57  |             176  |                                             35  |
|  Constant propagation         |              73  |             445  |                                             32  |
|  Sweep                        |               0  |             578  |                                            129  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             44  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1866.402 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2ab5b683a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1866.402 ; gain = 1.070

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:806]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.083 | TNS=-79.105 |
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst_refCLK : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst_refCLK : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst_refCLK : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 58 BRAM(s) out of a total of 95 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 46 newly gated: 0 Total Ports: 190
Ending PowerOpt Patch Enables Task | Checksum: 22d5ed626

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.554 . Memory (MB): peak = 2274.000 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22d5ed626

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2274.000 ; gain = 407.598

Starting Final Cleanup Task

Starting Logic Optimization Task
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:806]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 122694d49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2274.000 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 122694d49

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.000 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 122694d49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 20 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2274.000 ; gain = 609.789
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:806]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/impl_timing/TOP_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
Command: report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/impl_timing/TOP_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z014s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_33) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA_I_198) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA_I_201) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ENA_I_204) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[1]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[1]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENA_I_207) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]) which is driven by a register (inst_MULTYCHANNEL/Inst_raccolta_dati/write_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f518180

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2274.000 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[13].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[15].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[5].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[4].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[18].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[3].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
WARNING: [Place 30-568] A LUT 'inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/dato_stabile_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_CS_latch/dato_stabile_reg {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11fb1c694

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1241664ec

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1241664ec

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1241664ec

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1592a9e74

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 1559 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 703 nets or cells. Created 25 new cells, deleted 678 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full. Replicated 8 times.
INFO: [Physopt 32-81] Processed net inst_MULTYCHANNEL/Inst_raccolta_dati/load. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/Q[3]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/Q[9]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/Q[6]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/Q[0]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 32 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 32 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Physopt 32-117] Net inst_MULTYCHANNEL/Inst_raccolta_dati/din[1] could not be optimized because driver inst_MULTYCHANNEL/Inst_raccolta_dati/FIFO_DATA_32bit_i_7 could not be replicated
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2274.000 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           25  |            678  |                   703  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |           16  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Fanout                                           |           32  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           73  |            678  |                   709  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 15f195af9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1e6c6017c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e6c6017c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f832a5b2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26b32e2b5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a239c287

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24d3e24c6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c34f4ac1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:41 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1cd6eca83

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bbdcf73f

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11bc2d5ca

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1738846ff

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1738846ff

Time (s): cpu = 00:01:23 ; elapsed = 00:00:56 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:806]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23e27d8f6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net inst_MULTYCHANNEL/Inst_raccolta_dati/RESET, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 23e27d8f6

Time (s): cpu = 00:01:31 ; elapsed = 00:01:01 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.202. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 195e8261a

Time (s): cpu = 00:02:42 ; elapsed = 00:02:13 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 195e8261a

Time (s): cpu = 00:02:42 ; elapsed = 00:02:13 . Memory (MB): peak = 2274.000 ; gain = 0.000
Post Placement Optimization Initialization | Checksum: 12036ef4b
INFO: [Place 46-33] Processed net inst_MULTYCHANNEL/Inst_raccolta_dati/RESET, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.345. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18ffcfff5

Time (s): cpu = 00:03:41 ; elapsed = 00:03:07 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18ffcfff5

Time (s): cpu = 00:03:41 ; elapsed = 00:03:07 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1a9c8043b

Time (s): cpu = 00:03:41 ; elapsed = 00:03:07 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a9c8043b

Time (s): cpu = 00:03:42 ; elapsed = 00:03:07 . Memory (MB): peak = 2274.000 ; gain = 0.000
Ending Placer Task | Checksum: 1743dc46f

Time (s): cpu = 00:03:42 ; elapsed = 00:03:07 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 62 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:45 ; elapsed = 00:03:09 . Memory (MB): peak = 2274.000 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/impl_timing/TOP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_placed.rpt -pb TOP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2274.000 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z014s'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.345 | TNS=-3.574 |
Phase 1 Physical Synthesis Initialization | Checksum: 226f19fb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 226f19fb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.345 | TNS=-3.574 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net RunControl_AXI_inst/slv_reg11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net RunControl_AXI_inst/slv_reg5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net RunControl_AXI_inst/slv_reg16 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 226f19fb9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 81 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[8].Inst_single_channel/CH_Disable.  Did not re-place instance inst_MULTYCHANNEL/pp1[8].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Re-placed instance inst_MULTYCHANNEL/pp1[8].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_axi.s_axi_wready_i_reg_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4__0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg_n_0_[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in8_in.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_8_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_8
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready__1.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4__0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[0]_i_1__2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[0]_i_1__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_9_in.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[0].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[0]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_2
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg11.  Did not re-place instance RunControl_AXI_inst/slv_reg11[31]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/slv_reg_wren__2.  Did not re-place instance TOP_block_i/slv_reg6[31]_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg_n_0_[16].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[16]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg_n_0_[20].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[20]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg_n_0_[27].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[27]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg_n_0_[31].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[31]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg_n_0_[8].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[8]
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg9.  Did not re-place instance RunControl_AXI_inst/slv_reg9[31]_i_1
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg9_reg_n_0_[0].  Re-placed instance RunControl_AXI_inst/slv_reg9_reg[0]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg9_reg_n_0_[10].  Re-placed instance RunControl_AXI_inst/slv_reg9_reg[10]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg9_reg_n_0_[11].  Re-placed instance RunControl_AXI_inst/slv_reg9_reg[11]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg9_reg_n_0_[6].  Re-placed instance RunControl_AXI_inst/slv_reg9_reg[6]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg9_reg_n_0_[7].  Re-placed instance RunControl_AXI_inst/slv_reg9_reg[7]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg9_reg_n_0_[9].  Re-placed instance RunControl_AXI_inst/slv_reg9_reg[9]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[21].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[6].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[6]
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[7]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready__1.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_axi.s_axi_wready_i_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[0]_i_1_n_0.  Re-placed instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[0]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg_n_0_[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[18].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg5.  Did not re-place instance RunControl_AXI_inst/slv_reg5[31]_i_1
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg5_reg[31]_0[9].  Re-placed instance RunControl_AXI_inst/slv_reg5_reg[9]
INFO: [Physopt 32-661] Optimized 21 nets.  Re-placed 21 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 21 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.202 | TNS=-1.652 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 265399cc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 224a23ffa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 5 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2274.000 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 6 Rewire | Checksum: 1a262e82d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 22 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[1] was not replicated.
INFO: [Physopt 32-571] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13] was not replicated.
INFO: [Physopt 32-571] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1] was not replicated.
INFO: [Physopt 32-571] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi was not replicated.
INFO: [Physopt 32-571] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[21] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 1f9948b49

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net RunControl_AXI_inst/slv_reg11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net RunControl_AXI_inst/slv_reg5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: 1b9479194

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 186 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_8_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_8
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[21].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[18].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[18]_i_1
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[6].Inst_single_channel/CH_Disable.  Re-placed instance inst_MULTYCHANNEL/pp1[6].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[6].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[11].Inst_single_channel/CH_Disable.  Re-placed instance inst_MULTYCHANNEL/pp1[11].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[11].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg11.  Did not re-place instance RunControl_AXI_inst/slv_reg11[31]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/slv_reg_wren__2.  Did not re-place instance TOP_block_i/slv_reg6[31]_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg[7]_0[5].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[5]
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[10].Inst_single_channel/CH_Disable.  Re-placed instance inst_MULTYCHANNEL/pp1[10].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[10].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/rd_en.  Re-placed instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/fifo_gen_inst_i_3__0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_comb.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0].  Re-placed instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[0].Inst_single_channel/CH_Disable.  Did not re-place instance inst_MULTYCHANNEL/pp1[0].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[0].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[3].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_1
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg[7]_0[7].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[7]
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[14].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[14]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[11].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[11]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wlast.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wlast_INST_0
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wlast_INST_0_i_1_n_0.  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wlast_INST_0_i_1
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[3].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[3]
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wlast_INST_0_i_2_n_0.  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wlast_INST_0_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1__0
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/wm_mr_wlast_1.  Re-placed instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/storage_data2.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_11_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_11
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[13].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[13]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[3].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[9].Inst_single_channel/CH_Disable.  Did not re-place instance inst_MULTYCHANNEL/pp1[9].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Re-placed instance inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[0]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_3
INFO: [Physopt 32-663] Processed net FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg.  Re-placed instance FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/no_softecc_sel_reg.ce_pri.sel_pipe[3]_i_1
INFO: [Physopt 32-662] Processed net FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/rd_en.  Did not re-place instance TOP_block_i/FIFO_DATA_32bit_i_9
INFO: [Physopt 32-663] Processed net FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ENB_I_50.  Re-placed instance FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i.  Re-placed instance TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[5].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[5]_i_1
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[11].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_axi.s_axi_wready_i_reg_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4__0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg_n_0_[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in8_in.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_4
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next.  Re-placed instance TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1].  Did not re-place instance TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/b_full.  Re-placed instance TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1].  Did not re-place instance TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8].  Re-placed instance TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_0_[8].  Did not re-place instance TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[10].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[10]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready__1.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4__0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[0]_i_1__2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[0]_i_1__2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CH_Disable.  Did not re-place instance inst_MULTYCHANNEL/pp1[12].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[16].Inst_single_channel/CH_Disable.  Did not re-place instance inst_MULTYCHANNEL/pp1[16].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[12].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[16].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg12.  Did not re-place instance RunControl_AXI_inst/slv_reg12[31]_i_1
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg12_reg[12]_0[1].  Re-placed instance RunControl_AXI_inst/slv_reg12_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_9_in.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[14].Inst_single_channel/CH_Disable.  Did not re-place instance inst_MULTYCHANNEL/pp1[14].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid.  Re-placed instance TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid.  Did not re-place instance TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__1
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17_REGCEB_cooolgate_en_sig_10.  Re-placed instance TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17_REGCEB_cooolgate_en_gate_19
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[14].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg16.  Did not re-place instance RunControl_AXI_inst/slv_reg16[31]_i_1
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg16_reg_n_0_[0].  Re-placed instance RunControl_AXI_inst/slv_reg16_reg[0]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg16_reg_n_0_[11].  Re-placed instance RunControl_AXI_inst/slv_reg16_reg[11]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg16_reg_n_0_[12].  Re-placed instance RunControl_AXI_inst/slv_reg16_reg[12]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg16_reg_n_0_[14].  Re-placed instance RunControl_AXI_inst/slv_reg16_reg[14]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg16_reg_n_0_[15].  Re-placed instance RunControl_AXI_inst/slv_reg16_reg[15]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg16_reg_n_0_[4].  Re-placed instance RunControl_AXI_inst/slv_reg16_reg[4]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg16_reg_n_0_[7].  Re-placed instance RunControl_AXI_inst/slv_reg16_reg[7]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_10_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_10
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[4].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[4]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[21].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[21]
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg_n_0_[21].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[21]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[0].  Did not re-place instance TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11
INFO: [Physopt 32-663] Processed net FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i.  Re-placed instance FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-663] Processed net FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0.  Re-placed instance FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gasym_dc.rd_depth_gt_wr2.count[16]_i_3
INFO: [Physopt 32-662] Processed net FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ENA_I_48.  Did not re-place instance FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48
INFO: [Physopt 32-663] Processed net FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_39.  Re-placed instance FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_77
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[17].Inst_single_channel/CH_Disable.  Did not re-place instance inst_MULTYCHANNEL/pp1[17].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[17].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg8.  Did not re-place instance RunControl_AXI_inst/slv_reg8[31]_i_1
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg8_reg[15]_1[3].  Re-placed instance RunControl_AXI_inst/slv_reg8_reg[3]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/CH_Disable.  Did not re-place instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg5.  Did not re-place instance RunControl_AXI_inst/slv_reg5[31]_i_1
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg5_reg[31]_0[17].  Re-placed instance RunControl_AXI_inst/slv_reg5_reg[17]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg5_reg[31]_0[18].  Re-placed instance RunControl_AXI_inst/slv_reg5_reg[18]
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[2].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[2].Inst_single_channel/CH_Disable.  Did not re-place instance inst_MULTYCHANNEL/pp1[2].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[2].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[1].Inst_single_channel/CH_Disable.  Re-placed instance inst_MULTYCHANNEL/pp1[1].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/AR[0].  Re-placed instance inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[1].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg5_reg[31]_0[27].  Re-placed instance RunControl_AXI_inst/slv_reg5_reg[27]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg5_reg[31]_0[7].  Re-placed instance RunControl_AXI_inst/slv_reg5_reg[7]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg5_reg[31]_0[3].  Re-placed instance RunControl_AXI_inst/slv_reg5_reg[3]
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg11_reg[7]_0[2].  Did not re-place instance RunControl_AXI_inst/slv_reg11_reg[2]
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/gtOp_carry_i_7_n_0.  Did not re-place instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/gtOp_carry_i_7
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/next_state[1].  Did not re-place instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/state[1]_i_1__1
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/state[1].  Did not re-place instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/state_reg[1]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg_n_0_[12].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[12]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg_n_0_[14].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[14]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg_n_0_[15].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[15]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg_n_0_[17].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[17]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg_n_0_[24].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[24]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg11_reg_n_0_[26].  Re-placed instance RunControl_AXI_inst/slv_reg11_reg[26]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg5_reg[31]_0[0].  Re-placed instance RunControl_AXI_inst/slv_reg5_reg[0]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg5_reg[31]_0[12].  Re-placed instance RunControl_AXI_inst/slv_reg5_reg[12]
INFO: [Physopt 32-663] Processed net RunControl_AXI_inst/slv_reg5_reg[31]_0[21].  Re-placed instance RunControl_AXI_inst/slv_reg5_reg[21]
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[0].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]
INFO: [Physopt 32-663] Processed net inst_MULTYCHANNEL/Inst_raccolta_dati/din[57].  Re-placed instance inst_MULTYCHANNEL/Inst_raccolta_dati/EVENT_OUT_reg[56]
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/Inst_raccolta_dati/din[1].  Did not re-place instance inst_MULTYCHANNEL/Inst_raccolta_dati/FIFO_DATA_32bit_i_7
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/Inst_raccolta_dati/FIFO_DATA_32bit_i_16_n_0.  Did not re-place instance inst_MULTYCHANNEL/Inst_raccolta_dati/FIFO_DATA_32bit_i_16
INFO: [Physopt 32-661] Optimized 68 nets.  Re-placed 68 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 68 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.202 | TNS=-1.652 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 25841e273

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 89 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 22ebda5e5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 11 Rewire | Checksum: 22ebda5e5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 7 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: 1a990898c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1a990898c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net RunControl_AXI_inst/slv_reg5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 14 Fanout Optimization | Checksum: 17391cd5c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 89 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_8_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_8
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[21].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[18].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[4].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[4]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[11].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[11]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_11_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_11
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[13].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[13]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[3].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[0]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_axi.s_axi_wready_i_reg_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4__0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg_n_0_[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in8_in.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[11].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready__1.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4__0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[0]_i_1__2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[0]_i_1__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_9_in.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_10_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_10
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[4].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[4]_i_1
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[21].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[21]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[5].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[5]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[14].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[14]_i_1
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg_n_0_[14].  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[14]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg11.  Did not re-place instance RunControl_AXI_inst/slv_reg11[31]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/slv_reg_wren__2.  Did not re-place instance TOP_block_i/slv_reg6[31]_i_2
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg11_reg[7]_0[2].  Did not re-place instance RunControl_AXI_inst/slv_reg11_reg[2]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/gtOp_carry_i_7_n_0.  Did not re-place instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/gtOp_carry_i_7
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/next_state[1].  Did not re-place instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/state[1]_i_1__1
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/state[1].  Did not re-place instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/state_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[5].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[5]
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[9].Inst_single_channel/CH_Disable.  Did not re-place instance inst_MULTYCHANNEL/pp1[9].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.202 | TNS=-1.652 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 25e01cd60

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 83 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 204b292d4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:33 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 17 Rewire | Checksum: 204b292d4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 204b292d4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 204b292d4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 204b292d4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 204b292d4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 204b292d4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 204b292d4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 204b292d4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 204b292d4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 204b292d4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 13 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 204b292d4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 24 candidate nets for fanout optimization.
INFO: [Physopt 32-782] Net Inst_pps_module2/E[0] was not replicated
INFO: [Physopt 32-780] Instance inst_MULTYCHANNEL/pp1[9].Inst_single_channel has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-81] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.202 | TNS=-1.652 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 28 Very High Fanout Optimization | Checksum: 157199fcc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 83 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_7
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_8_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_8
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[21].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[18].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[11].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[11]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_11_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_11
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[3].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[0]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_axi.s_axi_wready_i_reg_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4__0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg_n_0_[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in8_in.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[11].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_4
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready__1.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4__0
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[0]_i_1__2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[0]_i_1__2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_9_in.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_2
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_10_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_10
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[4].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[4]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[5].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[5]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_i_3
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg11.  Did not re-place instance RunControl_AXI_inst/slv_reg11[31]_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/slv_reg_wren__2.  Did not re-place instance TOP_block_i/slv_reg6[31]_i_2
INFO: [Physopt 32-662] Processed net RunControl_AXI_inst/slv_reg11_reg[7]_0[2].  Did not re-place instance RunControl_AXI_inst/slv_reg11_reg[2]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/gtOp_carry_i_7_n_0.  Did not re-place instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/gtOp_carry_i_7
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/next_state[1].  Did not re-place instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/state[1]_i_1__1
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/state[1].  Did not re-place instance inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/state_reg[1]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[5].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[5]
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_4_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_4
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/AR[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/channel_event[76]_i_2
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[9].Inst_single_channel/CH_Disable.  Did not re-place instance inst_MULTYCHANNEL/pp1[9].Inst_single_channel/CH_Disable_reg
INFO: [Physopt 32-662] Processed net inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/in0[0].  Did not re-place instance inst_MULTYCHANNEL/pp1[9].Inst_single_channel/Inst_blocco_time/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 2030252e7

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 83 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]/Q
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2/O
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: 1a9531853

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1a9531853

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.202 | TNS=-1.652 |
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg/Q
INFO: [Physopt 32-702] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/Q
INFO: [Physopt 32-572] Net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1/O
INFO: [Physopt 32-710] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0. Critical path length was reduced through logic transformation on cell TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_comp.
INFO: [Physopt 32-735] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.163 | TNS=-0.824 |
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg/Q
INFO: [Physopt 32-702] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1/O
INFO: [Physopt 32-710] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0. Critical path length was reduced through logic transformation on cell TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_comp.
INFO: [Physopt 32-735] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.037 | TNS=-0.151 |
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc.  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg
INFO: [Physopt 32-735] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.028 | TNS=-0.114 |
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1
INFO: [Physopt 32-735] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.021 | TNS=-0.086 |
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1
INFO: [Physopt 32-663] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Re-placed instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1/O
INFO: [Physopt 32-735] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.001 | TNS=-0.006 |
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1
INFO: [Physopt 32-662] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat.  Did not re-place instance TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1/O
INFO: [Physopt 32-710] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0. Critical path length was reduced through logic transformation on cell TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_comp.
INFO: [Physopt 32-735] Processed net TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.013 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.013 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 22f7b754c

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.013 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.013 | TNS=0.000 |
Phase 33 Critical Path Optimization | Checksum: 22f7b754c

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 22f7b754c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.013 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           8  |           3  |  00:00:02  |
|  Single Cell Placement   |          0.143  |          1.922  |            0  |              0  |                    93  |           0  |           4  |  00:00:20  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:10  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            1  |              0  |                     1  |           1  |           1  |  00:00:01  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.215  |          1.652  |            0  |              0  |                     6  |           0  |           2  |  00:00:01  |
|  Total                   |          0.358  |          3.574  |            1  |              0  |                   100  |           9  |          33  |  00:00:36  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2274.000 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1241bbfb8

Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
796 Infos, 62 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:47 . Memory (MB): peak = 2274.000 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/impl_timing/TOP_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z014s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 58252f36 ConstDB: 0 ShapeSum: 46d248d9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17f6e77fc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2274.000 ; gain = 0.000
Post Restoration Checksum: NetGraph: cee47c1b NumContArr: b089fbe1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17f6e77fc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17f6e77fc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17f6e77fc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2274.000 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e576e5f4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.010 | WHS=-0.363 | THS=-682.930|

Phase 2 Router Initialization | Checksum: 23b014218

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2274.000 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0724345 %
  Global Horizontal Routing Utilization  = 0.0583164 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22174
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22098
  Number of Partially Routed Nets     = 76
  Number of Node Overlaps             = 92


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dd204233

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Route 35-580] Design has 7 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/FSM_sequential_pntr_cs_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                              inst_MULTYCHANNEL/pp1[7].Inst_single_channel/Inst_blocco_time/state_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2356
 Number of Nodes with overlaps = 415
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.575 | TNS=-2.714 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bce54cf9

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.878 | TNS=-5.639 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9e13194a

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 9e13194a

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 7fce7ed3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-1.469 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20f0f8562

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20f0f8562

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 20f0f8562

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c27cf19b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:08 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-1.311 | WHS=0.073  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c27cf19b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:08 . Memory (MB): peak = 2274.000 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1c27cf19b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:08 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 19e744701

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-1.311 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 19e744701

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.93435 %
  Global Horizontal Routing Utilization  = 7.62373 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 19e744701

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19e744701

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 11d7a1b84

Time (s): cpu = 00:01:39 ; elapsed = 00:01:13 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.373. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 14884dd82

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2274.000 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 11d7a1b84

Time (s): cpu = 00:02:05 ; elapsed = 00:01:32 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 4e1236ab

Time (s): cpu = 00:02:10 ; elapsed = 00:01:38 . Memory (MB): peak = 2274.000 ; gain = 0.000
Post Restoration Checksum: NetGraph: 86f3e8ff NumContArr: 8d12fda7 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 11406e6a6

Time (s): cpu = 00:02:11 ; elapsed = 00:01:39 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 11406e6a6

Time (s): cpu = 00:02:11 ; elapsed = 00:01:39 . Memory (MB): peak = 2274.000 ; gain = 0.000

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 156a90c55

Time (s): cpu = 00:02:11 ; elapsed = 00:01:39 . Memory (MB): peak = 2274.000 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 15b17ca06

Time (s): cpu = 00:02:24 ; elapsed = 00:01:47 . Memory (MB): peak = 2274.000 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.469 | TNS=-2.947 | WHS=-0.363 | THS=-680.426|

Phase 13 Router Initialization | Checksum: 1d144db98

Time (s): cpu = 00:02:29 ; elapsed = 00:01:50 . Memory (MB): peak = 2293.719 ; gain = 19.719

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.92964 %
  Global Horizontal Routing Utilization  = 7.62044 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 39
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15
  Number of Partially Routed Nets     = 24
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1ef43ac4c

Time (s): cpu = 00:02:29 ; elapsed = 00:01:51 . Memory (MB): peak = 2293.719 ; gain = 19.719
INFO: [Route 35-580] Design has 155 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][25]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][17]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[8][23]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[16][60]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.828 | TNS=-5.340 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1e1f136e3

Time (s): cpu = 00:02:39 ; elapsed = 00:01:59 . Memory (MB): peak = 2297.504 ; gain = 23.504

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.843 | TNS=-5.552 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1c77219bd

Time (s): cpu = 00:02:41 ; elapsed = 00:02:01 . Memory (MB): peak = 2297.504 ; gain = 23.504
Phase 15 Rip-up And Reroute | Checksum: 1c77219bd

Time (s): cpu = 00:02:41 ; elapsed = 00:02:01 . Memory (MB): peak = 2297.504 ; gain = 23.504

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 198673316

Time (s): cpu = 00:02:44 ; elapsed = 00:02:02 . Memory (MB): peak = 2297.504 ; gain = 23.504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.701 | TNS=-2.432 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: e2ab514c

Time (s): cpu = 00:02:44 ; elapsed = 00:02:02 . Memory (MB): peak = 2297.504 ; gain = 23.504

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: e2ab514c

Time (s): cpu = 00:02:44 ; elapsed = 00:02:03 . Memory (MB): peak = 2297.504 ; gain = 23.504
Phase 16 Delay and Skew Optimization | Checksum: e2ab514c

Time (s): cpu = 00:02:44 ; elapsed = 00:02:03 . Memory (MB): peak = 2297.504 ; gain = 23.504

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: b8fb3b8a

Time (s): cpu = 00:02:47 ; elapsed = 00:02:04 . Memory (MB): peak = 2297.504 ; gain = 23.504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.701 | TNS=-2.357 | WHS=0.073  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 80128a5c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:05 . Memory (MB): peak = 2297.504 ; gain = 23.504
Phase 17 Post Hold Fix | Checksum: 80128a5c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:05 . Memory (MB): peak = 2297.504 ; gain = 23.504

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1327d6fd9

Time (s): cpu = 00:02:52 ; elapsed = 00:02:08 . Memory (MB): peak = 2297.504 ; gain = 23.504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.701 | TNS=-2.357 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1327d6fd9

Time (s): cpu = 00:02:52 ; elapsed = 00:02:08 . Memory (MB): peak = 2297.504 ; gain = 23.504

Phase 19 Reset Design
INFO: [Route 35-307] 22353 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 9c264e7f NumContArr: ef288f8b Constraints: 0 Timing: 8f3cbaab
Phase 19 Reset Design | Checksum: 21a8b98b5

Time (s): cpu = 00:02:55 ; elapsed = 00:02:10 . Memory (MB): peak = 2297.504 ; gain = 23.504

Phase 20 Post Router Timing
INFO: [Route 35-62] Timer settings changed to match sign-off timing analysis. Setup and Hold analysis on slow, fast Corners with nearest common node skew is enabled.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.448 | TNS=-1.320 | WHS=0.072  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: 24381092d

Time (s): cpu = 00:03:05 ; elapsed = 00:02:16 . Memory (MB): peak = 2297.504 ; gain = 23.504
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:05 ; elapsed = 00:02:16 . Memory (MB): peak = 2297.504 ; gain = 23.504

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
828 Infos, 62 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:09 ; elapsed = 00:02:18 . Memory (MB): peak = 2297.504 ; gain = 23.504
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2297.504 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2297.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/impl_timing/TOP_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2297.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
Command: report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/impl_timing/TOP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
Command: report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:806]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/impl_timing/TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2297.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
Command: report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
WARNING: [Constraints 18-633] Creating clock RING_OSC with 19 sources. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:806]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst_refCLK : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst_refCLK : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst_refCLK : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-410] Inst_CLK_SAFE/BUFGMUX_inst : User defined Switching Activity setting is ignored on global clock buffers. Use set_case_analysis instead to constrain Clock Enable pin. Please ignore this message if desired set_case_analysis is already set.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
841 Infos, 72 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2297.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file TOP_route_status.rpt -pb TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TOP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TOP_bus_skew_routed.rpt -pb TOP_bus_skew_routed.pb -rpx TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 19:47:12 2024...
