  **** HLS Build v2025.1.1 6214317
Sourcing Tcl script '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/script.tcl'
INFO: [HLS 200-1510] Running: open_component project_1 
INFO: [HLS 200-10] Creating and opening component '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.44 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.16 seconds; current allocated memory: 806.555 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.24 seconds. CPU system time: 1.25 seconds. Elapsed time: 6.85 seconds; current allocated memory: 808.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,899 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,475 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,220 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,067 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,005 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,281 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,774 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,777 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,780 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,786 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,784 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,782 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17,094 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,137 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,685 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,713 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_125_6' (top.cpp:125:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:81:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_133_7' (top.cpp:133:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:81:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_106_3' (top.cpp:106:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:81:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_114_4' (top.cpp:114:27) in function 'top_kernel' partially with a factor of 16 (top.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'A' (top.cpp:98:10)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'C' (top.cpp:143:15)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:86:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:88:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_0' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_1' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_10' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_11' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_12' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_13' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_14' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_15' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_2' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_3' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_4' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_5' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_6' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_7' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_8' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'C_9' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_0' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_1' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_10' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_11' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_12' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_13' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_14' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_15' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_2' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_3' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_4' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_5' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_6' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_7' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_8' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'tmp_9' due to pipeline pragma (top.cpp:134:9)
INFO: [HLS 214-248] Applying array_partition to 'C_0': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_1': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_2': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_3': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_4': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_5': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_6': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_7': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_8': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_9': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_10': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_11': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_12': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_13': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_14': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'C_15': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:87:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_0': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_1': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_2': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_3': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_4': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_5': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_6': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_7': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_8': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_9': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_10': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_11': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_12': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_13': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_14': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_15': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:88:8)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_96_1'(top.cpp:96:19) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:96:19)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_141_8'(top.cpp:141:23) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:141:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.71 seconds. CPU system time: 1.13 seconds. Elapsed time: 10.02 seconds; current allocated memory: 819.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 819.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 825.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 827.211 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 847.973 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 903.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.3 seconds; current allocated memory: 904.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.12 seconds; current allocated memory: 904.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_17', top.cpp:109) to 'add' operation 24 bit ('add_ln109_26', top.cpp:109) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109_6', top.cpp:109) to 'add' operation 25 bit ('add_ln109_17', top.cpp:109) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_7', top.cpp:109) to 'add' operation 24 bit ('add_ln109_18', top.cpp:109) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_5', top.cpp:109) to 'add' operation 25 bit ('add_ln109_17', top.cpp:109) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_13', top.cpp:109) to 'add' operation 25 bit ('add_ln109_27', top.cpp:109) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_7', top.cpp:109) to 'add' operation 24 bit ('add_ln109_20', top.cpp:109) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_5', top.cpp:109) to 'add' operation 25 bit ('add_ln109_21', top.cpp:109) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_9', top.cpp:109) to 'add' operation 25 bit ('add_ln109_25', top.cpp:109) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_5', top.cpp:109) to 'add' operation 24 bit ('add_ln109_22', top.cpp:109) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_1', top.cpp:109) to 'add' operation 25 bit ('add_ln109_19', top.cpp:109) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_11', top.cpp:109) to 'add' operation 25 bit ('add_ln109_31', top.cpp:109) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109_6', top.cpp:109) to 'add' operation 24 bit ('add_ln109_26', top.cpp:109) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_1', top.cpp:109) to 'add' operation 24 bit ('add_ln109_22', top.cpp:109) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109', top.cpp:109) to 'add' operation 25 bit ('add_ln109_23', top.cpp:109) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_5', top.cpp:109) to 'add' operation 24 bit ('add_ln109_28', top.cpp:109) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109_2', top.cpp:109) to 'add' operation 24 bit ('add_ln109_26', top.cpp:109) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_5', top.cpp:109) to 'add' operation 25 bit ('add_ln109_31', top.cpp:109) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_5', top.cpp:109) to 'add' operation 25 bit ('add_ln109_31', top.cpp:109) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_3', top.cpp:109) to 'add' operation 25 bit ('add_ln109_31', top.cpp:109) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_3', top.cpp:109) to 'add' operation 24 bit ('add_ln109_30', top.cpp:109) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln109_1', top.cpp:109) to 'add' operation 25 bit ('add_ln109_31', top.cpp:109) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109', top.cpp:109) to 'add' operation 24 bit ('add_ln109_30', top.cpp:109) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln109_1', top.cpp:109) to 'select' operation 24 bit ('select_ln109_31', top.cpp:109) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln109', top.cpp:109) to 'store' operation 0 bit ('empty_write_ln109', top.cpp:109) of variable 'select_ln109_31', top.cpp:109 on local variable 'empty' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_106_3'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_106_3' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:109) on local variable 'empty' [30]  (0.000 ns)
	'add' operation 24 bit ('add_ln109', top.cpp:109) [56]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_1', top.cpp:109) [64]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_2', top.cpp:109) [68]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_3', top.cpp:109) [76]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_4', top.cpp:109) [80]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_5', top.cpp:109) [88]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_6', top.cpp:109) [92]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_7', top.cpp:109) [100]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_8', top.cpp:109) [104]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_9', top.cpp:109) [112]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_10', top.cpp:109) [116]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_11', top.cpp:109) [124]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_12', top.cpp:109) [128]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_13', top.cpp:109) [136]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_14', top.cpp:109) [140]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_15', top.cpp:109) [148]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_16', top.cpp:109) [152]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_17', top.cpp:109) [160]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_18', top.cpp:109) [164]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_19', top.cpp:109) [172]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_20', top.cpp:109) [176]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_21', top.cpp:109) [184]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_22', top.cpp:109) [188]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_23', top.cpp:109) [196]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_24', top.cpp:109) [200]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_25', top.cpp:109) [208]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_26', top.cpp:109) [212]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_27', top.cpp:109) [220]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_28', top.cpp:109) [224]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_29', top.cpp:109) [232]  (0.435 ns)
	'add' operation 24 bit ('add_ln109_30', top.cpp:109) [236]  (1.110 ns)
	'select' operation 24 bit ('select_ln109_31', top.cpp:109) [244]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln109', top.cpp:109) of variable 'select_ln109_31', top.cpp:109 on local variable 'empty' [247]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 906.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 906.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_114_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_114_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 911.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 911.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_6'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_13', top.cpp:128) to 'add' operation 24 bit ('add_ln128_22', top.cpp:128) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln128_17', top.cpp:128) to 'add' operation 24 bit ('add_ln128_26', top.cpp:128) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_19', top.cpp:128) to 'add' operation 25 bit ('add_ln128_31', top.cpp:128) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln128_17', top.cpp:128) to 'add' operation 25 bit ('add_ln128_29', top.cpp:128) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_13', top.cpp:128) to 'add' operation 25 bit ('add_ln128_27', top.cpp:128) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_4', top.cpp:128) to 'add' operation 24 bit ('add_ln128_18', top.cpp:128) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_11', top.cpp:128) to 'add' operation 25 bit ('add_ln128_27', top.cpp:128) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_4', top.cpp:128) to 'add' operation 24 bit ('add_ln128_20', top.cpp:128) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_11', top.cpp:128) to 'add' operation 25 bit ('add_ln128_29', top.cpp:128) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_10', top.cpp:128) to 'add' operation 24 bit ('add_ln128_28', top.cpp:128) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_5', top.cpp:128) to 'add' operation 24 bit ('add_ln128_24', top.cpp:128) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_4', top.cpp:128) to 'add' operation 25 bit ('add_ln128_25', top.cpp:128) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_1', top.cpp:128) to 'add' operation 25 bit ('add_ln128_23', top.cpp:128) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln128_9', top.cpp:128) to 'add' operation 25 bit ('add_ln128_31', top.cpp:128) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_1', top.cpp:128) to 'add' operation 25 bit ('add_ln128_25', top.cpp:128) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128', top.cpp:128) to 'add' operation 25 bit ('add_ln128_25', top.cpp:128) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_1', top.cpp:128) to 'add' operation 25 bit ('add_ln128_27', top.cpp:128) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_2', top.cpp:128) to 'add' operation 25 bit ('add_ln128_29', top.cpp:128) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_3', top.cpp:128) to 'add' operation 24 bit ('add_ln128_30', top.cpp:128) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128_2', top.cpp:128) to 'add' operation 25 bit ('add_ln128_31', top.cpp:128) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln128_1', top.cpp:128) to 'add' operation 25 bit ('add_ln128_31', top.cpp:128) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln128_1', top.cpp:128) to 'add' operation 24 bit ('add_ln128_30', top.cpp:128) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128', top.cpp:128) to 'select' operation 24 bit ('select_ln128_31', top.cpp:128) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln128', top.cpp:128) to 'store' operation 0 bit ('empty_42_write_ln128', top.cpp:128) of variable 'select_ln128_31', top.cpp:128 on local variable 'empty_42' (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_125_6'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_125_6'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_125_6' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:128) on local variable 'empty_42' [144]  (0.000 ns)
	'add' operation 24 bit ('add_ln128', top.cpp:128) [298]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_1', top.cpp:128) [306]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_2', top.cpp:128) [326]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_3', top.cpp:128) [334]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_4', top.cpp:128) [354]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_5', top.cpp:128) [362]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_6', top.cpp:128) [382]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_7', top.cpp:128) [390]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_8', top.cpp:128) [410]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_9', top.cpp:128) [418]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_10', top.cpp:128) [438]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_11', top.cpp:128) [446]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_12', top.cpp:128) [466]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_13', top.cpp:128) [474]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_14', top.cpp:128) [494]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_15', top.cpp:128) [502]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_16', top.cpp:128) [653]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_17', top.cpp:128) [661]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_18', top.cpp:128) [681]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_19', top.cpp:128) [689]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_20', top.cpp:128) [709]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_21', top.cpp:128) [717]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_22', top.cpp:128) [737]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_23', top.cpp:128) [745]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_24', top.cpp:128) [765]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_25', top.cpp:128) [773]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_26', top.cpp:128) [793]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_27', top.cpp:128) [801]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_28', top.cpp:128) [821]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_29', top.cpp:128) [829]  (0.435 ns)
	'add' operation 24 bit ('add_ln128_30', top.cpp:128) [849]  (1.110 ns)
	'select' operation 24 bit ('select_ln128_31', top.cpp:128) [857]  (0.435 ns)
	'store' operation 0 bit ('empty_42_write_ln128', top.cpp:128) of variable 'select_ln128_31', top.cpp:128 on local variable 'empty_42' [860]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.69 seconds; current allocated memory: 921.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.48 seconds; current allocated memory: 922.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_133_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_133_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 922.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 922.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_141_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 922.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 922.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 923.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 923.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_96_1/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 924.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_106_3' pipeline 'VITIS_LOOP_106_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_106_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 927.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_114_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_114_4' pipeline 'VITIS_LOOP_114_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_114_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 941.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_125_6' pipeline 'VITIS_LOOP_125_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_125_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.87 seconds; current allocated memory: 959.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_133_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_133_7' pipeline 'VITIS_LOOP_133_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_133_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.72 seconds; current allocated memory: 977.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_141_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_141_8' pipeline 'VITIS_LOOP_141_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_141_8/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_141_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 980.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_47_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_C_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 994.223 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.87 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1005.766 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.25 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1023.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 39.68 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:41; Allocated memory: 233.195 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang++"
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
TEST PASSED!!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/2025.1.1/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj top_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./svtb -i ./file_agent -i ./top_kernel_subsystem -s top_kernel 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_106_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_106_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_114_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_114_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_125_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_125_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_133_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_133_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_141_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_141_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sdiv_38ns_24s_38_42_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_38ns_24s_38_42_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_mul_24s_17s_41_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_24s_17s_41_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_A_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_A_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_A_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_load
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_read
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_C_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_store
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_write
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_38ns_24s_38_42_1_divider
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_38ns_24s_38_42_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_129_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_129_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_9_2_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_9_2_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_A_1_46_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_A_1_46_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_tmp_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_tmp_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_17_3_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_17_3_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_A_1_48_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_A_1_48_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_33_4_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_33_4_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_A_1_47_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_A_1_47_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_C_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_C_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_subsystem/top_kernel_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.top_kernel_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_kernel_A_1_47_RAM_AUTO_1R1W
Compiling module xil_defaultlib.top_kernel_C_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.top_kernel_tmp_RAM_AUTO_1R1W
Compiling module xil_defaultlib.top_kernel_flow_control_loop_pip...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_sdiv_38ns_24s_38_42_1...
Compiling module xil_defaultlib.top_kernel_sdiv_38ns_24s_38_42_1...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_sparsemux_33_4_24_1_1...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_mul_24s_17s_41_1_1(NU...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_control_s_axi
Compiling module xil_defaultlib.top_kernel_A_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_A_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.top_kernel_A_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.top_kernel_A_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_burst_sequent...
Compiling module xil_defaultlib.top_kernel_A_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_A_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.top_kernel_A_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_store(CONSERV...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_burst_sequent...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_throttle(CONS...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_write(CONSERV...
Compiling module xil_defaultlib.top_kernel_C_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.top_kernel
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=27)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_kernel_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_kernel

****** xsim v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Mon Feb  2 23:40:03 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/top_kernel/xsim_script.tcl
# xsim {top_kernel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=top_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {top_kernel.tcl}
Time resolution is 1 ps
source top_kernel.tcl
## run all
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 top_kernel_test_lib               -     @369             
  top_env                    top_kernel_env                    -     @380             
    axi_lite_control         uvm_env                           -     @465             
      item_rtr_port          uvm_analysis_port                 -     @484             
      item_wtr_port          uvm_analysis_port                 -     @474             
      master                 uvm_agent                         -     @897             
        ardrv                uvm_driver #(REQ,RSP)             -     @1572            
          item_read_imp      uvm_analysis_port                 -     @1601            
          rsp_port           uvm_analysis_port                 -     @1591            
          seq_item_port      uvm_seq_item_pull_port            -     @1581            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1611            
          rsp_export         uvm_analysis_export               -     @1620            
          seq_item_export    uvm_seq_item_pull_imp             -     @1738            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @1044            
          item_read_imp      uvm_analysis_port                 -     @1073            
          rsp_port           uvm_analysis_port                 -     @1063            
          seq_item_port      uvm_seq_item_pull_port            -     @1053            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1083            
          rsp_export         uvm_analysis_export               -     @1092            
          seq_item_export    uvm_seq_item_pull_imp             -     @1210            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1396            
          item_read_imp      uvm_analysis_port                 -     @1425            
          rsp_port           uvm_analysis_port                 -     @1415            
          seq_item_port      uvm_seq_item_pull_port            -     @1405            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1435            
          rsp_export         uvm_analysis_export               -     @1444            
          seq_item_export    uvm_seq_item_pull_imp             -     @1562            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1748            
          item_read_imp      uvm_analysis_port                 -     @1777            
          rsp_port           uvm_analysis_port                 -     @1767            
          seq_item_port      uvm_seq_item_pull_port            -     @1757            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1787            
          rsp_export         uvm_analysis_export               -     @1796            
          seq_item_export    uvm_seq_item_pull_imp             -     @1914            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1220            
          item_read_imp      uvm_analysis_port                 -     @1249            
          rsp_port           uvm_analysis_port                 -     @1239            
          seq_item_port      uvm_seq_item_pull_port            -     @1229            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1259            
          rsp_export         uvm_analysis_export               -     @1268            
          seq_item_export    uvm_seq_item_pull_imp             -     @1386            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @719             
        item_ar2r_port       uvm_analysis_port                 -     @788             
        item_ar_port         uvm_analysis_port                 -     @758             
        item_aw2b_port       uvm_analysis_port                 -     @778             
        item_aw_port         uvm_analysis_port                 -     @728             
        item_b_port          uvm_analysis_port                 -     @748             
        item_r_port          uvm_analysis_port                 -     @768             
        item_w_port          uvm_analysis_port                 -     @738             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @798             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @867             
        ar_imp               uvm_analysis_imp_ar               -     @837             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @857             
        aw_imp               uvm_analysis_imp_aw               -     @807             
        b_imp                uvm_analysis_imp_b                -     @827             
        item_rtr_port        uvm_analysis_port                 -     @887             
        item_wtr_port        uvm_analysis_port                 -     @877             
        r_imp                uvm_analysis_imp_r                -     @847             
        w_imp                uvm_analysis_imp_w                -     @817             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @906             
        rsp_export           uvm_analysis_export               -     @915             
        seq_item_export      uvm_seq_item_pull_imp             -     @1033            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_A             uvm_env                           -     @403             
      item_rtr_port          uvm_analysis_port                 -     @422             
      item_wtr_port          uvm_analysis_port                 -     @412             
      monitor                uvm_monitor                       -     @1997            
        item_ar2r_port       uvm_analysis_port                 -     @2066            
        item_ar_port         uvm_analysis_port                 -     @2036            
        item_aw2b_port       uvm_analysis_port                 -     @2056            
        item_aw_port         uvm_analysis_port                 -     @2006            
        item_b_port          uvm_analysis_port                 -     @2026            
        item_r_port          uvm_analysis_port                 -     @2046            
        item_w_port          uvm_analysis_port                 -     @2016            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2175            
        ardrv                uvm_driver #(REQ,RSP)             -     @2852            
          item_read_imp      uvm_analysis_port                 -     @2881            
          rsp_port           uvm_analysis_port                 -     @2871            
          seq_item_port      uvm_seq_item_pull_port            -     @2861            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2891            
          rsp_export         uvm_analysis_export               -     @2900            
          seq_item_export    uvm_seq_item_pull_imp             -     @3018            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2324            
          item_read_imp      uvm_analysis_port                 -     @2353            
          rsp_port           uvm_analysis_port                 -     @2343            
          seq_item_port      uvm_seq_item_pull_port            -     @2333            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2363            
          rsp_export         uvm_analysis_export               -     @2372            
          seq_item_export    uvm_seq_item_pull_imp             -     @2490            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2676            
          item_read_imp      uvm_analysis_port                 -     @2705            
          rsp_port           uvm_analysis_port                 -     @2695            
          seq_item_port      uvm_seq_item_pull_port            -     @2685            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2715            
          rsp_export         uvm_analysis_export               -     @2724            
          seq_item_export    uvm_seq_item_pull_imp             -     @2842            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @3028            
          item_read_imp      uvm_analysis_port                 -     @3057            
          rsp_port           uvm_analysis_port                 -     @3047            
          seq_item_port      uvm_seq_item_pull_port            -     @3037            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3067            
          rsp_export         uvm_analysis_export               -     @3076            
          seq_item_export    uvm_seq_item_pull_imp             -     @3194            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2500            
          item_read_imp      uvm_analysis_port                 -     @2529            
          rsp_port           uvm_analysis_port                 -     @2519            
          seq_item_port      uvm_seq_item_pull_port            -     @2509            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2539            
          rsp_export         uvm_analysis_export               -     @2548            
          seq_item_export    uvm_seq_item_pull_imp             -     @2666            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2076            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2145            
        ar_imp               uvm_analysis_imp_ar               -     @2115            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2135            
        aw_imp               uvm_analysis_imp_aw               -     @2085            
        b_imp                uvm_analysis_imp_b                -     @2105            
        item_rtr_port        uvm_analysis_port                 -     @2165            
        item_wtr_port        uvm_analysis_port                 -     @2155            
        r_imp                uvm_analysis_imp_r                -     @2125            
        w_imp                uvm_analysis_imp_w                -     @2095            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2184            
        rsp_export           uvm_analysis_export               -     @2193            
        seq_item_export      uvm_seq_item_pull_imp             -     @2311            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_C             uvm_env                           -     @434             
      item_rtr_port          uvm_analysis_port                 -     @453             
      item_wtr_port          uvm_analysis_port                 -     @443             
      monitor                uvm_monitor                       -     @3275            
        item_ar2r_port       uvm_analysis_port                 -     @3344            
        item_ar_port         uvm_analysis_port                 -     @3314            
        item_aw2b_port       uvm_analysis_port                 -     @3334            
        item_aw_port         uvm_analysis_port                 -     @3284            
        item_b_port          uvm_analysis_port                 -     @3304            
        item_r_port          uvm_analysis_port                 -     @3324            
        item_w_port          uvm_analysis_port                 -     @3294            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @3453            
        ardrv                uvm_driver #(REQ,RSP)             -     @4130            
          item_read_imp      uvm_analysis_port                 -     @4159            
          rsp_port           uvm_analysis_port                 -     @4149            
          seq_item_port      uvm_seq_item_pull_port            -     @4139            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @4169            
          rsp_export         uvm_analysis_export               -     @4178            
          seq_item_export    uvm_seq_item_pull_imp             -     @4296            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @3602            
          item_read_imp      uvm_analysis_port                 -     @3631            
          rsp_port           uvm_analysis_port                 -     @3621            
          seq_item_port      uvm_seq_item_pull_port            -     @3611            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @3641            
          rsp_export         uvm_analysis_export               -     @3650            
          seq_item_export    uvm_seq_item_pull_imp             -     @3768            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @3954            
          item_read_imp      uvm_analysis_port                 -     @3983            
          rsp_port           uvm_analysis_port                 -     @3973            
          seq_item_port      uvm_seq_item_pull_port            -     @3963            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @3993            
          rsp_export         uvm_analysis_export               -     @4002            
          seq_item_export    uvm_seq_item_pull_imp             -     @4120            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @4306            
          item_read_imp      uvm_analysis_port                 -     @4335            
          rsp_port           uvm_analysis_port                 -     @4325            
          seq_item_port      uvm_seq_item_pull_port            -     @4315            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @4345            
          rsp_export         uvm_analysis_export               -     @4354            
          seq_item_export    uvm_seq_item_pull_imp             -     @4472            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @3778            
          item_read_imp      uvm_analysis_port                 -     @3807            
          rsp_port           uvm_analysis_port                 -     @3797            
          seq_item_port      uvm_seq_item_pull_port            -     @3787            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @3817            
          rsp_export         uvm_analysis_export               -     @3826            
          seq_item_export    uvm_seq_item_pull_imp             -     @3944            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @3354            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @3423            
        ar_imp               uvm_analysis_imp_ar               -     @3393            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @3413            
        aw_imp               uvm_analysis_imp_aw               -     @3363            
        b_imp                uvm_analysis_imp_b                -     @3383            
        item_rtr_port        uvm_analysis_port                 -     @3443            
        item_wtr_port        uvm_analysis_port                 -     @3433            
        r_imp                uvm_analysis_imp_r                -     @3403            
        w_imp                uvm_analysis_imp_w                -     @3373            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @3462            
        rsp_export           uvm_analysis_export               -     @3471            
        seq_item_export      uvm_seq_item_pull_imp             -     @3589            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    refm                     top_kernel_reference_model        -     @494             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               top_kernel_subsystem_monitor      -     @507             
      A_rtr_imp              uvm_analysis_imp_axi_rtr_A        -     @526             
      A_wtr_imp              uvm_analysis_imp_axi_wtr_A        -     @516             
      C_rtr_imp              uvm_analysis_imp_axi_rtr_C        -     @546             
      C_wtr_imp              uvm_analysis_imp_axi_wtr_C        -     @536             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @566             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @556             
      scbd                   top_kernel_scoreboard             -     @4554            
        refm                 top_kernel_reference_model        -     @494             
          trans_num_idx      integral                          32    'h0              
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
      rsp_export             uvm_analysis_export               -     @585             
      seq_item_export        uvm_seq_item_pull_imp             -     @703             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    refm                     top_kernel_reference_model        -     @494             
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
    top_kernel_cfg           top_kernel_config                 -     @394             
      A_cfg                  axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      C_cfg                  axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "490995000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 491065 ns : File "/tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:21 . Memory (MB): peak = 1606.934 ; gain = 0.000 ; free physical = 60003 ; free virtual = 103931
## quit
INFO: xsimkernel Simulation Memory Usage: 1047196 KB (Peak: 1047196 KB), Simulation CPU Usage: 22480 ms
INFO: [Common 17-206] Exiting xsim at Mon Feb  2 23:40:29 2026...
INFO: [COSIM 212-316] Starting C post checking ...
Mismatch at (1, 0): C_hw=0.000183105, C_gold=6.10352e-05
Mismatch at (1, 1): C_hw=0.000305176, C_gold=0.000244141
Mismatch at (1, 2): C_hw=0.000488281, C_gold=0.000366211
Mismatch at (1, 3): C_hw=0.00012207, C_gold=6.10352e-05
Mismatch at (1, 4): C_hw=0.000305176, C_gold=0.000183105
Mismatch at (1, 5): C_hw=0.000427246, C_gold=0.000366211
Mismatch at (1, 6): C_hw=0.00012207, C_gold=0
Mismatch at (1, 7): C_hw=0.000244141, C_gold=0.000183105
Mismatch at (1, 8): C_hw=0.000427246, C_gold=0.000305176
TEST FAILED with 14471 mismatches.
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:44; Allocated memory: 24.434 MB.
command 'ap_source' returned error code
    while executing
"source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/script.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 305.83 seconds. Total CPU system time: 35.39 seconds. Total elapsed time: 157.23 seconds; peak allocated memory: 1.024 GB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
