# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 769.5 0.000256 2048 0.27 7160 73728 11.6696 8.88365 1067.29 261.951 1349.91 1350
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 769.5 0.000256 2048 0.27 7160 73440 11.6629 8.88013 1284.39 261.605 1566.65 1566.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 769.5 0.000256 2048 0.27 7160 73280 11.6297 8.87603 1331.63 261.264 1613.51 1613.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 769.5 0.000256 2048 0.27 7160 73728 11.6326 8.88006 1253.06 261.999 1535.68 1535.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 769.5 0.000256 2048 0.27 7160 73200 11.6737 8.89584 1254.92 261.328 1536.93 1537.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 769.5 0.000256 2048 0.27 7160 73472 11.616 8.88259 1294.38 261.185 1576.18 1576.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 769.5 0.000256 2048 0.27 7160 73440 11.6881 8.89206 1299.22 261.989 1581.9 1582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 769.5 0.000256 2048 0.27 7160 73216 11.6309 8.88458 1251.72 261.646 1533.99 1534.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 769.5 0.000256 2048 0.27 7160 72960 11.5732 8.81523 1265.66 260.436 1546.6 1546.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 769.5 0.000256 2048 0.27 7160 72800 11.6191 8.84736 1356.32 260.515 1637.41 1637.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 769.5 0.000256 2048 0.27 7160 72704 11.6656 8.8927 1567.62 261.957 1850.24 1850.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 769.5 0.000256 2048 0.27 7170 73728 11.6486 8.91482 1097.96 262.048 1380.68 1380.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 769.5 0.000256 2048 0.27 7170 73760 11.7152 8.91683 1109.63 261.988 1392.37 1392.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 769.5 0.000256 2048 0.27 7170 73728 11.6708 8.89184 1105.31 262.124 1388.11 1388.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 769.5 0.000256 2048 0.27 7170 73472 11.6891 8.90902 1127.26 261.813 1409.78 1409.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 769.5 0.000256 2048 0.27 7170 73728 11.6606 8.91037 1100.98 262.098 1383.76 1383.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 769.5 0.000256 2048 0.27 7170 73440 11.6583 8.8831 1307.97 261.454 1590.07 1590.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 769.5 0.000256 2048 0.27 7170 73280 11.6228 8.85965 1275.02 261.244 1556.85 1556.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 769.5 0.000256 2048 0.27 7170 73728 11.6308 8.86989 1366.9 262.035 1649.55 1649.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 769.5 0.000256 2048 0.27 7170 73200 11.6615 8.86691 1342.56 261.043 1624.24 1624.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 769.5 0.000256 2048 0.27 7170 73024 11.6367 8.87312 1349.83 261.407 1631.87 1631.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 769.5 0.000256 2048 0.27 7170 73440 11.6859 8.89741 1335.28 261.843 1617.82 1617.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 769.5 0.000256 2048 0.27 7170 73216 11.6177 8.86246 1274.96 261.653 1557.21 1557.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 769.5 0.000256 2048 0.27 7170 72960 11.5668 8.81491 1487.14 260.44 1768.07 1768.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 769.5 0.000256 2048 0.27 7170 72800 11.6231 8.83424 1496.09 260.295 1776.95 1777.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 769.5 0.000256 2048 0.27 7170 72704 11.6706 8.88432 1353.82 261.956 1636.44 1636.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 769.5 0.000256 2048 0.27 7160 73600 11.6497 8.86842 1037.97 262.049 1320.65 1320.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 769.5 0.000256 2048 0.27 7160 73600 11.709 8.96 1167.04 262.198 1450.02 1450.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 769.5 0.000256 2048 0.27 7160 73536 11.6635 8.89578 1088.03 261.87 1370.57 1370.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 769.5 0.000256 2048 0.27 7160 73472 11.6971 8.88608 1101.2 261.861 1383.76 1383.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 769.5 0.000256 2048 0.27 7160 73472 11.6682 8.90061 1054.78 262.132 1337.59 1337.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 769.5 0.000256 2048 0.27 7160 73440 11.6637 8.88435 1371.04 261.635 1653.33 1653.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 769.5 0.000256 2048 0.27 7160 73152 11.638 8.92176 952.491 261.829 1234.99 1235.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 769.5 0.000256 2048 0.27 7160 73280 11.6226 8.87683 1318.07 261.273 1599.95 1600.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 769.5 0.000256 2048 0.27 7160 72960 11.6257 8.88077 919.476 261.665 1201.76 1201.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 769.5 0.000256 2048 0.27 7160 73344 11.646 8.87603 1239.74 261.997 1522.37 1522.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 769.5 0.000256 2048 0.27 7160 72192 11.6107 8.83664 876.001 260.19 1156.75 1156.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 769.5 0.000256 2048 0.27 7160 73200 11.6663 8.86989 1287.49 261.328 1569.47 1569.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 769.5 0.000256 2048 0.27 7160 72800 11.6262 8.83507 903.858 260.481 1184.91 1185.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 769.5 0.000256 2048 0.27 7160 73024 11.6149 8.85677 1638.81 261.179 1920.57 1920.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 769.5 0.000256 2048 0.27 7160 72576 11.5895 8.81869 1063.89 260.464 1344.87 1344.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 769.5 0.000256 2048 0.27 7160 73440 11.6741 8.91309 1576.62 261.844 1859.17 1859.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 769.5 0.000256 2048 0.27 7160 72960 11.6294 8.84531 1063.76 260.873 1345.21 1345.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 769.5 0.000256 2048 0.27 7160 73216 11.6294 8.8576 1525.14 261.563 1807.31 1807.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 769.5 0.000256 2048 0.27 7160 72704 11.6757 8.89072 1022.78 261.966 1305.43 1305.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 769.5 0.000256 2048 0.27 7160 72192 11.6158 8.84918 1323.45 260.19 1604.21 1604.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 769.5 0.000256 2048 0.27 7160 72192 11.6536 8.83443 929.016 260.714 1210.33 1210.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 769.5 0.000256 2048 0.27 7160 72800 11.6238 8.83936 1386.05 260.25 1666.88 1666.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 769.5 0.000256 2048 0.27 7160 72000 11.5275 8.78198 993.471 258.69 1272.58 1272.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 769.5 0.000256 2048 0.27 7176 73728 11.6524 8.92758 1025.58 261.771 1308.04 1308.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 769.5 0.000256 2048 0.27 7176 73760 11.707 8.91984 1089.44 262.446 1372.62 1372.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 769.5 0.000256 2048 0.27 7176 73728 11.6551 8.88218 1073.27 261.836 1355.76 1355.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 769.5 0.000256 2048 0.27 7176 73728 11.6343 8.87603 690.997 262.039 973.656 973.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 769.5 0.000256 2048 0.27 7176 73696 11.6634 8.87728 1237.3 261.851 1519.8 1519.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 769.5 0.000256 2048 0.27 7176 73472 11.5999 8.8617 781.703 261.44 1063.71 1063.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 769.5 0.000256 2048 0.27 7176 73728 11.6528 9.08803 1139.03 262.165 1422.05 1422.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 769.5 0.000256 2048 0.27 7176 73216 11.6222 8.8576 727.543 261.394 1009.53 1009.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 769.5 0.000256 2048 0.27 7176 73440 11.65 8.88022 1313.63 261.416 1595.68 1595.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 769.5 0.000256 2048 0.27 7176 73152 11.6386 8.86982 920.138 261.645 1202.4 1202.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 769.5 0.000256 2048 0.27 7176 73280 11.6151 8.87978 1245.28 261.489 1527.37 1527.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 769.5 0.000256 2048 0.27 7176 72960 11.622 8.94154 891.855 261.477 1174.01 1174.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 769.5 0.000256 2048 0.27 7176 73728 11.6313 8.87994 1605.63 262.246 1888.5 1888.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 769.5 0.000256 2048 0.27 7176 72960 11.5692 8.82019 1017.68 260.443 1298.63 1298.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 769.5 0.000256 2048 0.27 7176 73200 11.66 8.8929 1567.08 261.358 1849.1 1849.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 769.5 0.000256 2048 0.27 7176 72800 11.6279 8.85597 1057.81 260.545 1338.95 1339.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 769.5 0.000256 2048 0.27 7176 73472 11.6 8.90528 1541.58 261.221 1823.42 1823.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 769.5 0.000256 2048 0.27 7176 72576 11.5952 8.82272 1008.74 260.536 1289.81 1289.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 769.5 0.000256 2048 0.27 7176 73440 11.6822 8.90038 1493.17 262.024 1775.89 1775.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 769.5 0.000256 2048 0.27 7176 72960 11.6301 8.84912 962.398 261.089 1244.07 1244.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 769.5 0.000256 2048 0.27 7176 73216 11.6193 8.8585 1424.18 261.612 1706.38 1706.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 769.5 0.000256 2048 0.27 7176 72704 11.6704 8.86963 953.516 261.738 1235.9 1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 769.5 0.000256 2048 0.27 7175 73728 11.6424 8.88944 1161.55 261.833 1444.03 1444.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 769.5 0.000256 2048 0.27 7175 73760 11.7039 8.93984 1048.55 262.004 1331.31 1331.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 769.5 0.000256 2048 0.27 7175 73280 11.6169 8.86029 673.47 261.49 955.55 955.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 769.5 0.000256 2048 0.27 7175 73728 11.652 8.88214 1113.4 262.057 1396.11 1396.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 769.5 0.000256 2048 0.27 7175 73728 11.6226 8.88541 718.698 262.001 1001.31 1001.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 769.5 0.000256 2048 0.27 7175 73472 11.6668 8.88637 1193.89 261.845 1476.4 1476.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 769.5 0.000256 2048 0.27 7175 73024 11.6256 8.8648 747.845 261.12 1029.57 1029.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 769.5 0.000256 2048 0.27 7175 73728 11.644 8.88445 1191.64 262.108 1474.39 1474.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 769.5 0.000256 2048 0.27 7175 73216 11.6227 8.85856 754.592 261.636 1036.82 1036.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 769.5 0.000256 2048 0.27 7175 73440 11.6562 8.89856 1312.76 261.456 1594.88 1594.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 769.5 0.000256 2048 0.27 7175 73152 11.6433 8.8775 943.952 261.606 1226.19 1226.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 769.5 0.000256 2048 0.27 7175 73280 11.6139 8.868 1274.94 261.511 1557.04 1557.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 769.5 0.000256 2048 0.27 7175 72960 11.6255 8.85965 895.227 261.429 1177.25 1177.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 769.5 0.000256 2048 0.27 7175 73728 11.6243 8.86803 1559.96 262.248 1842.81 1842.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 769.5 0.000256 2048 0.27 7175 72960 11.5707 8.81459 1038.72 260.191 1319.4 1319.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 769.5 0.000256 2048 0.27 7175 73200 11.6545 8.88013 1547.43 261.111 1829.19 1829.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 769.5 0.000256 2048 0.27 7175 72800 11.6284 8.83302 1038.89 260.297 1319.76 1319.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 769.5 0.000256 2048 0.27 7175 73024 11.6139 8.86218 1499.31 261.179 1781.07 1781.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 769.5 0.000256 2048 0.27 7175 72576 11.596 8.82285 980.507 260.503 1261.54 1261.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 769.5 0.000256 2048 0.27 7175 73440 11.6746 8.88659 1460.77 261.766 1743.21 1743.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 769.5 0.000256 2048 0.27 7175 72960 11.6341 8.86115 965.576 260.826 1247.01 1247.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 769.5 0.000256 2048 0.27 7175 73216 11.6145 8.8617 1393.16 261.322 1675.07 1675.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 769.5 0.000256 2048 0.27 7175 72704 11.6725 8.87334 977.562 261.929 1260.14 1260.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 769.5 0.000256 2048 0.27 7168 73728 11.6354 8.88518 1018.15 262.021 1300.81 1300.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 769.5 0.000256 2048 0.27 7168 73728 11.6488 8.90438 655.765 262.124 938.554 938.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 769.5 0.000256 2048 0.27 7168 73760 11.6996 8.8919 1040.84 262.265 1323.8 1323.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 769.5 0.000256 2048 0.27 7168 73280 11.6162 8.8721 665.567 261.207 947.374 947.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 769.5 0.000256 2048 0.27 7168 73728 11.6419 8.89258 1130.74 261.902 1413.29 1413.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 769.5 0.000256 2048 0.27 7168 73728 11.6347 8.88832 724.318 262.19 1007.14 1007.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 769.5 0.000256 2048 0.27 7168 73696 11.6662 8.87734 1111.68 261.632 1393.97 1394.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 769.5 0.000256 2048 0.27 7168 73472 11.6032 8.86099 706.49 261.373 988.436 988.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 769.5 0.000256 2048 0.27 7168 73248 11.6967 8.89773 579.118 261.931 861.753 861.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 769.5 0.000256 2048 0.27 7168 73728 11.6453 8.88006 1076.04 262.159 1358.84 1358.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 769.5 0.000256 2048 0.27 7168 73216 11.6201 8.85037 687.972 261.645 970.196 970.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 769.5 0.000256 2048 0.27 7168 72960 11.5712 8.85952 574.522 260.194 855.254 855.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 769.5 0.000256 2048 0.27 7168 73440 11.6489 8.92346 1601.76 261.636 1884.08 1884.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 769.5 0.000256 2048 0.27 7168 73152 11.6444 8.89565 1010.78 261.555 1292.98 1293.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 769.5 0.000256 2048 0.27 7168 72576 11.9334 8.83917 830.333 260.445 1111.66 1111.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 769.5 0.000256 2048 0.27 7168 73280 11.6195 8.85587 1490.49 261.489 1772.57 1772.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 769.5 0.000256 2048 0.27 7168 72960 11.6204 8.93254 1002.9 261.497 1285.06 1285.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 769.5 0.000256 2048 0.27 7168 72960 11.6286 8.84662 838.662 261.083 1120.33 1120.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 769.5 0.000256 2048 0.27 7168 73728 11.6312 8.87398 1422.81 262.18 1705.61 1705.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 769.5 0.000256 2048 0.27 7168 72960 11.5738 8.87773 916.724 260.41 1197.7 1197.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 769.5 0.000256 2048 0.27 7168 72576 11.6052 8.8247 793.86 260.644 1075.05 1075.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 769.5 0.000256 2048 0.27 7168 73200 11.6666 8.86429 1390.9 261.11 1672.67 1672.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 769.5 0.000256 2048 0.27 7168 72800 11.6308 8.83923 961.243 260.485 1242.31 1242.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 769.5 0.000256 2048 0.27 7168 73200 11.6966 8.8905 804.182 261.644 1086.52 1086.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 769.5 0.000256 2048 0.27 7168 73472 11.5996 8.86547 1357.71 261.185 1639.47 1639.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 769.5 0.000256 2048 0.27 7168 72576 11.5884 8.82771 940.661 260.476 1221.66 1221.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 769.5 0.000256 2048 0.27 7168 72576 11.6306 8.84317 772.95 260.764 1054.3 1054.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 769.5 0.000256 2048 0.27 7168 73440 11.6723 8.9297 1325.64 261.739 1608.09 1608.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 769.5 0.000256 2048 0.27 7168 72960 11.6365 8.84736 947.561 261.082 1229.24 1229.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 769.5 0.000256 2048 0.27 7168 72000 11.6457 8.83034 775.797 260.065 1056.45 1056.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 769.5 0.000256 2048 0.27 7168 73216 11.6169 8.86832 1333.05 261.398 1615.05 1615.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 769.5 0.000256 2048 0.27 7168 72704 11.672 8.9201 898.951 261.99 1181.64 1181.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 769.5 0.000256 2048 0.27 7168 72192 11.6464 8.87194 807.537 260.702 1088.87 1088.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 769.5 0.000256 2048 0.27 7160 73600 11.6472 8.86989 1032.45 261.768 1314.85 1314.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 769.5 0.000256 2048 0.27 7160 73472 11.6457 8.88234 662.823 262.132 945.595 945.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 769.5 0.000256 2048 0.27 7160 73600 11.6959 8.9129 1163.87 262.237 1446.83 1446.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 769.5 0.000256 2048 0.27 7160 73280 11.6225 8.92442 745.333 261.45 1027.44 1027.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 769.5 0.000256 2048 0.27 7160 73440 11.6834 8.90778 612.23 261.974 894.902 894.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 769.5 0.000256 2048 0.27 7160 73536 11.6616 8.9047 1081.35 262.052 1364.08 1364.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 769.5 0.000256 2048 0.27 7160 73344 11.6504 8.95408 707.79 261.99 990.499 990.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 769.5 0.000256 2048 0.27 7160 73152 11.6469 8.88035 580.717 261.798 863.152 863.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 769.5 0.000256 2048 0.27 7160 73472 11.6669 8.89005 1545.87 261.891 1828.43 1828.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 769.5 0.000256 2048 0.27 7160 73024 11.6247 8.89565 969.501 261.117 1251.24 1251.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 769.5 0.000256 2048 0.27 7160 73248 11.7032 8.9047 791.961 262.189 1074.87 1074.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 769.5 0.000256 2048 0.27 7160 73472 11.6472 8.88832 1424.03 262.132 1706.81 1706.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 769.5 0.000256 2048 0.27 7160 73216 11.6229 8.86083 873.206 261.371 1155.17 1155.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 769.5 0.000256 2048 0.27 7160 72192 11.6143 8.81645 708.902 260.189 989.633 989.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 769.5 0.000256 2048 0.27 7160 73440 11.6513 8.86611 1478.9 261.412 1760.96 1761.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 769.5 0.000256 2048 0.27 7160 73152 11.6441 8.96838 961.152 261.568 1243.44 1243.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 769.5 0.000256 2048 0.27 7160 72576 11.6377 8.85146 840.31 260.503 1121.41 1121.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 769.5 0.000256 2048 0.27 7160 72576 11.6094 8.85555 748.44 260.701 1029.72 1029.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 769.5 0.000256 2048 0.27 7160 73280 11.6163 8.89411 1386.92 261.294 1668.83 1668.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 769.5 0.000256 2048 0.27 7160 72960 11.6242 8.87574 939.77 261.677 1222.05 1222.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 769.5 0.000256 2048 0.27 7160 72960 11.6346 8.84122 790.257 260.89 1071.74 1071.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 769.5 0.000256 2048 0.27 7160 72960 11.668 8.88832 781.744 261.863 1064.27 1064.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 769.5 0.000256 2048 0.27 7160 73344 11.6483 8.88394 1308.05 261.997 1590.69 1590.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 769.5 0.000256 2048 0.27 7160 72192 11.6199 8.81869 920.159 260.42 1201.13 1201.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 769.5 0.000256 2048 0.27 7160 72576 11.6027 8.85254 764.691 260.705 1045.96 1046.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 769.5 0.000256 2048 0.27 7160 72192 11.6424 8.91494 712.219 260.956 993.841 993.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 769.5 0.000256 2048 0.27 7160 73200 11.662 8.89466 1350.58 261.07 1632.31 1632.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 769.5 0.000256 2048 0.27 7160 72800 11.6204 8.85178 919.134 260.548 1200.26 1200.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 769.5 0.000256 2048 0.27 7160 73200 11.6948 8.90944 803.209 261.643 1085.57 1085.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 769.5 0.000256 2048 0.27 7160 72000 11.5329 8.78592 724.198 258.7 1003.33 1003.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 769.5 0.000256 2048 0.27 7200 73600 11.63 8.94138 1125.86 261.868 1408.4 1408.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 769.5 0.000256 2048 0.27 7200 73472 11.6495 8.88877 721.282 261.953 1003.88 1003.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 769.5 0.000256 2048 0.27 7200 73344 11.6448 8.90032 596.584 262.216 879.457 879.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 769.5 0.000256 2048 0.27 7200 73760 11.6962 9.0112 1087.78 262.017 1370.62 1370.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 769.5 0.000256 2048 0.27 7200 73280 11.6236 8.87904 709.919 261.299 991.829 991.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 769.5 0.000256 2048 0.27 7200 73440 11.6805 8.90227 581.743 261.842 864.275 864.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 769.5 0.000256 2048 0.27 7200 73536 11.6425 8.88224 1512.37 262.097 1795.1 1795.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 769.5 0.000256 2048 0.27 7200 73344 11.6402 8.96205 953.305 261.969 1235.99 1236.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 769.5 0.000256 2048 0.27 7200 73152 11.6501 8.88026 766.504 261.805 1048.95 1049.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 769.5 0.000256 2048 0.27 7200 72192 11.6219 8.83008 640.673 260.412 921.651 921.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 769.5 0.000256 2048 0.27 7200 73472 11.6749 8.90806 1398.03 261.883 1680.61 1680.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 769.5 0.000256 2048 0.27 7200 73024 11.6209 8.86006 880.133 261.352 1162.07 1162.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 769.5 0.000256 2048 0.27 7200 73248 11.6995 8.94387 726.651 262.097 1009.5 1009.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 769.5 0.000256 2048 0.27 7200 72576 11.6014 8.83302 649.242 260.468 930.261 930.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 769.5 0.000256 2048 0.27 7200 73472 11.6505 8.89642 1311.77 261.949 1594.37 1594.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 769.5 0.000256 2048 0.27 7200 73216 11.619 8.87821 830.258 261.646 1112.51 1112.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 769.5 0.000256 2048 0.27 7200 72192 11.616 8.81744 675.719 260.44 956.7 956.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 769.5 0.000256 2048 0.27 7200 72704 11.6688 8.87402 603.909 261.742 886.306 886.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 769.5 0.000256 2048 0.27 7200 73440 11.6498 8.91683 1327.59 261.424 1609.69 1609.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 769.5 0.000256 2048 0.27 7200 73152 11.6391 8.88422 924.515 261.544 1206.69 1206.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 769.5 0.000256 2048 0.27 7200 72576 11.6375 8.83776 778.848 260.256 1059.69 1059.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 769.5 0.000256 2048 0.27 7200 72576 11.604 8.81872 780.274 260.701 1061.51 1061.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 769.5 0.000256 2048 0.27 7200 73280 11.6147 8.86733 1312.3 261.467 1594.36 1594.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 769.5 0.000256 2048 0.27 7200 72960 11.6256 8.8617 938.725 261.73 1221.05 1221.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 769.5 0.000256 2048 0.27 7200 72960 11.628 8.85421 778.66 260.838 1060.1 1060.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 769.5 0.000256 2048 0.27 7200 72960 11.6668 8.89024 724.648 261.958 1007.27 1007.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 769.5 0.000256 2048 0.27 7200 73344 11.6411 8.88605 1153.07 262.076 1435.79 1435.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 769.5 0.000256 2048 0.27 7200 73216 11.6532 8.89056 742.931 261.908 1025.49 1025.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 769.5 0.000256 2048 0.27 7200 73344 11.6468 8.88666 612.419 262.216 895.279 895.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 769.5 0.000256 2048 0.27 7200 73440 11.707 8.90806 1089.75 262.058 1372.54 1372.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 769.5 0.000256 2048 0.27 7200 72960 11.6289 8.87098 696.757 261.27 978.637 978.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 769.5 0.000256 2048 0.27 7200 72960 11.6961 8.94976 580.972 262.058 863.784 863.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 769.5 0.000256 2048 0.27 7200 72960 11.6196 8.86323 500.791 261.733 783.115 783.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 769.5 0.000256 2048 0.27 7200 73344 11.6466 8.88627 1483.95 262.118 1766.71 1766.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 769.5 0.000256 2048 0.27 7200 73344 11.6347 8.87302 927.231 262.245 1210.09 1210.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 769.5 0.000256 2048 0.27 7200 73152 11.6478 8.86886 753.736 261.545 1035.91 1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 769.5 0.000256 2048 0.27 7200 72192 11.6143 8.82483 635.243 260.411 916.202 916.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 769.5 0.000256 2048 0.27 7200 73248 11.6691 8.8943 1357.94 261.886 1640.5 1640.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 769.5 0.000256 2048 0.27 7200 73024 11.6158 8.86061 864.332 261.185 1146.1 1146.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 769.5 0.000256 2048 0.27 7200 73248 11.6991 8.90019 712.278 264.451 997.434 997.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 769.5 0.000256 2048 0.27 7200 72576 11.6012 8.85347 635.678 260.273 916.515 916.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 769.5 0.000256 2048 0.27 7200 73216 11.6491 8.90666 1308.5 262.07 1591.24 1591.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 769.5 0.000256 2048 0.27 7200 72704 11.6431 8.87088 847.949 261.398 1129.97 1130.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 769.5 0.000256 2048 0.27 7200 72192 11.6146 8.81459 693.729 260.193 974.463 974.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 769.5 0.000256 2048 0.27 7200 72704 11.6762 8.90925 611.096 261.739 893.529 893.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 769.5 0.000256 2048 0.27 7200 73152 11.6674 8.87562 1384.21 261.666 1666.53 1666.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 769.5 0.000256 2048 0.27 7200 73152 11.6367 8.87578 988.05 261.83 1270.5 1270.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 769.5 0.000256 2048 0.27 7200 72576 11.6486 8.86272 807.276 260.293 1088.18 1088.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 769.5 0.000256 2048 0.27 7200 72576 11.6122 8.83149 765.098 260.633 1046.29 1046.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 769.5 0.000256 2048 0.27 7200 72000 11.6476 8.86166 698.758 260.119 979.499 979.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 769.5 0.000256 2048 0.27 7200 72960 11.6265 8.86406 1336.2 261.491 1618.29 1618.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 769.5 0.000256 2048 0.27 7200 72960 11.6305 8.8719 923.71 261.7 1206.02 1206.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 769.5 0.000256 2048 0.27 7200 72000 11.6687 8.8423 775.422 261.055 1057.09 1057.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 769.5 0.000256 2048 0.27 7200 72960 11.6658 8.95155 725.401 262.13 1008.26 1008.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 769.5 0.000256 2048 0.27 7200 70400 11.5997 8.80762 675.257 258.91 954.686 954.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 769.5 0.000256 2048 0.27 7200 72960 11.6572 8.9047 1072.13 261.871 1354.67 1354.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 769.5 0.000256 2048 0.27 7200 72960 11.6689 8.876 705.349 262.104 988.111 988.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 769.5 0.000256 2048 0.27 7200 72960 11.6698 8.8663 572.476 262.222 855.346 855.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 769.5 0.000256 2048 0.27 7200 72704 11.6421 8.85142 493.254 261.334 775.192 775.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 769.5 0.000256 2048 0.27 7200 72960 11.7112 8.96954 1481.65 262.054 1764.49 1764.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 769.5 0.000256 2048 0.27 7200 72640 11.6438 8.90643 920.985 261.276 1202.93 1203.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 769.5 0.000256 2048 0.27 7200 72480 11.7314 8.8887 747.979 262.051 1030.76 1030.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 769.5 0.000256 2048 0.27 7200 72320 11.6699 8.86784 634.074 261.729 916.447 916.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 769.5 0.000256 2048 0.27 7200 72960 11.6637 8.87194 1355.72 262.113 1638.47 1638.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 769.5 0.000256 2048 0.27 7200 72960 11.6634 8.90982 855.906 261.999 1138.59 1138.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 769.5 0.000256 2048 0.27 7200 72576 11.6664 8.87254 701.575 261.654 983.88 983.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 769.5 0.000256 2048 0.27 7200 72192 11.6168 8.81459 628.144 260.192 908.877 908.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 769.5 0.000256 2048 0.27 7200 72000 11.6736 8.85123 544.525 260.834 825.989 826.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 769.5 0.000256 2048 0.27 7200 72800 11.689 8.88189 1294.25 261.852 1576.78 1576.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 769.5 0.000256 2048 0.27 7200 72576 11.6348 8.85709 824.731 261.375 1106.71 1106.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 769.5 0.000256 2048 0.27 7200 72576 11.7372 8.93942 691.421 261.906 974.115 974.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 769.5 0.000256 2048 0.27 7200 71680 11.6277 8.83315 601.968 260.472 883.015 883.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 769.5 0.000256 2048 0.27 7200 71680 11.6176 8.81741 531.864 259.233 811.639 811.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 769.5 0.000256 2048 0.27 7200 72960 11.6704 8.90061 1176.52 261.92 1459.12 1459.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 769.5 0.000256 2048 0.27 7200 72704 11.6367 8.89648 791.675 261.432 1073.75 1073.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 769.5 0.000256 2048 0.27 7200 72192 11.6164 8.84298 651.298 260.196 932.066 932.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 769.5 0.000256 2048 0.27 7200 72704 11.6701 8.87261 586.555 261.714 868.924 869.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 769.5 0.000256 2048 0.27 7200 71680 11.7177 8.88362 531.875 262.094 814.677 814.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 769.5 0.000256 2048 0.27 7168 73216 11.6382 8.89005 1056.17 262.026 1338.83 1338.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 769.5 0.000256 2048 0.27 7168 73216 11.6589 8.89328 680.099 261.918 962.678 962.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 769.5 0.000256 2048 0.27 7168 72960 11.6572 8.87434 559.631 262.181 842.452 842.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 769.5 0.000256 2048 0.27 7168 72704 11.6327 8.85542 482.698 261.394 764.686 764.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 769.5 0.000256 2048 0.27 7168 73280 11.71 8.93226 1427.89 262.239 1710.89 1710.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 769.5 0.000256 2048 0.27 7168 72960 11.624 8.87773 871.892 261.261 1153.77 1153.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 769.5 0.000256 2048 0.27 7168 72960 11.6883 8.90342 719.057 261.836 1001.6 1001.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 769.5 0.000256 2048 0.27 7168 72960 11.6285 8.8535 617.863 261.667 900.12 900.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 769.5 0.000256 2048 0.27 7168 72000 11.6694 8.83594 556.602 260.307 837.524 837.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 769.5 0.000256 2048 0.27 7168 73152 11.6572 8.88941 1311.61 261.801 1594.07 1594.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 769.5 0.000256 2048 0.27 7168 72960 11.6649 8.88682 820.198 262.039 1102.9 1103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 769.5 0.000256 2048 0.27 7168 72576 11.6668 8.87837 673.006 261.86 955.522 955.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 769.5 0.000256 2048 0.27 7168 72192 11.6155 8.83155 594.845 260.447 875.847 875.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 769.5 0.000256 2048 0.27 7168 72000 11.6731 8.83962 522.121 261.01 803.752 803.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 769.5 0.000256 2048 0.27 7168 73024 11.6717 8.88006 1233.93 261.878 1516.46 1516.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 769.5 0.000256 2048 0.27 7168 72576 11.642 8.86608 778.943 261.397 1060.96 1061.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 769.5 0.000256 2048 0.27 7168 72576 11.734 8.93898 659.493 261.931 942.211 942.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 769.5 0.000256 2048 0.27 7168 71680 11.6302 8.8304 572.471 260.522 853.56 853.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 769.5 0.000256 2048 0.27 7168 71680 11.6247 8.84342 509.19 259.223 788.991 789.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 769.5 0.000256 2048 0.27 7168 73216 11.6597 8.88618 1177.83 261.915 1460.4 1460.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 769.5 0.000256 2048 0.27 7168 72704 11.6318 8.86013 765.79 261.401 1047.79 1047.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 769.5 0.000256 2048 0.27 7168 72192 11.6204 8.81846 627.448 260.142 908.141 908.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 769.5 0.000256 2048 0.27 7168 72704 11.6718 8.90214 567.783 261.704 850.182 850.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 769.5 0.000256 2048 0.27 7168 72960 11.6742 8.87901 523.563 262.091 806.324 806.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 769.5 0.000256 2048 0.27 7168 72192 11.6504 8.84531 476.576 260.922 758.106 758.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 769.5 0.000256 2048 0.27 7168 72192 11.713 8.89485 1043.57 261.947 1326.24 1326.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 769.5 0.000256 2048 0.27 7168 72064 11.6909 8.91088 1166.46 262.08 1449.25 1449.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 769.5 0.000256 2048 0.27 7168 71936 11.7061 8.88422 757.983 262.105 1040.79 1040.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 769.5 0.000256 2048 0.27 7168 71808 11.7069 8.8735 617.06 262.191 899.94 900.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 769.5 0.000256 2048 0.27 7168 71680 11.6887 8.91786 549.77 261.387 831.876 831.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 769.5 0.000256 2048 0.27 7168 71680 11.6837 8.86579 505.516 261.523 787.696 787.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 769.5 0.000256 2048 0.27 7168 70656 11.6606 8.84176 461.979 260.192 742.78 742.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 769.5 0.000256 2048 0.27 7168 70784 11.6448 8.81766 434.854 260.315 715.741 715.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 769.5 0.000256 2048 0.27 7168 71680 11.7162 8.89664 418.155 261.712 700.589 700.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 769.5 0.000256 2048 0.27 7200 71680 11.6325 8.82595 406.848 260.281 687.692 687.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 769.5 0.000256 2048 0.27 7168 71680 11.6365 8.82291 395.232 260.498 676.302 676.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 769.5 0.000256 2048 0.27 7200 71680 11.6161 8.80618 407.239 259.27 687.037 687.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 769.5 0.000256 2048 0.27 7200 71680 11.6251 8.82362 406.738 259.414 686.714 686.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 769.5 0.000256 2048 0.27 7168 73216 11.6335 8.92198 470.17 261.348 752.186 752.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 769.5 0.000256 2048 0.27 7168 71040 11.5636 8.79002 696.842 258.942 976.247 976.341
