module johnson(out,clock,reset);
  
  output reg[3:0] out;
  input reset,clock;
  
  always@(posedge clock)
    begin
      if(reset)
        out<=4'b0000;
      else
        out<={~out[0],out[3:1]};
    end
endmodule
