{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641726498087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641726498088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 14:38:17 2022 " "Processing started: Sun Jan 09 14:38:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641726498088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641726498088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tan_x_controller -c tan_x_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off tan_x_controller -c tan_x_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641726498088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641726498590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641726498590 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int tan_x_controller.v(2) " "Verilog HDL Declaration warning at tan_x_controller.v(2): \"int\" is SystemVerilog-2005 keyword" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1641726514102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tan_x_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tan_x_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tan_x_controller " "Found entity 1: tan_x_controller" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641726514104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641726514104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tan_x_controller " "Elaborating entity \"tan_x_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641726514129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 tan_x_controller.v(7) " "Verilog HDL assignment warning at tan_x_controller.v(7): truncated value with size 14 to match size of target (13)" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641726514130 "|tan_x_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busy tan_x_controller.v(6) " "Verilog HDL Always Construct warning at tan_x_controller.v(6): inferring latch(es) for variable \"busy\", which holds its previous value in one or more paths through the always construct" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641726514130 "|tan_x_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy tan_x_controller.v(6) " "Inferred latch for \"busy\" at tan_x_controller.v(6)" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641726514130 "|tan_x_controller"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "busy\$latch " "Latch busy\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.init " "Ports D and ENA on the latch are fed by the same signal ps.init" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641726514622 ""}  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641726514622 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "int GND " "Pin \"int\" is stuck at GND" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641726514630 "|tan_x_controller|int"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_res GND " "Pin \"int_res\" is stuck at GND" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641726514630 "|tan_x_controller|int_res"} { "Warning" "WMLS_MLS_STUCK_PIN" "load_result GND " "Pin \"load_result\" is stuck at GND" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641726514630 "|tan_x_controller|load_result"} { "Warning" "WMLS_MLS_STUCK_PIN" "rst GND " "Pin \"rst\" is stuck at GND" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641726514630 "|tan_x_controller|rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "rst_temp GND " "Pin \"rst_temp\" is stuck at GND" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641726514630 "|tan_x_controller|rst_temp"} { "Warning" "WMLS_MLS_STUCK_PIN" "asynch_set GND " "Pin \"asynch_set\" is stuck at GND" {  } { { "tan_x_controller.v" "" { Text "D:/modelsim_ase/Projects/tan_x_controller.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641726514630 "|tan_x_controller|asynch_set"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641726514630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641726514727 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641726515180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641726515302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641726515302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641726515339 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641726515339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641726515339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641726515339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641726515353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 14:38:35 2022 " "Processing ended: Sun Jan 09 14:38:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641726515353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641726515353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641726515353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641726515353 ""}
