<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xtrafgen_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xtrafgen_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and macros that can be used to access the Axi Traffic Generator device. The driver APIs/functions are defined in xtrafgen.h.<p>
<dl compact><dt><b>Note:</b></dt><dd></dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- ---------------------------------------------------------
 1.00a srt  1/12/13  First release
 1.01a adk  03/09/13 Updated Driver to Support Static and Streaming Mode
 2.00a adk  16/09/13 Fixed CR:737291
 2.01a adk  21/10/13 Fixed CR:740522 Updated the MasterRam offset as per latest 
		      IP.This driver is valid only for IP(v2.0) onwards. The 
		      XTG_MASTER_RAM_OFFSET has been changed from 
		      0x10000 to 0xc000.
 2.01a adk  15/11/13 Fixed CR:760808 Added Mask for the New bit field added
		      (XTG_MCNTL_LOOPEN_MASK).
 3.1   adk  28/04/14 Fixed CR:782131 Incorrect Mask value for the loopenable
		      bit.</pre><p>
<pre> </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Device registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#48665d9c6630c622c7136a4ce4785edf">XTG_MCNTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#44f3c8c7c3a66c0578ced4c27c1a80d3">XTG_SCNTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#9ec60531891443f0618d49bd8abc27e7">XTG_ERR_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#93c6805d2667045c5d55711074baff53">XTG_ERR_EN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#149465e26bf69cf34904eae33e2a2fa3">XTG_MSTERR_INTR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#54006e5fe49793055fd9b63be5b8023a">XTG_CFG_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#d4671193f5beaa62d84c3088c6683fab">XTG_STREAM_CNTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#f7e28db232c3deb27a7f90419739da87">XTG_STREAM_CFG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x34</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#39feb8d3382a4d1db57f68a8d251baba">XTG_STREAM_TL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#5f359dd03cfbeb4dc49ca14a22126d82">XTG_STATIC_CNTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x60</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#1e74fa2ac8129c5d867f7261b46876db">XTG_STATIC_LEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x64</td></tr>

<tr><td colspan="2"><br><h2>Internal RAM Offsets</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#aecb0184bce470bdbff3b60db6f8352a">XTG_PARAM_RAM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#9e5988d2563fa9c9ef66c189c4454389">XTG_COMMAND_RAM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#cdac384fa575d7739814a24917273733">XTG_MASTER_RAM_OFFSET</a>&nbsp;&nbsp;&nbsp;0xC000</td></tr>

<tr><td colspan="2"><br><h2>Master Control Register bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XTG_MCNTL_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#9402253e2bc8df1cccf049eb35d37aa0">XTG_MCNTL_REV_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#88f5a694ac5f0e55cc1be216f0b26f6d">XTG_MCNTL_MSTID_MASK</a>&nbsp;&nbsp;&nbsp;0x00E00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#b0f999a8df4de2c4fbaa6a30786f82be">XTG_MCNTL_MSTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#34d13108866e1da6c6cdf624dd888a7b">XTG_MCNTL_LOOPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#4c023d668572663640b4c3c383f27e3b">XTG_MCNTL_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#058918fd6d6ceebd7f82a66326bb6367">XTG_MCNTL_MSTID_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td colspan="2"><br><h2>Slave Control Register bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XTG_SCNTL_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#701158517e518ac2a175e20973afeaa2">XTG_SCNTL_BLKRD_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a05221312f7267416fa23b53f3e8ead8">XTG_SCNTL_DISEXCL_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#1796005d338c6c682b46286adeeb9465">XTG_SCNTL_WORDR_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#0dbcc2735706f4e6e3cac4c78c0da895">XTG_SCNTL_RORDR_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#1641d24b06e7d98056d286ea9a972a45">XTG_SCNTL_ERREN_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td colspan="2"><br><h2>Error bitmasks</h2></td></tr>
<tr><td colspan="2">These bits are shared with the XTG_ERR_STS_OFFSET and XTG_ERR_EN_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#c73a411fbe065886fbfe66ecd1920dab">XTG_ERR_ALL_MSTERR_MASK</a>&nbsp;&nbsp;&nbsp;0x001F0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#1cacf022fa61e815080cf71ad3d6be5d">XTG_ERR_ALL_SLVERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#c21da0fdcb752f5f496b2e3340d875f6">XTG_ERR_ALL_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x001F0003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#92d9444e8d94a7af9180c091e2ba10f9">XTG_ERR_MSTCMP_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#717d99921b68838f5950513919302e59">XTG_ERR_RIDER_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#30e73c5b2a8064ab9f83d2945e060856">XTG_ERR_WIDER_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#8366963d411fe271ed49fb915a52edc2">XTG_ERR_WRSPER_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#15603bb3ec2af8e28cc6b4c65a3a997a">XTG_ERR_RERRSP_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#b72aae0bea622a7165df5153f5ecc189">XTG_ERR_RLENER_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#d63a0be03ec1be965cab46e28dd0b0ed">XTG_ERR_SWSTRB_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#5a84d372f22a359e2fe025c6ba3a28b1">XTG_ERR_SWLENER_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Master Error Interrupt Enable Register bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XTG_MSTERR_INTR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#063d2279546faa0ac3b106d3821a1184">XTG_MSTERR_INTR_MINTREN_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td colspan="2"><br><h2>Config Status Register bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XTG_CFG_STS_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#20046768f70bc610e1031b60fe2ef839">XTG_CFG_STS_MWIDTH_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#548a4ad1ea162ad462b8b9e8391e1ac2">XTG_CFG_STS_MWIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x70000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#b303620bfa75aa450471a4677a1bf845">XTG_CFG_STS_SWIDTH_SHIFT</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#bc0af6ce6e772a98317de6445f23fd70">XTG_CFG_STS_SWIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x0E000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#b7c6049cb016a3ef14c79d041bec9b88">XTG_CFG_STS_MFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#b093ef88d8164a3aedeaf062e6fdcf01">XTG_CFG_STS_MBASIC_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td colspan="2"><br><h2>Streaming Control Register bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XTG_STR_CFG_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#febf87591d17d231ddb2df2cdfee8bd7">XTG_STREAM_CNTL_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#c50728464566c642c21484606ce70d73">XTG_STREAM_CNTL_VER_MASK</a>&nbsp;&nbsp;&nbsp;0xFE000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#9153592ac22655a3999bfae0a0056078">XTG_STREAM_CNTL_TD_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#50b5103753271414c3abed79ce867738">XTG_STREAM_CNTL_TD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#eb07bb9c893ad9f3a2244b5dba2c166a">XTG_STREAM_CNTL_STEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#5a88a94e7f88a014fcd25317d2f0d91f">XTG_STREAM_CNTL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td colspan="2"><br><h2>Streaming Config Register bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XTG_STR_CFG_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#212d498edf03b6846ce3b6ddb64f3fee">XTG_STREAM_CFG_PDLY_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#31619c93dce7a19960aa28c72bdbe0a2">XTG_STREAM_CFG_PDLY_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#75fd08eaa12e739ec8edf902c06797e2">XTG_STREAM_CFG_TDEST_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#75e5209235fad203e139657b8ca5ae43">XTG_STREAM_CFG_TDEST_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#16d348c548a905eeb8b0a496e33a3c1a">XTG_STREAM_CFG_RANDLY_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#bf49f2af681dce8262cebe531dcc703a">XTG_STREAM_CFG_RANDLY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#f80047895171014f93a1aa52e5fd12b3">XTG_STREAM_CFG_RANDL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Streaming Transfer Length Register bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XTG_STR_TL_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#8679115c4dd3f0d7bcb4d0ef774a2695">XTG_STREAM_TL_TCNT_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#732a2eb5747d9528e7d632a6f16d783e">XTG_STREAM_TL_TCNT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#5be7693f8270f63ab2916fff8006b569">XTG_STREAM_TL_TLEN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td colspan="2"><br><h2>Static Control Register bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XTG_STATIC_CNTL_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#4e3029c60d078ccecca3efa48c41d011">XTG_STATIC_CNTL_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#55f85c802173d786c91719773b6e37ec">XTG_STATIC_CNTL_VER_MASK</a>&nbsp;&nbsp;&nbsp;0xFE000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#9b94c6f3de9fb35f1c61d39fcd332262">XTG_STATIC_CNTL_TD_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#253f4a6606f34ecb3ba140d00af75211">XTG_STATIC_CNTL_TD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#caf8e626c0d21cb0b7488fcc86c12ea4">XTG_STATIC_CNTL_STEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#df180f8983a54e5472ea6352ec0b370b">XTG_STATIC_CNTL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td colspan="2"><br><h2>Static Length Register bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XTG_STATIC_LEN_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#b829fa377c3860c1afd2e6252645face">XTG_STATIC_LEN_BLEN_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td colspan="2"><br><h2>Axi Traffic Generator Command Entry field mask/shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#26df072f638dbd43a5d061347cc1d989">XTG_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ba259ae51edbd85d58fec64a74af97e1">XTG_LEN_MASK</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#28988414765ce537da8672363b2a5820">XTG_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#4878a51a89e07910034f1d04ddc79e0e">XTG_BURST_MASK</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#f8db71c792eae2715e16c6a697c93469">XTG_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#34f1572d81c614fec3ee2df2756738e8">XTG_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x1F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#f79b39c072d32483a0b4f26152de483e">XTG_PROT_MASK</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#19bd0468bf49d72dffc7e99d9b5687c5">XTG_LAST_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#c14d13d91acd3923b465c260a41b7921">XTG_VALID_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#27556f15a59544f361f279eb6f3032b2">XTG_MSTRAM_INDEX_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#d135a7d927490f0ba507c01e951ac439">XTG_OTHER_DEPEND_MASK</a>&nbsp;&nbsp;&nbsp;0x1FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#6c74c6722672df6fdaf9851f2135402e">XTG_MY_DEPEND_MASK</a>&nbsp;&nbsp;&nbsp;0x1FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#bce0ddb99e2189135698cb5966cae0bf">XTG_QOS_MASK</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#acf841181bc87bc8a56f82c9eed0a0f2">XTG_USER_MASK</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#c7d790ff7e354e2576b75ffddcac6363">XTG_CACHE_MASK</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ea48e854719c6e7e032525ba793c72de">XTG_EXPECTED_RESP_MASK</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#be261c122b8cb6e5a675b2b365381400">XTG_ADDR_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#14268e364cf771a0a4605e4bb7d5e804">XTG_LEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#40857153bcda233d21c6dd2d8624de80">XTG_LOCK_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#cde8ab9b0ee76edc4de408f872d7f618">XTG_BURST_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a48893432167351684b4e6051ba002ac">XTG_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#5cd926ece5f9e5531d2f2ccd9d245db7">XTG_ID_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#c5f726150dfcb3fb4907cb2f9d97b3a9">XTG_PROT_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#fb6ba6e999f89dfcdcb25fde117db4f6">XTG_LAST_ADDR_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#1738284ee6a181d76fc3d724e039fd9c">XTG_VALID_CMD_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#00d6da8f2f8b97514a3672c7f89cc13c">XTG_MSTRAM_INDEX_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#8795db3567d064e64367c7d307a24b44">XTG_OTHER_DEPEND_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#cf5506b68cc190b6ecb5afb513573add">XTG_MY_DEPEND_SHIFT</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#8260a5bffb90c49ba24335de2fdb0716">XTG_QOS_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#4033370e77f7c48b98b7991a0ee0a777">XTG_USER_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#e8c219d0df64e9883b6c3efd09a9089a">XTG_CACHE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#e3ea1215f9cc2aa77d63a87c9151630e">XTG_EXPECTED_RESP_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td colspan="2"><br><h2>Axi Traffic Generator Parameter Entry field mask/shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#e42a4e37ec3d224874cc874332f29669">XTG_PARAM_ADDRMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ac40de590a0caddbbd4652ceea0863c2">XTG_PARAM_INTERVALMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae9d1b2c82b5203d6ad95b0880d37777">XTG_PARAM_IDMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#f04c963c9ff9f4b436b006eee5b7458b">XTG_PARAM_OP_SHIFT</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#2be97909bceb53e638722dbdd38c8135">XTG_PARAM_COUNT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#9f619f21ed618bc2ebd89ced71afd4bf">XTG_PARAM_DELAYRANGE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a24a383049acaca29d328b95bc2369d9">XTG_PARAM_DELAY_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#48ab6ecd012d31aa0de6d476e15e8d34">XTG_PARAM_ADDRRANGE_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#0153c7a678c4d98dff83f7fcdb620be4">XTG_PARAM_ADDRMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#6a106ce3d6a19abdd847c5ed59acb4f4">XTG_PARAM_INTERVALMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#35d46c92602d0d03439e2084906a4ac4">XTG_PARAM_IDMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#c7e990b6c7941fbe85ad4236c1542126">XTG_PARAM_OP_MASK</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#20ef3ec9a76d41522dbb5eb33deda7c8">XTG_PARAM_COUNT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#67ea784bf7f702db699c4be90fb0a64f">XTG_PARAM_DELAYRANGE_MASK</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#0286520086c5fa0d52d06760a63d4fc4">XTG_PARAM_DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#23d8b4373907491beccea9449a77329c">XTG_PARAM_ADDRRANGE_MASK</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#c3f5bd08ed72fbeaa314f7d7a1530bf6">XTG_PARAM_OP_NOP</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#6b4d2177a3c0720ddb63a4ca818cd5ca">XTG_PARAM_OP_RPT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#1bdb34a3ee0896cd401a1566c47efa62">XTG_PARAM_OP_DELAY</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#5fa8f0c152fecfb25ec848bcdc9f974a">XTG_PARAM_OP_FIXEDRPT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#7f8deedb0f8b5f1ae84b872b38f64fff">XTG_PARAM_OP_ADDRMODE_CONST</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#7cf37b0659062c108f7e9b6fcbd81f5e">XTG_PARAM_OP_ADDRMODE_INCR</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#5303c25644f5c2c32dcb35c14a0bd468">XTG_PARAM_OP_ADDRMODE_RAND</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#7797f3c8402ac3625d558f271ffc4997">XTG_PARAMOP_INTERVALMODE_CONST</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#2e523b166d750b826842ca8a031095c2">XTG_PARAMOP_INTERVALMODE_RAND</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#9f1191dc64f5790328d1fbb12d1a419e">XTrafGen_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + (RegOffset))))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#aa5381ca3596c82098a0759cac4b3344">XTrafGen_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + (RegOffset)), (Data))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#d83c6be3f2bb7acdc2632a25ce52e827">XTrafGen_ReadParamRam</a>(BaseAddress, Offset)&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_PARAM_RAM_OFFSET + (Offset))))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#3f944280ec6edb30b76570c41f005aa9">XTrafGen_WriteParamRam</a>(BaseAddress, Offset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_PARAM_RAM_OFFSET + (Offset)), (Data))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#fad519bf4c832139edddbf0cdda10314">XTrafGen_ReadCmdRam</a>(BaseAddress, Offset)&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_COMMAND_RAM_OFFSET + (Offset))))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#4b91617ce666b7c119c50680af5d1951">XTrafGen_WriteCmdRam</a>(BaseAddress, Offset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_COMMAND_RAM_OFFSET + (Offset)), (Data))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#5bd4c1b9ff0a02b4d1a3934694b79766">XTrafGen_ReadMasterRam</a>(BaseAddress, Offset)&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_MASTER_RAM_OFFSET + (Offset))))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a7b5e2efac88bec27a2e942449ae4462">XTrafGen_WriteMasterRam</a>(BaseAddress, Offset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_MASTER_RAM_OFFSET + (Offset)), (Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="26df072f638dbd43a5d061347cc1d989"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ADDR_MASK" ref="26df072f638dbd43a5d061347cc1d989" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ADDR_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_addr line     </td>
  </tr>
</table>
<a class="anchor" name="be261c122b8cb6e5a675b2b365381400"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ADDR_SHIFT" ref="be261c122b8cb6e5a675b2b365381400" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ADDR_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_addr line     </td>
  </tr>
</table>
<a class="anchor" name="4878a51a89e07910034f1d04ddc79e0e"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_BURST_MASK" ref="4878a51a89e07910034f1d04ddc79e0e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_BURST_MASK&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_burst line     </td>
  </tr>
</table>
<a class="anchor" name="cde8ab9b0ee76edc4de408f872d7f618"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_BURST_SHIFT" ref="cde8ab9b0ee76edc4de408f872d7f618" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_BURST_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_burst line     </td>
  </tr>
</table>
<a class="anchor" name="c7d790ff7e354e2576b75ffddcac6363"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CACHE_MASK" ref="c7d790ff7e354e2576b75ffddcac6363" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_CACHE_MASK&nbsp;&nbsp;&nbsp;0xF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_cache line     </td>
  </tr>
</table>
<a class="anchor" name="e8c219d0df64e9883b6c3efd09a9089a"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CACHE_SHIFT" ref="e8c219d0df64e9883b6c3efd09a9089a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_CACHE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_cache line     </td>
  </tr>
</table>
<a class="anchor" name="b093ef88d8164a3aedeaf062e6fdcf01"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_MBASIC_MASK" ref="b093ef88d8164a3aedeaf062e6fdcf01" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_CFG_STS_MBASIC_MASK&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Basic Mode     </td>
  </tr>
</table>
<a class="anchor" name="b7c6049cb016a3ef14c79d041bec9b88"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_MFULL_MASK" ref="b7c6049cb016a3ef14c79d041bec9b88" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_CFG_STS_MFULL_MASK&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Full Mode     </td>
  </tr>
</table>
<a class="anchor" name="548a4ad1ea162ad462b8b9e8391e1ac2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_MWIDTH_MASK" ref="548a4ad1ea162ad462b8b9e8391e1ac2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_CFG_STS_MWIDTH_MASK&nbsp;&nbsp;&nbsp;0x70000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Width Mask     </td>
  </tr>
</table>
<a class="anchor" name="20046768f70bc610e1031b60fe2ef839"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_MWIDTH_SHIFT" ref="20046768f70bc610e1031b60fe2ef839" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_CFG_STS_MWIDTH_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Width Shift     </td>
  </tr>
</table>
<a class="anchor" name="54006e5fe49793055fd9b63be5b8023a"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_OFFSET" ref="54006e5fe49793055fd9b63be5b8023a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_CFG_STS_OFFSET&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Config Status     </td>
  </tr>
</table>
<a class="anchor" name="bc0af6ce6e772a98317de6445f23fd70"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_SWIDTH_MASK" ref="bc0af6ce6e772a98317de6445f23fd70" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_CFG_STS_SWIDTH_MASK&nbsp;&nbsp;&nbsp;0x0E000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Width Mask     </td>
  </tr>
</table>
<a class="anchor" name="b303620bfa75aa450471a4677a1bf845"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_SWIDTH_SHIFT" ref="b303620bfa75aa450471a4677a1bf845" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_CFG_STS_SWIDTH_SHIFT&nbsp;&nbsp;&nbsp;25          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Width Shift     </td>
  </tr>
</table>
<a class="anchor" name="9e5988d2563fa9c9ef66c189c4454389"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_COMMAND_RAM_OFFSET" ref="9e5988d2563fa9c9ef66c189c4454389" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_COMMAND_RAM_OFFSET&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Command RAM Offset     </td>
  </tr>
</table>
<a class="anchor" name="c21da0fdcb752f5f496b2e3340d875f6"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_ALL_ERR_MASK" ref="c21da0fdcb752f5f496b2e3340d875f6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_ALL_ERR_MASK&nbsp;&nbsp;&nbsp;0x001F0003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
All Errors Mask     </td>
  </tr>
</table>
<a class="anchor" name="c73a411fbe065886fbfe66ecd1920dab"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_ALL_MSTERR_MASK" ref="c73a411fbe065886fbfe66ecd1920dab" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_ALL_MSTERR_MASK&nbsp;&nbsp;&nbsp;0x001F0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Errors Mask     </td>
  </tr>
</table>
<a class="anchor" name="1cacf022fa61e815080cf71ad3d6be5d"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_ALL_SLVERR_MASK" ref="1cacf022fa61e815080cf71ad3d6be5d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_ALL_SLVERR_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Errors Mask     </td>
  </tr>
</table>
<a class="anchor" name="93c6805d2667045c5d55711074baff53"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_EN_OFFSET" ref="93c6805d2667045c5d55711074baff53" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_EN_OFFSET&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Error Enable     </td>
  </tr>
</table>
<a class="anchor" name="92d9444e8d94a7af9180c091e2ba10f9"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_MSTCMP_MASK" ref="92d9444e8d94a7af9180c091e2ba10f9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_MSTCMP_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Complete Mask     </td>
  </tr>
</table>
<a class="anchor" name="15603bb3ec2af8e28cc6b4c65a3a997a"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_RERRSP_MASK" ref="15603bb3ec2af8e28cc6b4c65a3a997a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_RERRSP_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MR Invalid RESP Mask     </td>
  </tr>
</table>
<a class="anchor" name="717d99921b68838f5950513919302e59"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_RIDER_MASK" ref="717d99921b68838f5950513919302e59" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_RIDER_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Invalid RVALID Mask     </td>
  </tr>
</table>
<a class="anchor" name="b72aae0bea622a7165df5153f5ecc189"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_RLENER_MASK" ref="b72aae0bea622a7165df5153f5ecc189" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_RLENER_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Read Length Mask     </td>
  </tr>
</table>
<a class="anchor" name="9ec60531891443f0618d49bd8abc27e7"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_STS_OFFSET" ref="9ec60531891443f0618d49bd8abc27e7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_STS_OFFSET&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Error Status     </td>
  </tr>
</table>
<a class="anchor" name="5a84d372f22a359e2fe025c6ba3a28b1"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_SWLENER_MASK" ref="5a84d372f22a359e2fe025c6ba3a28b1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_SWLENER_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Read Length Mask     </td>
  </tr>
</table>
<a class="anchor" name="d63a0be03ec1be965cab46e28dd0b0ed"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_SWSTRB_MASK" ref="d63a0be03ec1be965cab46e28dd0b0ed" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_SWSTRB_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave WSTRB Illegal Mask     </td>
  </tr>
</table>
<a class="anchor" name="30e73c5b2a8064ab9f83d2945e060856"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_WIDER_MASK" ref="30e73c5b2a8064ab9f83d2945e060856" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_WIDER_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Invalid BVALID Mask     </td>
  </tr>
</table>
<a class="anchor" name="8366963d411fe271ed49fb915a52edc2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_WRSPER_MASK" ref="8366963d411fe271ed49fb915a52edc2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ERR_WRSPER_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MW Invalid RESP Mask     </td>
  </tr>
</table>
<a class="anchor" name="ea48e854719c6e7e032525ba793c72de"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_EXPECTED_RESP_MASK" ref="ea48e854719c6e7e032525ba793c72de" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_EXPECTED_RESP_MASK&nbsp;&nbsp;&nbsp;0x7          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Expected response     </td>
  </tr>
</table>
<a class="anchor" name="e3ea1215f9cc2aa77d63a87c9151630e"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_EXPECTED_RESP_SHIFT" ref="e3ea1215f9cc2aa77d63a87c9151630e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_EXPECTED_RESP_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Expected response     </td>
  </tr>
</table>
<a class="anchor" name="34f1572d81c614fec3ee2df2756738e8"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ID_MASK" ref="34f1572d81c614fec3ee2df2756738e8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ID_MASK&nbsp;&nbsp;&nbsp;0x1F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_id line     </td>
  </tr>
</table>
<a class="anchor" name="5cd926ece5f9e5531d2f2ccd9d245db7"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ID_SHIFT" ref="5cd926ece5f9e5531d2f2ccd9d245db7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_ID_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_id line     </td>
  </tr>
</table>
<a class="anchor" name="19bd0468bf49d72dffc7e99d9b5687c5"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LAST_ADDR_MASK" ref="19bd0468bf49d72dffc7e99d9b5687c5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_LAST_ADDR_MASK&nbsp;&nbsp;&nbsp;0x7          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Last address     </td>
  </tr>
</table>
<a class="anchor" name="fb6ba6e999f89dfcdcb25fde117db4f6"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LAST_ADDR_SHIFT" ref="fb6ba6e999f89dfcdcb25fde117db4f6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_LAST_ADDR_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Last address     </td>
  </tr>
</table>
<a class="anchor" name="ba259ae51edbd85d58fec64a74af97e1"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LEN_MASK" ref="ba259ae51edbd85d58fec64a74af97e1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_LEN_MASK&nbsp;&nbsp;&nbsp;0xFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_len line     </td>
  </tr>
</table>
<a class="anchor" name="14268e364cf771a0a4605e4bb7d5e804"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LEN_SHIFT" ref="14268e364cf771a0a4605e4bb7d5e804" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_LEN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_len line     </td>
  </tr>
</table>
<a class="anchor" name="28988414765ce537da8672363b2a5820"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LOCK_MASK" ref="28988414765ce537da8672363b2a5820" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_LOCK_MASK&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_lock line     </td>
  </tr>
</table>
<a class="anchor" name="40857153bcda233d21c6dd2d8624de80"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LOCK_SHIFT" ref="40857153bcda233d21c6dd2d8624de80" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_LOCK_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_lock line     </td>
  </tr>
</table>
<a class="anchor" name="cdac384fa575d7739814a24917273733"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MASTER_RAM_OFFSET" ref="cdac384fa575d7739814a24917273733" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MASTER_RAM_OFFSET&nbsp;&nbsp;&nbsp;0xC000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master RAM Offset     </td>
  </tr>
</table>
<a class="anchor" name="34d13108866e1da6c6cdf624dd888a7b"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_LOOPEN_MASK" ref="34d13108866e1da6c6cdf624dd888a7b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MCNTL_LOOPEN_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Loop enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="b0f999a8df4de2c4fbaa6a30786f82be"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_MSTEN_MASK" ref="b0f999a8df4de2c4fbaa6a30786f82be" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MCNTL_MSTEN_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Logic Enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="88f5a694ac5f0e55cc1be216f0b26f6d"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_MSTID_MASK" ref="88f5a694ac5f0e55cc1be216f0b26f6d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MCNTL_MSTID_MASK&nbsp;&nbsp;&nbsp;0x00E00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
M_ID_WIDTH Mask     </td>
  </tr>
</table>
<a class="anchor" name="058918fd6d6ceebd7f82a66326bb6367"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_MSTID_SHIFT" ref="058918fd6d6ceebd7f82a66326bb6367" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MCNTL_MSTID_SHIFT&nbsp;&nbsp;&nbsp;21          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
M_ID_WIDTH shift     </td>
  </tr>
</table>
<a class="anchor" name="48665d9c6630c622c7136a4ce4785edf"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_OFFSET" ref="48665d9c6630c622c7136a4ce4785edf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MCNTL_OFFSET&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Control     </td>
  </tr>
</table>
<a class="anchor" name="9402253e2bc8df1cccf049eb35d37aa0"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_REV_MASK" ref="9402253e2bc8df1cccf049eb35d37aa0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MCNTL_REV_MASK&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Core Revision Mask     </td>
  </tr>
</table>
<a class="anchor" name="4c023d668572663640b4c3c383f27e3b"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_REV_SHIFT" ref="4c023d668572663640b4c3c383f27e3b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MCNTL_REV_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Core Rev shift     </td>
  </tr>
</table>
<a class="anchor" name="063d2279546faa0ac3b106d3821a1184"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MSTERR_INTR_MINTREN_MASK" ref="063d2279546faa0ac3b106d3821a1184" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MSTERR_INTR_MINTREN_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Err Interrupt Enable     </td>
  </tr>
</table>
<a class="anchor" name="149465e26bf69cf34904eae33e2a2fa3"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MSTERR_INTR_OFFSET" ref="149465e26bf69cf34904eae33e2a2fa3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MSTERR_INTR_OFFSET&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Err Interrupt Enable     </td>
  </tr>
</table>
<a class="anchor" name="27556f15a59544f361f279eb6f3032b2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MSTRAM_INDEX_MASK" ref="27556f15a59544f361f279eb6f3032b2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MSTRAM_INDEX_MASK&nbsp;&nbsp;&nbsp;0x1FFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master RAM Index     </td>
  </tr>
</table>
<a class="anchor" name="00d6da8f2f8b97514a3672c7f89cc13c"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MSTRAM_INDEX_SHIFT" ref="00d6da8f2f8b97514a3672c7f89cc13c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MSTRAM_INDEX_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master RAM Index     </td>
  </tr>
</table>
<a class="anchor" name="6c74c6722672df6fdaf9851f2135402e"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MY_DEPEND_MASK" ref="6c74c6722672df6fdaf9851f2135402e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MY_DEPEND_MASK&nbsp;&nbsp;&nbsp;0x1FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
My depend command no     </td>
  </tr>
</table>
<a class="anchor" name="cf5506b68cc190b6ecb5afb513573add"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MY_DEPEND_SHIFT" ref="cf5506b68cc190b6ecb5afb513573add" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_MY_DEPEND_SHIFT&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
My depend cmd num     </td>
  </tr>
</table>
<a class="anchor" name="d135a7d927490f0ba507c01e951ac439"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_OTHER_DEPEND_MASK" ref="d135a7d927490f0ba507c01e951ac439" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_OTHER_DEPEND_MASK&nbsp;&nbsp;&nbsp;0x1FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Other depend Command no     </td>
  </tr>
</table>
<a class="anchor" name="8795db3567d064e64367c7d307a24b44"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_OTHER_DEPEND_SHIFT" ref="8795db3567d064e64367c7d307a24b44" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_OTHER_DEPEND_SHIFT&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Other depend cmd num     </td>
  </tr>
</table>
<a class="anchor" name="0153c7a678c4d98dff83f7fcdb620be4"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_ADDRMODE_MASK" ref="0153c7a678c4d98dff83f7fcdb620be4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_ADDRMODE_MASK&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Address mode     </td>
  </tr>
</table>
<a class="anchor" name="e42a4e37ec3d224874cc874332f29669"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_ADDRMODE_SHIFT" ref="e42a4e37ec3d224874cc874332f29669" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_ADDRMODE_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Address mode     </td>
  </tr>
</table>
<a class="anchor" name="23d8b4373907491beccea9449a77329c"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_ADDRRANGE_MASK" ref="23d8b4373907491beccea9449a77329c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_ADDRRANGE_MASK&nbsp;&nbsp;&nbsp;0xF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Address Range     </td>
  </tr>
</table>
<a class="anchor" name="48ab6ecd012d31aa0de6d476e15e8d34"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_ADDRRANGE_SHIFT" ref="48ab6ecd012d31aa0de6d476e15e8d34" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_ADDRRANGE_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Address Range     </td>
  </tr>
</table>
<a class="anchor" name="20ef3ec9a76d41522dbb5eb33deda7c8"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_COUNT_MASK" ref="20ef3ec9a76d41522dbb5eb33deda7c8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_COUNT_MASK&nbsp;&nbsp;&nbsp;0xFFFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Repeat/Delay count     </td>
  </tr>
</table>
<a class="anchor" name="2be97909bceb53e638722dbdd38c8135"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_COUNT_SHIFT" ref="2be97909bceb53e638722dbdd38c8135" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_COUNT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Repeat/Delay count     </td>
  </tr>
</table>
<a class="anchor" name="0286520086c5fa0d52d06760a63d4fc4"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_DELAY_MASK" ref="0286520086c5fa0d52d06760a63d4fc4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_DELAY_MASK&nbsp;&nbsp;&nbsp;0xFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FIXED RPT Delay count     </td>
  </tr>
</table>
<a class="anchor" name="a24a383049acaca29d328b95bc2369d9"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_DELAY_SHIFT" ref="a24a383049acaca29d328b95bc2369d9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_DELAY_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FIXED RPT Delay count     </td>
  </tr>
</table>
<a class="anchor" name="67ea784bf7f702db699c4be90fb0a64f"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_DELAYRANGE_MASK" ref="67ea784bf7f702db699c4be90fb0a64f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_DELAYRANGE_MASK&nbsp;&nbsp;&nbsp;0xFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay Range     </td>
  </tr>
</table>
<a class="anchor" name="9f619f21ed618bc2ebd89ced71afd4bf"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_DELAYRANGE_SHIFT" ref="9f619f21ed618bc2ebd89ced71afd4bf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_DELAYRANGE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay Range     </td>
  </tr>
</table>
<a class="anchor" name="35d46c92602d0d03439e2084906a4ac4"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_IDMODE_MASK" ref="35d46c92602d0d03439e2084906a4ac4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_IDMODE_MASK&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Id mode     </td>
  </tr>
</table>
<a class="anchor" name="ae9d1b2c82b5203d6ad95b0880d37777"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_IDMODE_SHIFT" ref="ae9d1b2c82b5203d6ad95b0880d37777" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_IDMODE_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Id mode     </td>
  </tr>
</table>
<a class="anchor" name="6a106ce3d6a19abdd847c5ed59acb4f4"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_INTERVALMODE_MASK" ref="6a106ce3d6a19abdd847c5ed59acb4f4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_INTERVALMODE_MASK&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interval mode     </td>
  </tr>
</table>
<a class="anchor" name="ac40de590a0caddbbd4652ceea0863c2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_INTERVALMODE_SHIFT" ref="ac40de590a0caddbbd4652ceea0863c2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_INTERVALMODE_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interval mode     </td>
  </tr>
</table>
<a class="anchor" name="7f8deedb0f8b5f1ae84b872b38f64fff"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_ADDRMODE_CONST" ref="7f8deedb0f8b5f1ae84b872b38f64fff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_OP_ADDRMODE_CONST&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Constant Addr mode     </td>
  </tr>
</table>
<a class="anchor" name="7cf37b0659062c108f7e9b6fcbd81f5e"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_ADDRMODE_INCR" ref="7cf37b0659062c108f7e9b6fcbd81f5e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_OP_ADDRMODE_INCR&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Increment Addr mode     </td>
  </tr>
</table>
<a class="anchor" name="5303c25644f5c2c32dcb35c14a0bd468"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_ADDRMODE_RAND" ref="5303c25644f5c2c32dcb35c14a0bd468" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_OP_ADDRMODE_RAND&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Random Addr mode     </td>
  </tr>
</table>
<a class="anchor" name="1bdb34a3ee0896cd401a1566c47efa62"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_DELAY" ref="1bdb34a3ee0896cd401a1566c47efa62" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_OP_DELAY&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay mode     </td>
  </tr>
</table>
<a class="anchor" name="5fa8f0c152fecfb25ec848bcdc9f974a"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_FIXEDRPT" ref="5fa8f0c152fecfb25ec848bcdc9f974a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_OP_FIXEDRPT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Fixed Repeat Delay     </td>
  </tr>
</table>
<a class="anchor" name="c7e990b6c7941fbe85ad4236c1542126"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_MASK" ref="c7e990b6c7941fbe85ad4236c1542126" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_OP_MASK&nbsp;&nbsp;&nbsp;0x7          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opcode     </td>
  </tr>
</table>
<a class="anchor" name="c3f5bd08ed72fbeaa314f7d7a1530bf6"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_NOP" ref="c3f5bd08ed72fbeaa314f7d7a1530bf6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_OP_NOP&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NOP mode     </td>
  </tr>
</table>
<a class="anchor" name="6b4d2177a3c0720ddb63a4ca818cd5ca"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_RPT" ref="6b4d2177a3c0720ddb63a4ca818cd5ca" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_OP_RPT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Repeat mode     </td>
  </tr>
</table>
<a class="anchor" name="f04c963c9ff9f4b436b006eee5b7458b"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_SHIFT" ref="f04c963c9ff9f4b436b006eee5b7458b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_OP_SHIFT&nbsp;&nbsp;&nbsp;29          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opcode     </td>
  </tr>
</table>
<a class="anchor" name="aecb0184bce470bdbff3b60db6f8352a"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_RAM_OFFSET" ref="aecb0184bce470bdbff3b60db6f8352a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAM_RAM_OFFSET&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Parameter RAM Offset     </td>
  </tr>
</table>
<a class="anchor" name="7797f3c8402ac3625d558f271ffc4997"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAMOP_INTERVALMODE_CONST" ref="7797f3c8402ac3625d558f271ffc4997" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAMOP_INTERVALMODE_CONST&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Constant Interval mode     </td>
  </tr>
</table>
<a class="anchor" name="2e523b166d750b826842ca8a031095c2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAMOP_INTERVALMODE_RAND" ref="2e523b166d750b826842ca8a031095c2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PARAMOP_INTERVALMODE_RAND&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Random Interval mode     </td>
  </tr>
</table>
<a class="anchor" name="f79b39c072d32483a0b4f26152de483e"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PROT_MASK" ref="f79b39c072d32483a0b4f26152de483e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PROT_MASK&nbsp;&nbsp;&nbsp;0x7          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_prot line     </td>
  </tr>
</table>
<a class="anchor" name="c5f726150dfcb3fb4907cb2f9d97b3a9"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PROT_SHIFT" ref="c5f726150dfcb3fb4907cb2f9d97b3a9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_PROT_SHIFT&nbsp;&nbsp;&nbsp;21          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_prot line     </td>
  </tr>
</table>
<a class="anchor" name="bce0ddb99e2189135698cb5966cae0bf"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_QOS_MASK" ref="bce0ddb99e2189135698cb5966cae0bf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_QOS_MASK&nbsp;&nbsp;&nbsp;0xF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_qos line     </td>
  </tr>
</table>
<a class="anchor" name="8260a5bffb90c49ba24335de2fdb0716"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_QOS_SHIFT" ref="8260a5bffb90c49ba24335de2fdb0716" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_QOS_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_qos line     </td>
  </tr>
</table>
<a class="anchor" name="701158517e518ac2a175e20973afeaa2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_BLKRD_MASK" ref="701158517e518ac2a175e20973afeaa2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_SCNTL_BLKRD_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable Block Read     </td>
  </tr>
</table>
<a class="anchor" name="a05221312f7267416fa23b53f3e8ead8"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_DISEXCL_MASK" ref="a05221312f7267416fa23b53f3e8ead8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_SCNTL_DISEXCL_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Disable Exclusive Access     </td>
  </tr>
</table>
<a class="anchor" name="1641d24b06e7d98056d286ea9a972a45"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_ERREN_MASK" ref="1641d24b06e7d98056d286ea9a972a45" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_SCNTL_ERREN_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slv Error Interrupt Enable     </td>
  </tr>
</table>
<a class="anchor" name="44f3c8c7c3a66c0578ced4c27c1a80d3"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_OFFSET" ref="44f3c8c7c3a66c0578ced4c27c1a80d3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_SCNTL_OFFSET&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave Control     </td>
  </tr>
</table>
<a class="anchor" name="0dbcc2735706f4e6e3cac4c78c0da895"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_RORDR_MASK" ref="0dbcc2735706f4e6e3cac4c78c0da895" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_SCNTL_RORDR_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read Response Order Enable     </td>
  </tr>
</table>
<a class="anchor" name="1796005d338c6c682b46286adeeb9465"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_WORDR_MASK" ref="1796005d338c6c682b46286adeeb9465" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_SCNTL_WORDR_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write Response Order Enable     </td>
  </tr>
</table>
<a class="anchor" name="f8db71c792eae2715e16c6a697c93469"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SIZE_MASK" ref="f8db71c792eae2715e16c6a697c93469" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_SIZE_MASK&nbsp;&nbsp;&nbsp;0x7          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_size line     </td>
  </tr>
</table>
<a class="anchor" name="a48893432167351684b4e6051ba002ac"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SIZE_SHIFT" ref="a48893432167351684b4e6051ba002ac" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_SIZE_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_size line     </td>
  </tr>
</table>
<a class="anchor" name="5f359dd03cfbeb4dc49ca14a22126d82"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_OFFSET" ref="5f359dd03cfbeb4dc49ca14a22126d82" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STATIC_CNTL_OFFSET&nbsp;&nbsp;&nbsp;0x60          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Static Mode Register Descrptions Static Control     </td>
  </tr>
</table>
<a class="anchor" name="df180f8983a54e5472ea6352ec0b370b"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_RESET_MASK" ref="df180f8983a54e5472ea6352ec0b370b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STATIC_CNTL_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Static Disable Mask     </td>
  </tr>
</table>
<a class="anchor" name="caf8e626c0d21cb0b7488fcc86c12ea4"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_STEN_MASK" ref="caf8e626c0d21cb0b7488fcc86c12ea4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STATIC_CNTL_STEN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Static enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="253f4a6606f34ecb3ba140d00af75211"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_TD_MASK" ref="253f4a6606f34ecb3ba140d00af75211" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STATIC_CNTL_TD_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transfer Done Mask     </td>
  </tr>
</table>
<a class="anchor" name="9b94c6f3de9fb35f1c61d39fcd332262"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_TD_SHIFT" ref="9b94c6f3de9fb35f1c61d39fcd332262" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STATIC_CNTL_TD_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transfer Done Shift     </td>
  </tr>
</table>
<a class="anchor" name="55f85c802173d786c91719773b6e37ec"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_VER_MASK" ref="55f85c802173d786c91719773b6e37ec" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STATIC_CNTL_VER_MASK&nbsp;&nbsp;&nbsp;0xFE000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Version Mask     </td>
  </tr>
</table>
<a class="anchor" name="4e3029c60d078ccecca3efa48c41d011"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_VER_SHIFT" ref="4e3029c60d078ccecca3efa48c41d011" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STATIC_CNTL_VER_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Version Shift     </td>
  </tr>
</table>
<a class="anchor" name="b829fa377c3860c1afd2e6252645face"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_LEN_BLEN_MASK" ref="b829fa377c3860c1afd2e6252645face" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STATIC_LEN_BLEN_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Burst length Mask     </td>
  </tr>
</table>
<a class="anchor" name="1e74fa2ac8129c5d867f7261b46876db"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_LEN_OFFSET" ref="1e74fa2ac8129c5d867f7261b46876db" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STATIC_LEN_OFFSET&nbsp;&nbsp;&nbsp;0x64          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Static Length     </td>
  </tr>
</table>
<a class="anchor" name="f7e28db232c3deb27a7f90419739da87"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_OFFSET" ref="f7e28db232c3deb27a7f90419739da87" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CFG_OFFSET&nbsp;&nbsp;&nbsp;0x34          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Streaming Config     </td>
  </tr>
</table>
<a class="anchor" name="31619c93dce7a19960aa28c72bdbe0a2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_PDLY_MASK" ref="31619c93dce7a19960aa28c72bdbe0a2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CFG_PDLY_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Programmable Delay Mask     </td>
  </tr>
</table>
<a class="anchor" name="212d498edf03b6846ce3b6ddb64f3fee"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_PDLY_SHIFT" ref="212d498edf03b6846ce3b6ddb64f3fee" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CFG_PDLY_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Programmable Delay Shift     </td>
  </tr>
</table>
<a class="anchor" name="f80047895171014f93a1aa52e5fd12b3"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_RANDL_MASK" ref="f80047895171014f93a1aa52e5fd12b3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CFG_RANDL_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Random Length Mask     </td>
  </tr>
</table>
<a class="anchor" name="bf49f2af681dce8262cebe531dcc703a"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_RANDLY_MASK" ref="bf49f2af681dce8262cebe531dcc703a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CFG_RANDLY_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Random Delay Mask     </td>
  </tr>
</table>
<a class="anchor" name="16d348c548a905eeb8b0a496e33a3c1a"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_RANDLY_SHIFT" ref="16d348c548a905eeb8b0a496e33a3c1a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CFG_RANDLY_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Random Delay Shift     </td>
  </tr>
</table>
<a class="anchor" name="75e5209235fad203e139657b8ca5ae43"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_TDEST_MASK" ref="75e5209235fad203e139657b8ca5ae43" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CFG_TDEST_MASK&nbsp;&nbsp;&nbsp;0x0000FF00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TDEST PORT Mask     </td>
  </tr>
</table>
<a class="anchor" name="75fd08eaa12e739ec8edf902c06797e2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_TDEST_SHIFT" ref="75fd08eaa12e739ec8edf902c06797e2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CFG_TDEST_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TDEST PORT Shift     </td>
  </tr>
</table>
<a class="anchor" name="d4671193f5beaa62d84c3088c6683fab"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_OFFSET" ref="d4671193f5beaa62d84c3088c6683fab" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CNTL_OFFSET&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Streaming Control     </td>
  </tr>
</table>
<a class="anchor" name="5a88a94e7f88a014fcd25317d2f0d91f"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_RESET_MASK" ref="5a88a94e7f88a014fcd25317d2f0d91f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CNTL_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Streaming Disable Mask     </td>
  </tr>
</table>
<a class="anchor" name="eb07bb9c893ad9f3a2244b5dba2c166a"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_STEN_MASK" ref="eb07bb9c893ad9f3a2244b5dba2c166a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CNTL_STEN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Streaming Enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="50b5103753271414c3abed79ce867738"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_TD_MASK" ref="50b5103753271414c3abed79ce867738" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CNTL_TD_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transfer Done Mask     </td>
  </tr>
</table>
<a class="anchor" name="9153592ac22655a3999bfae0a0056078"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_TD_SHIFT" ref="9153592ac22655a3999bfae0a0056078" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CNTL_TD_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transfer Done Shift     </td>
  </tr>
</table>
<a class="anchor" name="c50728464566c642c21484606ce70d73"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_VER_MASK" ref="c50728464566c642c21484606ce70d73" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CNTL_VER_MASK&nbsp;&nbsp;&nbsp;0xFE000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Version Mask     </td>
  </tr>
</table>
<a class="anchor" name="febf87591d17d231ddb2df2cdfee8bd7"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_VER_SHIFT" ref="febf87591d17d231ddb2df2cdfee8bd7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_CNTL_VER_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Version Shift     </td>
  </tr>
</table>
<a class="anchor" name="39feb8d3382a4d1db57f68a8d251baba"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_TL_OFFSET" ref="39feb8d3382a4d1db57f68a8d251baba" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_TL_OFFSET&nbsp;&nbsp;&nbsp;0x38          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Streaming Transfer Length     </td>
  </tr>
</table>
<a class="anchor" name="732a2eb5747d9528e7d632a6f16d783e"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_TL_TCNT_MASK" ref="732a2eb5747d9528e7d632a6f16d783e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_TL_TCNT_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transfer Count Mask     </td>
  </tr>
</table>
<a class="anchor" name="8679115c4dd3f0d7bcb4d0ef774a2695"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_TL_TCNT_SHIFT" ref="8679115c4dd3f0d7bcb4d0ef774a2695" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_TL_TCNT_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transfer Count Shift     </td>
  </tr>
</table>
<a class="anchor" name="5be7693f8270f63ab2916fff8006b569"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_TL_TLEN_MASK" ref="5be7693f8270f63ab2916fff8006b569" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_STREAM_TL_TLEN_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transfer Length Mask     </td>
  </tr>
</table>
<a class="anchor" name="acf841181bc87bc8a56f82c9eed0a0f2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_USER_MASK" ref="acf841181bc87bc8a56f82c9eed0a0f2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_USER_MASK&nbsp;&nbsp;&nbsp;0xFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_user line     </td>
  </tr>
</table>
<a class="anchor" name="4033370e77f7c48b98b7991a0ee0a777"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_USER_SHIFT" ref="4033370e77f7c48b98b7991a0ee0a777" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_USER_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Driven to a*_user line     </td>
  </tr>
</table>
<a class="anchor" name="c14d13d91acd3923b465c260a41b7921"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_VALID_CMD_MASK" ref="c14d13d91acd3923b465c260a41b7921" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_VALID_CMD_MASK&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Valid Command     </td>
  </tr>
</table>
<a class="anchor" name="1738284ee6a181d76fc3d724e039fd9c"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_VALID_CMD_SHIFT" ref="1738284ee6a181d76fc3d724e039fd9c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTG_VALID_CMD_SHIFT&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Valid Command     </td>
  </tr>
</table>
<a class="anchor" name="fad519bf4c832139edddbf0cdda10314"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_ReadCmdRam" ref="fad519bf4c832139edddbf0cdda10314" args="(BaseAddress, Offset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTrafGen_ReadCmdRam          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Offset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_COMMAND_RAM_OFFSET + (Offset))))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
XTrafGen_ReadCmdRam returns the value read from the Command RAM specified by <em>Offset</em>.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the Command RAM to be read.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Returns the 32-bit value of the memory location.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen__hw_8h.html#fad519bf4c832139edddbf0cdda10314">XTrafGen_ReadCmdRam(u32 BaseAddress, u32 Offset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="5bd4c1b9ff0a02b4d1a3934694b79766"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_ReadMasterRam" ref="5bd4c1b9ff0a02b4d1a3934694b79766" args="(BaseAddress, Offset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTrafGen_ReadMasterRam          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Offset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_MASTER_RAM_OFFSET + (Offset))))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
XTrafGen_ReadMasterRam returns the value read from the Master RAM specified by <em>Offset</em>.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the Master RAM to be read.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Returns the 32-bit value of the memory location.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen__hw_8h.html#5bd4c1b9ff0a02b4d1a3934694b79766">XTrafGen_ReadMasterRam(u32 BaseAddress, u32 Offset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="d83c6be3f2bb7acdc2632a25ce52e827"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_ReadParamRam" ref="d83c6be3f2bb7acdc2632a25ce52e827" args="(BaseAddress, Offset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTrafGen_ReadParamRam          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Offset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_PARAM_RAM_OFFSET + (Offset))))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
XTrafGen_ReadParamRam returns the value read from the Parameter RAM specified by <em>Offset</em>.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the Parameter RAM to be read.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Returns the 32-bit value of the memory location.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen__hw_8h.html#d83c6be3f2bb7acdc2632a25ce52e827">XTrafGen_ReadParamRam(u32 BaseAddress, u32 Offset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="9f1191dc64f5790328d1fbb12d1a419e"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_ReadReg" ref="9f1191dc64f5790328d1fbb12d1a419e" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTrafGen_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + (RegOffset))))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
XTrafGen_ReadReg returns the value read from the register specified by <em>RegOffset</em>.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset of the register to be read.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Returns the 32-bit value of the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen__hw_8h.html#9f1191dc64f5790328d1fbb12d1a419e">XTrafGen_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="4b91617ce666b7c119c50680af5d1951"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_WriteCmdRam" ref="4b91617ce666b7c119c50680af5d1951" args="(BaseAddress, Offset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTrafGen_WriteCmdRam          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Offset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_COMMAND_RAM_OFFSET + (Offset)), (Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
XTrafGen_WriteCmdRam, writes <em>Data</em> to the Command RAM specified by <em>Offset</em>.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the location in Command RAM to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the Command RAM.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen__hw_8h.html#4b91617ce666b7c119c50680af5d1951">XTrafGen_WriteCmdRam(u32 BaseAddress, u32 Offset, u32 Data)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="a7b5e2efac88bec27a2e942449ae4462"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_WriteMasterRam" ref="a7b5e2efac88bec27a2e942449ae4462" args="(BaseAddress, Offset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTrafGen_WriteMasterRam          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Offset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_MASTER_RAM_OFFSET + (Offset)), (Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
XTrafGen_WriteMasterRam, writes <em>Data</em> to the Master RAM specified by <em>Offset</em>.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the location in Master RAM to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the Master RAM.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen__hw_8h.html#a7b5e2efac88bec27a2e942449ae4462">XTrafGen_WriteMasterRam(u32 BaseAddress, u32 Offset, u32 Data)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="3f944280ec6edb30b76570c41f005aa9"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_WriteParamRam" ref="3f944280ec6edb30b76570c41f005aa9" args="(BaseAddress, Offset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTrafGen_WriteParamRam          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Offset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_PARAM_RAM_OFFSET + (Offset)), (Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
XTrafGen_WriteParamRam, writes <em>Data</em> to the Parameter RAM specified by <em>Offset</em>.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the location in Parameter RAM to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the Parameter RAM.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen__hw_8h.html#3f944280ec6edb30b76570c41f005aa9">XTrafGen_WriteParamRam(u32 BaseAddress, u32 Offset, u32 Data)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="aa5381ca3596c82098a0759cac4b3344"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_WriteReg" ref="aa5381ca3596c82098a0759cac4b3344" args="(BaseAddress, RegOffset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTrafGen_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + (RegOffset)), (Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
XTrafGen_WriteReg, writes <em>Data</em> to the register specified by <em>RegOffset</em>.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset of the register to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen__hw_8h.html#aa5381ca3596c82098a0759cac4b3344">XTrafGen_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
