// Seed: 4066785610
module module_0 (
    input wor id_0,
    input wor id_1
);
  supply1 id_3 = id_1;
  always_ff @(posedge 1'b0 or posedge -1);
  wire id_4, id_5;
  final $display();
  logic [7:0][-1] id_6, id_7, id_8;
  assign id_3 = -1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input wand id_2
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    output tri id_2,
    input wire id_3,
    input wor id_4,
    inout supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri1 id_8
);
  assign id_5 = id_4;
  supply1 id_10 = -1;
  assign id_5 = (id_3);
  assign id_2 = -1'h0;
  assign #1 id_5 = {-1, id_8 | id_4#(.id_1(id_7 & -1)) === "", 1 || id_1, 1'd0, 1};
  module_0 modCall_1 (
      id_6,
      id_5
  );
  wire id_11, id_12, id_13;
endmodule
