{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478991091309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478991091335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 23:51:31 2016 " "Processing started: Sat Nov 12 23:51:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478991091335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991091335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_VHDL_project_DE1 -c CPU_VHDL_project_DE1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_VHDL_project_DE1 -c CPU_VHDL_project_DE1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991091335 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478991091709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_display_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file status_display_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STATUS_DISPLAY_SYSTEM-bdf_type " "Found design unit 1: STATUS_DISPLAY_SYSTEM-bdf_type" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/STATUS_DISPLAY_SYSTEM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105090 ""} { "Info" "ISGN_ENTITY_NAME" "1 STATUS_DISPLAY_SYSTEM " "Found entity 1: STATUS_DISPLAY_SYSTEM" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/STATUS_DISPLAY_SYSTEM.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_vhdl_projekt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_vhdl_projekt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_VHDL_projekt-bdf_type " "Found design unit 1: CPU_VHDL_projekt-bdf_type" {  } { { "CPU_VHDL_projekt.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/CPU_VHDL_projekt.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105092 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_VHDL_projekt " "Found entity 1: CPU_VHDL_projekt" {  } { { "CPU_VHDL_projekt.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/CPU_VHDL_projekt.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sju_seg_displayer_cpu_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sju_seg_displayer_cpu_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SJU_SEG_DISPLAYER_CPU_STATE-rtl " "Found design unit 1: SJU_SEG_DISPLAYER_CPU_STATE-rtl" {  } { { "SJU_SEG_DISPLAYER_CPU_STATE.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/SJU_SEG_DISPLAYER_CPU_STATE.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105093 ""} { "Info" "ISGN_ENTITY_NAME" "1 SJU_SEG_DISPLAYER_CPU_STATE " "Found entity 1: SJU_SEG_DISPLAYER_CPU_STATE" {  } { { "SJU_SEG_DISPLAYER_CPU_STATE.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/SJU_SEG_DISPLAYER_CPU_STATE.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sju_seg_displayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sju_seg_displayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SJU_SEG_DISPLAYER-SJU_SEG_DISPLAYER_arch " "Found design unit 1: SJU_SEG_DISPLAYER-SJU_SEG_DISPLAYER_arch" {  } { { "SJU_SEG_DISPLAYER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/SJU_SEG_DISPLAYER.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105094 ""} { "Info" "ISGN_ENTITY_NAME" "1 SJU_SEG_DISPLAYER " "Found entity 1: SJU_SEG_DISPLAYER" {  } { { "SJU_SEG_DISPLAYER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/SJU_SEG_DISPLAYER.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_vhdl_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_vhdl_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_VHDL_CPU-rtl " "Found design unit 1: simple_VHDL_CPU-rtl" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105095 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_VHDL_CPU " "Found entity 1: simple_VHDL_CPU" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_VHDL-rtl " "Found design unit 1: ROM_VHDL-rtl" {  } { { "ROM_VHDL.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/ROM_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105096 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_VHDL " "Found entity 1: ROM_VHDL" {  } { { "ROM_VHDL.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/ROM_VHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUT_LED-rtl " "Found design unit 1: OUT_LED-rtl" {  } { { "OUT_LED.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/OUT_LED.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105098 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUT_LED " "Found entity 1: OUT_LED" {  } { { "OUT_LED.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/OUT_LED.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INPUT_FILTER-rtl " "Found design unit 1: INPUT_FILTER-rtl" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/INPUT_FILTER.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105099 ""} { "Info" "ISGN_ENTITY_NAME" "1 INPUT_FILTER " "Found entity 1: INPUT_FILTER" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/INPUT_FILTER.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_bus_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_bus_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDR_BUS_DECODER-rtl " "Found design unit 1: ADDR_BUS_DECODER-rtl" {  } { { "ADDR_BUS_DECODER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/ADDR_BUS_DECODER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDR_BUS_DECODER " "Found entity 1: ADDR_BUS_DECODER" {  } { { "ADDR_BUS_DECODER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/ADDR_BUS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_display_system2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file status_display_system2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STATUS_DISPLAY_SYSTEM2 " "Found entity 1: STATUS_DISPLAY_SYSTEM2" {  } { { "STATUS_DISPLAY_SYSTEM2.bdf" "" { Schematic "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/STATUS_DISPLAY_SYSTEM2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478991105101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_VHDL_projekt " "Elaborating entity \"CPU_VHDL_projekt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478991105128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR_BUS_DECODER ADDR_BUS_DECODER:b2v_inst2 " "Elaborating entity \"ADDR_BUS_DECODER\" for hierarchy \"ADDR_BUS_DECODER:b2v_inst2\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst2" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/CPU_VHDL_projekt.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991105137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATUS_DISPLAY_SYSTEM STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM " "Elaborating entity \"STATUS_DISPLAY_SYSTEM\" for hierarchy \"STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_Inst_DISPLAY_SYSTEM" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/CPU_VHDL_projekt.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991105138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SJU_SEG_DISPLAYER_CPU_STATE STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE " "Elaborating entity \"SJU_SEG_DISPLAYER_CPU_STATE\" for hierarchy \"STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE\"" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "b2v_inst_CPU_STATE" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/STATUS_DISPLAY_SYSTEM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991105139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SJU_SEG_DISPLAYER STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1 " "Elaborating entity \"SJU_SEG_DISPLAYER\" for hierarchy \"STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1\"" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "b2v_inst_SJU_SEG_DISPLAYER_1" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/STATUS_DISPLAY_SYSTEM.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991105140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUT_FILTER INPUT_FILTER:b2v_inst_INPUT_FILTER " "Elaborating entity \"INPUT_FILTER\" for hierarchy \"INPUT_FILTER:b2v_inst_INPUT_FILTER\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst_INPUT_FILTER" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/CPU_VHDL_projekt.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991105142 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Use_Manual_Clock INPUT_FILTER.vhd(69) " "VHDL Process Statement warning at INPUT_FILTER.vhd(69): signal \"Use_Manual_Clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/INPUT_FILTER.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1478991105143 "|CPU_VHDL_projekt|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "use_Real_Clock INPUT_FILTER.vhd(86) " "VHDL Process Statement warning at INPUT_FILTER.vhd(86): signal \"use_Real_Clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/INPUT_FILTER.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1478991105143 "|CPU_VHDL_projekt|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Clk_out INPUT_FILTER.vhd(64) " "VHDL Process Statement warning at INPUT_FILTER.vhd(64): inferring latch(es) for signal or variable \"Clk_out\", which holds its previous value in one or more paths through the process" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/INPUT_FILTER.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478991105143 "|CPU_VHDL_projekt|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clk_out INPUT_FILTER.vhd(64) " "Inferred latch for \"Clk_out\" at INPUT_FILTER.vhd(64)" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/INPUT_FILTER.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105143 "|CPU_VHDL_projekt|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUT_LED OUT_LED:b2v_inst_OUT_LED " "Elaborating entity \"OUT_LED\" for hierarchy \"OUT_LED:b2v_inst_OUT_LED\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst_OUT_LED" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/CPU_VHDL_projekt.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991105144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_VHDL ROM_VHDL:b2v_inst_ROM_VHDL " "Elaborating entity \"ROM_VHDL\" for hierarchy \"ROM_VHDL:b2v_inst_ROM_VHDL\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst_ROM_VHDL" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/CPU_VHDL_projekt.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991105145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_VHDL_CPU simple_VHDL_CPU:b2v_instansiate_VHDL_CPU " "Elaborating entity \"simple_VHDL_CPU\" for hierarchy \"simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_instansiate_VHDL_CPU" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/CPU_VHDL_projekt.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991105146 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_REG_0 simple_VHDL_CPU.vhd(102) " "VHDL Process Statement warning at simple_VHDL_CPU.vhd(102): inferring latch(es) for signal or variable \"CPU_REG_0\", which holds its previous value in one or more paths through the process" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478991105147 "|CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_bus_out simple_VHDL_CPU.vhd(102) " "VHDL Process Statement warning at simple_VHDL_CPU.vhd(102): inferring latch(es) for signal or variable \"data_bus_out\", which holds its previous value in one or more paths through the process" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478991105148 "|CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[8\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[8\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105148 "|CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[9\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[9\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105148 "|CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[10\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[10\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105148 "|CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[11\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[11\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105148 "|CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[12\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[12\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105148 "|CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[13\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[13\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105148 "|CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[14\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[14\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105148 "|CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[15\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[15\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991105148 "|CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_VHDL:b2v_inst_ROM_VHDL\|rom " "RAM logic \"ROM_VHDL:b2v_inst_ROM_VHDL\|rom\" is uninferred due to inappropriate RAM size" {  } { { "ROM_VHDL.vhd" "rom" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/ROM_VHDL.vhd" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1478991105532 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1478991105532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "CPU_VHDL_projekt.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/CPU_VHDL_projekt.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478991105786 "|CPU_VHDL_projekt|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "CPU_VHDL_projekt.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/CPU_VHDL_projekt.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478991105786 "|CPU_VHDL_projekt|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "CPU_VHDL_projekt.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9/CPU_VHDL_project_DE1_task9_restored/CPU_VHDL_projekt.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1478991105786 "|CPU_VHDL_projekt|HEX3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1478991105786 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1478991105874 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_golden_top 24 " "Ignored 24 assignments for entity \"DE1_SOC_golden_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_golden_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_golden_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1478991106094 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1478991106094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478991106200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478991106200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478991106236 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478991106236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478991106236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478991106236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478991106249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 23:51:46 2016 " "Processing ended: Sat Nov 12 23:51:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478991106249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478991106249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478991106249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478991106249 ""}
