Classic Timing Analyzer report for three_bit_alu
Tue Sep 30 18:10:05 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                              ;
+------------------------------+-------+---------------+-------------+-----------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+--------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.720 ns   ; funsel[0] ; seven_seg[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+-----------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To           ;
+-------+-------------------+-----------------+-----------+--------------+
; N/A   ; None              ; 13.720 ns       ; funsel[0] ; seven_seg[3] ;
; N/A   ; None              ; 13.709 ns       ; funsel[0] ; seven_seg[4] ;
; N/A   ; None              ; 13.701 ns       ; funsel[0] ; seven_seg[0] ;
; N/A   ; None              ; 13.681 ns       ; funsel[0] ; seven_seg[1] ;
; N/A   ; None              ; 13.656 ns       ; funsel[0] ; seven_seg[2] ;
; N/A   ; None              ; 13.623 ns       ; funsel[1] ; seven_seg[3] ;
; N/A   ; None              ; 13.612 ns       ; funsel[1] ; seven_seg[4] ;
; N/A   ; None              ; 13.604 ns       ; funsel[1] ; seven_seg[0] ;
; N/A   ; None              ; 13.584 ns       ; funsel[1] ; seven_seg[1] ;
; N/A   ; None              ; 13.574 ns       ; funsel[0] ; seven_seg[6] ;
; N/A   ; None              ; 13.559 ns       ; funsel[1] ; seven_seg[2] ;
; N/A   ; None              ; 13.510 ns       ; funsel[0] ; seven_seg[5] ;
; N/A   ; None              ; 13.477 ns       ; funsel[1] ; seven_seg[6] ;
; N/A   ; None              ; 13.413 ns       ; funsel[1] ; seven_seg[5] ;
; N/A   ; None              ; 12.658 ns       ; funsel[0] ; cout         ;
; N/A   ; None              ; 12.561 ns       ; funsel[1] ; cout         ;
; N/A   ; None              ; 9.671 ns        ; bin[0]    ; seven_seg[3] ;
; N/A   ; None              ; 9.660 ns        ; bin[0]    ; seven_seg[4] ;
; N/A   ; None              ; 9.652 ns        ; bin[0]    ; seven_seg[0] ;
; N/A   ; None              ; 9.632 ns        ; bin[0]    ; seven_seg[1] ;
; N/A   ; None              ; 9.607 ns        ; bin[0]    ; seven_seg[2] ;
; N/A   ; None              ; 9.525 ns        ; bin[0]    ; seven_seg[6] ;
; N/A   ; None              ; 9.461 ns        ; bin[0]    ; seven_seg[5] ;
; N/A   ; None              ; 9.182 ns        ; bin[1]    ; seven_seg[3] ;
; N/A   ; None              ; 9.171 ns        ; bin[1]    ; seven_seg[4] ;
; N/A   ; None              ; 9.163 ns        ; bin[1]    ; seven_seg[0] ;
; N/A   ; None              ; 9.143 ns        ; bin[1]    ; seven_seg[1] ;
; N/A   ; None              ; 9.118 ns        ; bin[1]    ; seven_seg[2] ;
; N/A   ; None              ; 9.036 ns        ; bin[1]    ; seven_seg[6] ;
; N/A   ; None              ; 8.972 ns        ; bin[1]    ; seven_seg[5] ;
; N/A   ; None              ; 8.609 ns        ; bin[0]    ; cout         ;
; N/A   ; None              ; 8.586 ns        ; ain[1]    ; seven_seg[3] ;
; N/A   ; None              ; 8.575 ns        ; ain[1]    ; seven_seg[4] ;
; N/A   ; None              ; 8.567 ns        ; ain[1]    ; seven_seg[0] ;
; N/A   ; None              ; 8.547 ns        ; ain[1]    ; seven_seg[1] ;
; N/A   ; None              ; 8.522 ns        ; ain[1]    ; seven_seg[2] ;
; N/A   ; None              ; 8.514 ns        ; bin[2]    ; seven_seg[3] ;
; N/A   ; None              ; 8.503 ns        ; bin[2]    ; seven_seg[4] ;
; N/A   ; None              ; 8.495 ns        ; bin[2]    ; seven_seg[0] ;
; N/A   ; None              ; 8.475 ns        ; bin[2]    ; seven_seg[1] ;
; N/A   ; None              ; 8.450 ns        ; bin[2]    ; seven_seg[2] ;
; N/A   ; None              ; 8.440 ns        ; ain[1]    ; seven_seg[6] ;
; N/A   ; None              ; 8.376 ns        ; ain[1]    ; seven_seg[5] ;
; N/A   ; None              ; 8.375 ns        ; ain[0]    ; seven_seg[3] ;
; N/A   ; None              ; 8.368 ns        ; bin[2]    ; seven_seg[6] ;
; N/A   ; None              ; 8.364 ns        ; ain[0]    ; seven_seg[4] ;
; N/A   ; None              ; 8.356 ns        ; ain[0]    ; seven_seg[0] ;
; N/A   ; None              ; 8.336 ns        ; ain[0]    ; seven_seg[1] ;
; N/A   ; None              ; 8.311 ns        ; ain[0]    ; seven_seg[2] ;
; N/A   ; None              ; 8.304 ns        ; bin[2]    ; seven_seg[5] ;
; N/A   ; None              ; 8.229 ns        ; ain[0]    ; seven_seg[6] ;
; N/A   ; None              ; 8.165 ns        ; ain[0]    ; seven_seg[5] ;
; N/A   ; None              ; 8.120 ns        ; bin[1]    ; cout         ;
; N/A   ; None              ; 7.636 ns        ; bin[2]    ; cout         ;
; N/A   ; None              ; 7.524 ns        ; ain[1]    ; cout         ;
; N/A   ; None              ; 7.459 ns        ; ain[2]    ; seven_seg[3] ;
; N/A   ; None              ; 7.448 ns        ; ain[2]    ; seven_seg[4] ;
; N/A   ; None              ; 7.440 ns        ; ain[2]    ; seven_seg[0] ;
; N/A   ; None              ; 7.420 ns        ; ain[2]    ; seven_seg[1] ;
; N/A   ; None              ; 7.395 ns        ; ain[2]    ; seven_seg[2] ;
; N/A   ; None              ; 7.313 ns        ; ain[0]    ; cout         ;
; N/A   ; None              ; 7.313 ns        ; ain[2]    ; seven_seg[6] ;
; N/A   ; None              ; 7.249 ns        ; ain[2]    ; seven_seg[5] ;
; N/A   ; None              ; 6.611 ns        ; ain[2]    ; cout         ;
+-------+-------------------+-----------------+-----------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 30 18:10:05 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off three_bit_alu -c three_bit_alu --timing_analysis_only
Info: Longest tpd from source pin "funsel[0]" to destination pin "seven_seg[3]" is 13.720 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 6; PIN Node = 'funsel[0]'
    Info: 2: + IC(6.053 ns) + CELL(0.438 ns) = 7.343 ns; Loc. = LCCOMB_X29_Y4_N16; Fanout = 1; COMB Node = 'three_bit_out:comb_3|slice:comb_4|Mux1~0'
    Info: 3: + IC(0.266 ns) + CELL(0.438 ns) = 8.047 ns; Loc. = LCCOMB_X29_Y4_N2; Fanout = 2; COMB Node = 'three_bit_out:comb_3|slice:comb_4|Mux1~1'
    Info: 4: + IC(0.290 ns) + CELL(0.419 ns) = 8.756 ns; Loc. = LCCOMB_X29_Y4_N20; Fanout = 1; COMB Node = 'three_bit_out:comb_3|slice:comb_5|Mux0~0'
    Info: 5: + IC(0.251 ns) + CELL(0.271 ns) = 9.278 ns; Loc. = LCCOMB_X29_Y4_N22; Fanout = 7; COMB Node = 'three_bit_out:comb_3|slice:comb_5|Mux0~1'
    Info: 6: + IC(0.310 ns) + CELL(0.419 ns) = 10.007 ns; Loc. = LCCOMB_X29_Y4_N10; Fanout = 1; COMB Node = 'conversion:comb_5|WideOr3~0'
    Info: 7: + IC(0.915 ns) + CELL(2.798 ns) = 13.720 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'seven_seg[3]'
    Info: Total cell delay = 5.635 ns ( 41.07 % )
    Info: Total interconnect delay = 8.085 ns ( 58.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Tue Sep 30 18:10:05 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


