Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Feb  5 14:56:02 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab1_Top_Level_timing_summary_routed.rpt -pb Lab1_Top_Level_timing_summary_routed.pb -rpx Lab1_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab1_Top_Level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (6)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U2/clk_temp_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: U23/clk_temp_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U3/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.293        0.000                      0                   88        0.227        0.000                      0                   88        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                5.293        0.000                      0                   88        0.227        0.000                      0                   88        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        gclk                        
(none)                      gclk          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        5.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 U2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.076ns (22.859%)  route 3.631ns (77.141%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.618     5.144    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  U2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U2/count_reg[3]/Q
                         net (fo=4, routed)           1.303     6.903    U2/count_reg[3]
    SLICE_X58Y65         LUT4 (Prop_lut4_I1_O)        0.124     7.027 r  U2/clk_temp_i_3__1/O
                         net (fo=6, routed)           1.389     8.416    U2/clk_temp_i_3__1_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.540 r  U2/count[12]_i_4__0/O
                         net (fo=1, routed)           0.939     9.479    U2/count[12]_i_4__0_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.603 r  U2/count[12]_i_2__1/O
                         net (fo=1, routed)           0.000     9.603    U2/count[12]_i_2__1_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.851 r  U2/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     9.851    U2/count_reg[12]_i_1__1_n_4
    SLICE_X59Y66         FDCE                                         r  U2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.498    14.845    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y66         FDCE                                         r  U2/count_reg[15]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y66         FDCE (Setup_fdce_C_D)        0.062    15.144    U2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 U3/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.150ns (48.002%)  route 2.329ns (51.998%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.146    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U3/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U3/count_reg[5]/Q
                         net (fo=2, routed)           1.258     6.860    U3/count_reg[5]
    SLICE_X63Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.984 f  U3/clk_temp_i_8/O
                         net (fo=1, routed)           0.566     7.550    U3/clk_temp_i_8_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.674 r  U3/clk_temp_i_2/O
                         net (fo=10, routed)          0.505     8.179    U3/clk_temp_i_2_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.303 r  U3/count[0]_i_2/O
                         net (fo=1, routed)           0.000     8.303    U3/count[0]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.835 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U3/count_reg[0]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.949    U3/count_reg[4]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.063    U3/count_reg[8]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.177    U3/count_reg[12]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  U3/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.291    U3/count_reg[16]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.625 r  U3/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.625    U3/count_reg[20]_i_1_n_6
    SLICE_X62Y66         FDCE                                         r  U3/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.499    14.846    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  U3/count_reg[21]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y66         FDCE (Setup_fdce_C_D)        0.062    15.145    U3/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 U2/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 2.152ns (48.536%)  route 2.282ns (51.464%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.618     5.144    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U2/count_reg[5]/Q
                         net (fo=2, routed)           0.819     6.419    U2/count_reg[5]
    SLICE_X58Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.543 r  U2/clk_temp_i_5__1/O
                         net (fo=3, routed)           0.975     7.518    U2/clk_temp_i_5__1_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I4_O)        0.152     7.670 f  U2/count[0]_i_3/O
                         net (fo=6, routed)           0.488     8.158    U2/count[0]_i_3_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.326     8.484 r  U2/count[0]_i_2__1/O
                         net (fo=1, routed)           0.000     8.484    U2/count[0]_i_2__1_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.016 r  U2/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.016    U2/count_reg[0]_i_1__1_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  U2/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.130    U2/count_reg[4]_i_1__1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  U2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.244    U2/count_reg[8]_i_1__1_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.578 r  U2/count_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     9.578    U2/count_reg[12]_i_1__1_n_6
    SLICE_X59Y66         FDCE                                         r  U2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.498    14.845    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y66         FDCE                                         r  U2/count_reg[13]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y66         FDCE (Setup_fdce_C_D)        0.062    15.144    U2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 U3/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 2.055ns (46.875%)  route 2.329ns (53.125%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.146    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U3/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U3/count_reg[5]/Q
                         net (fo=2, routed)           1.258     6.860    U3/count_reg[5]
    SLICE_X63Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.984 f  U3/clk_temp_i_8/O
                         net (fo=1, routed)           0.566     7.550    U3/clk_temp_i_8_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.674 r  U3/clk_temp_i_2/O
                         net (fo=10, routed)          0.505     8.179    U3/clk_temp_i_2_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.303 r  U3/count[0]_i_2/O
                         net (fo=1, routed)           0.000     8.303    U3/count[0]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.835 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U3/count_reg[0]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.949    U3/count_reg[4]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.063    U3/count_reg[8]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.177    U3/count_reg[12]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  U3/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.291    U3/count_reg[16]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.530 r  U3/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.530    U3/count_reg[20]_i_1_n_5
    SLICE_X62Y66         FDCE                                         r  U3/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.499    14.846    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  U3/count_reg[22]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y66         FDCE (Setup_fdce_C_D)        0.062    15.145    U3/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 U3/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 2.039ns (46.680%)  route 2.329ns (53.320%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.146    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U3/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U3/count_reg[5]/Q
                         net (fo=2, routed)           1.258     6.860    U3/count_reg[5]
    SLICE_X63Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.984 f  U3/clk_temp_i_8/O
                         net (fo=1, routed)           0.566     7.550    U3/clk_temp_i_8_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.674 r  U3/clk_temp_i_2/O
                         net (fo=10, routed)          0.505     8.179    U3/clk_temp_i_2_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.303 r  U3/count[0]_i_2/O
                         net (fo=1, routed)           0.000     8.303    U3/count[0]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.835 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U3/count_reg[0]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.949    U3/count_reg[4]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.063    U3/count_reg[8]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.177    U3/count_reg[12]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  U3/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.291    U3/count_reg[16]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.514 r  U3/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.514    U3/count_reg[20]_i_1_n_7
    SLICE_X62Y66         FDCE                                         r  U3/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.499    14.846    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  U3/count_reg[20]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y66         FDCE (Setup_fdce_C_D)        0.062    15.145    U3/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 U3/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 2.036ns (46.644%)  route 2.329ns (53.356%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.146    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U3/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U3/count_reg[5]/Q
                         net (fo=2, routed)           1.258     6.860    U3/count_reg[5]
    SLICE_X63Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.984 f  U3/clk_temp_i_8/O
                         net (fo=1, routed)           0.566     7.550    U3/clk_temp_i_8_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.674 r  U3/clk_temp_i_2/O
                         net (fo=10, routed)          0.505     8.179    U3/clk_temp_i_2_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.303 r  U3/count[0]_i_2/O
                         net (fo=1, routed)           0.000     8.303    U3/count[0]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.835 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U3/count_reg[0]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.949    U3/count_reg[4]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.063    U3/count_reg[8]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.177    U3/count_reg[12]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.511 r  U3/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.511    U3/count_reg[16]_i_1_n_6
    SLICE_X62Y65         FDCE                                         r  U3/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.500    14.847    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y65         FDCE                                         r  U3/count_reg[17]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y65         FDCE (Setup_fdce_C_D)        0.062    15.146    U3/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 U3/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 2.015ns (46.386%)  route 2.329ns (53.614%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.146    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y62         FDCE                                         r  U3/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U3/count_reg[5]/Q
                         net (fo=2, routed)           1.258     6.860    U3/count_reg[5]
    SLICE_X63Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.984 f  U3/clk_temp_i_8/O
                         net (fo=1, routed)           0.566     7.550    U3/clk_temp_i_8_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.674 r  U3/clk_temp_i_2/O
                         net (fo=10, routed)          0.505     8.179    U3/clk_temp_i_2_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     8.303 r  U3/count[0]_i_2/O
                         net (fo=1, routed)           0.000     8.303    U3/count[0]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.835 r  U3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.835    U3/count_reg[0]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  U3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.949    U3/count_reg[4]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  U3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.063    U3/count_reg[8]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  U3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.177    U3/count_reg[12]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.490 r  U3/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.490    U3/count_reg[16]_i_1_n_4
    SLICE_X62Y65         FDCE                                         r  U3/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.500    14.847    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y65         FDCE                                         r  U3/count_reg[19]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y65         FDCE (Setup_fdce_C_D)        0.062    15.146    U3/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 U2/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 2.057ns (47.409%)  route 2.282ns (52.591%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.618     5.144    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U2/count_reg[5]/Q
                         net (fo=2, routed)           0.819     6.419    U2/count_reg[5]
    SLICE_X58Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.543 r  U2/clk_temp_i_5__1/O
                         net (fo=3, routed)           0.975     7.518    U2/clk_temp_i_5__1_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I4_O)        0.152     7.670 f  U2/count[0]_i_3/O
                         net (fo=6, routed)           0.488     8.158    U2/count[0]_i_3_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.326     8.484 r  U2/count[0]_i_2__1/O
                         net (fo=1, routed)           0.000     8.484    U2/count[0]_i_2__1_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.016 r  U2/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.016    U2/count_reg[0]_i_1__1_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  U2/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.130    U2/count_reg[4]_i_1__1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  U2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.244    U2/count_reg[8]_i_1__1_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.483 r  U2/count_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     9.483    U2/count_reg[12]_i_1__1_n_5
    SLICE_X59Y66         FDCE                                         r  U2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.498    14.845    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y66         FDCE                                         r  U2/count_reg[14]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y66         FDCE (Setup_fdce_C_D)        0.062    15.144    U2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 U2/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 2.041ns (47.215%)  route 2.282ns (52.785%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.618     5.144    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U2/count_reg[5]/Q
                         net (fo=2, routed)           0.819     6.419    U2/count_reg[5]
    SLICE_X58Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.543 r  U2/clk_temp_i_5__1/O
                         net (fo=3, routed)           0.975     7.518    U2/clk_temp_i_5__1_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I4_O)        0.152     7.670 f  U2/count[0]_i_3/O
                         net (fo=6, routed)           0.488     8.158    U2/count[0]_i_3_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.326     8.484 r  U2/count[0]_i_2__1/O
                         net (fo=1, routed)           0.000     8.484    U2/count[0]_i_2__1_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.016 r  U2/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.016    U2/count_reg[0]_i_1__1_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  U2/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.130    U2/count_reg[4]_i_1__1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  U2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.244    U2/count_reg[8]_i_1__1_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.467 r  U2/count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     9.467    U2/count_reg[12]_i_1__1_n_7
    SLICE_X59Y66         FDCE                                         r  U2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.498    14.845    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y66         FDCE                                         r  U2/count_reg[12]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y66         FDCE (Setup_fdce_C_D)        0.062    15.144    U2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 U2/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.038ns (47.178%)  route 2.282ns (52.822%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.618     5.144    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U2/count_reg[5]/Q
                         net (fo=2, routed)           0.819     6.419    U2/count_reg[5]
    SLICE_X58Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.543 r  U2/clk_temp_i_5__1/O
                         net (fo=3, routed)           0.975     7.518    U2/clk_temp_i_5__1_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I4_O)        0.152     7.670 f  U2/count[0]_i_3/O
                         net (fo=6, routed)           0.488     8.158    U2/count[0]_i_3_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.326     8.484 r  U2/count[0]_i_2__1/O
                         net (fo=1, routed)           0.000     8.484    U2/count[0]_i_2__1_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.016 r  U2/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.016    U2/count_reg[0]_i_1__1_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  U2/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.130    U2/count_reg[4]_i_1__1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.464 r  U2/count_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     9.464    U2/count_reg[8]_i_1__1_n_6
    SLICE_X59Y65         FDCE                                         r  U2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.499    14.846    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y65         FDCE                                         r  U2/count_reg[9]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y65         FDCE (Setup_fdce_C_D)        0.062    15.145    U2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U23/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U23/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.474    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  U23/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U23/count_reg[0]/Q
                         net (fo=3, routed)           0.068     1.706    U23/count_reg[0]
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.835 r  U23/count_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.835    U23/count_reg[0]_i_1__0_n_6
    SLICE_X64Y62         FDCE                                         r  U23/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.858     1.989    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  U23/count_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y62         FDCE (Hold_fdce_C_D)         0.134     1.608    U23/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U11/user_rps_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/led0_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (65.971%)  route 0.128ns (34.029%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.472    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  U11/user_rps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  U11/user_rps_reg[0]/Q
                         net (fo=13, routed)          0.128     1.765    U5/win_count_temp_reg[3][0]
    SLICE_X65Y65         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 r  U5/led0_reg_i_2/O
                         net (fo=1, routed)           0.000     1.850    U12/led0
    SLICE_X65Y65         FDCE                                         r  U12/led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.987    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U12/led0_reg/C
                         clock pessimism             -0.479     1.508    
    SLICE_X65Y65         FDCE (Hold_fdce_C_D)         0.105     1.613    U12/led0_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U3/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.589     1.475    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y61         FDCE                                         r  U3/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U3/count_reg[0]/Q
                         net (fo=3, routed)           0.089     1.705    U3/count_reg[0]
    SLICE_X62Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.829 r  U3/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.829    U3/count_reg[0]_i_1_n_6
    SLICE_X62Y61         FDCE                                         r  U3/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.860     1.991    U3/clk_100Mhz_IBUF_BUFG
    SLICE_X62Y61         FDCE                                         r  U3/count_reg[1]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X62Y61         FDCE (Hold_fdce_C_D)         0.105     1.580    U3/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.472    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U2/count_reg[0]/Q
                         net (fo=7, routed)           0.091     1.705    U2/count_reg[0]
    SLICE_X59Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.829 r  U2/count_reg[0]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.829    U2/count_reg[0]_i_1__1_n_6
    SLICE_X59Y63         FDCE                                         r  U2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.986    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  U2/count_reg[1]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X59Y63         FDCE (Hold_fdce_C_D)         0.105     1.577    U2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U23/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U23/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.328ns (82.808%)  route 0.068ns (17.192%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.474    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  U23/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U23/count_reg[0]/Q
                         net (fo=3, routed)           0.068     1.706    U23/count_reg[0]
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     1.870 r  U23/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.870    U23/count_reg[0]_i_1__0_n_5
    SLICE_X64Y62         FDCE                                         r  U23/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.858     1.989    U23/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  U23/count_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y62         FDCE (Hold_fdce_C_D)         0.134     1.608    U23/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U2/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.472    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y65         FDCE                                         r  U2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U2/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.733    U2/count_reg[11]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  U2/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.841    U2/count_reg[8]_i_1__1_n_4
    SLICE_X59Y65         FDCE                                         r  U2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.985    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y65         FDCE                                         r  U2/count_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X59Y65         FDCE (Hold_fdce_C_D)         0.105     1.577    U2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U12/loss_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/loss_count_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.584     1.470    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  U12/loss_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.164     1.634 f  U12/loss_count_temp_reg[0]/Q
                         net (fo=11, routed)          0.175     1.810    U12/loss_count_temp_reg[0]
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  U12/loss_count_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    U12/loss_count_temp[0]_i_1_n_0
    SLICE_X64Y68         FDCE                                         r  U12/loss_count_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.853     1.984    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  U12/loss_count_temp_reg[0]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X64Y68         FDCE (Hold_fdce_C_D)         0.120     1.590    U12/loss_count_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.472    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  U2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U2/count_reg[3]/Q
                         net (fo=4, routed)           0.120     1.734    U2/count_reg[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  U2/count_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.842    U2/count_reg[0]_i_1__1_n_4
    SLICE_X59Y63         FDCE                                         r  U2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.986    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  U2/count_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X59Y63         FDCE (Hold_fdce_C_D)         0.105     1.577    U2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U2/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.472    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U2/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.734    U2/count_reg[7]
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  U2/count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.842    U2/count_reg[4]_i_1__1_n_4
    SLICE_X59Y64         FDCE                                         r  U2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.986    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U2/count_reg[7]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X59Y64         FDCE (Hold_fdce_C_D)         0.105     1.577    U2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U2/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.472    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y65         FDCE                                         r  U2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U2/count_reg[10]/Q
                         net (fo=2, routed)           0.120     1.734    U2/count_reg[10]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  U2/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.845    U2/count_reg[8]_i_1__1_n_5
    SLICE_X59Y65         FDCE                                         r  U2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.985    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y65         FDCE                                         r  U2/count_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X59Y65         FDCE (Hold_fdce_C_D)         0.105     1.577    U2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65    U11/switch_flag_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y65    U11/switch_previous_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y63    U11/switch_previous_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y63    U11/switch_previous_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66    U11/switch_previous_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y65    U11/switch_previous_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y65    U11/user_rps_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65    U11/user_rps_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65    U11/user_rps_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    U11/switch_flag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    U11/switch_flag_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65    U11/switch_previous_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65    U11/switch_previous_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    U11/switch_previous_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    U11/switch_previous_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    U11/switch_previous_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    U11/switch_previous_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66    U11/switch_previous_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66    U11/switch_previous_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    U11/switch_flag_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    U11/switch_flag_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65    U11/switch_previous_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65    U11/switch_previous_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    U11/switch_previous_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    U11/switch_previous_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    U11/switch_previous_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    U11/switch_previous_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66    U11/switch_previous_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66    U11/switch_previous_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.757ns  (logic 4.704ns (48.206%)  route 5.054ns (51.794%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  U4/count_reg[1]/Q
                         net (fo=30, routed)          1.346     1.765    U4/Q[1]
    SLICE_X64Y73         LUT2 (Prop_lut2_I1_O)        0.325     2.090 f  U4/D0_AN_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.836     2.926    U12/D1_AN_OBUF[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I4_O)        0.328     3.254 r  U12/D1_SEG_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.787     4.041    U11/D1_SEG[5]_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.165 r  U11/D1_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.084     6.250    D1_SEG_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.508     9.757 r  D1_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.757    D1_SEG[5]
    H4                                                                r  D1_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.271ns  (logic 4.727ns (50.984%)  route 4.544ns (49.016%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  U4/count_reg[1]/Q
                         net (fo=30, routed)          1.346     1.765    U4/Q[1]
    SLICE_X64Y73         LUT2 (Prop_lut2_I1_O)        0.325     2.090 f  U4/D0_AN_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.796     2.885    U12/D1_AN_OBUF[0]
    SLICE_X63Y69         LUT6 (Prop_lut6_I0_O)        0.328     3.213 r  U12/D1_SEG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.653     3.866    U11/D1_SEG[4]
    SLICE_X64Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.990 r  U11/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.750     5.740    D1_SEG_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531     9.271 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.271    D1_SEG[4]
    B1                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.886ns  (logic 4.765ns (53.621%)  route 4.121ns (46.379%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U4/count_reg[1]/Q
                         net (fo=30, routed)          1.353     1.772    U12/Q[1]
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.299     2.071 r  U12/D1_SEG_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.071    U12/D1_SEG_OBUF[3]_inst_i_5_n_0
    SLICE_X61Y69         MUXF7 (Prop_muxf7_I1_O)      0.217     2.288 r  U12/D1_SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.818     3.106    U11/D1_SEG[3]
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.299     3.405 r  U11/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.951     5.355    D1_SEG_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.531     8.886 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.886    D1_SEG[3]
    C2                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.820ns  (logic 4.491ns (50.912%)  route 4.330ns (49.088%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  U4/count_reg[1]/Q
                         net (fo=30, routed)          1.346     1.765    U4/Q[1]
    SLICE_X64Y73         LUT2 (Prop_lut2_I0_O)        0.299     2.064 f  U4/D0_AN_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.978     3.042    U12/D1_AN_OBUF[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.166 r  U12/D1_SEG_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.161     3.327    U12/D1_SEG_OBUF[0]_inst_i_4_n_0
    SLICE_X62Y70         LUT3 (Prop_lut3_I2_O)        0.124     3.451 r  U12/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.845     5.296    D1_SEG_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.525     8.820 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.820    D1_SEG[0]
    F4                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.539ns  (logic 4.510ns (52.819%)  route 4.029ns (47.181%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  U4/count_reg[1]/Q
                         net (fo=30, routed)          1.118     1.537    U12/Q[1]
    SLICE_X61Y69         LUT6 (Prop_lut6_I5_O)        0.299     1.836 r  U12/D1_SEG_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.802     2.639    U11/D1_SEG_OBUF[2]_inst_i_1_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     2.763 r  U11/D1_SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.304     3.067    U12/D1_SEG[2]
    SLICE_X64Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.191 r  U12/D1_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.995    D1_SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.544     8.539 r  D1_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.539    D1_SEG[2]
    D2                                                                r  D1_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.478ns  (logic 4.486ns (52.918%)  route 3.992ns (47.082%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  U4/count_reg[1]/Q
                         net (fo=30, routed)          1.200     1.619    U12/Q[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.299     1.918 r  U12/D1_SEG_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.369    U12/D1_SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.493 r  U12/D1_SEG_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.519     3.012    U11/D1_SEG[6]_1
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.136 r  U11/D1_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.822     4.958    D1_SEG_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520     8.478 r  D1_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.478    D1_SEG[6]
    D1                                                                r  D1_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.469ns  (logic 4.258ns (50.280%)  route 4.211ns (49.720%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U4/count_reg[1]/Q
                         net (fo=30, routed)          2.208     2.627    U5/Q[1]
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.299     2.926 r  U5/D0_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.003     4.929    D0_SEG_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540     8.469 r  D0_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.469    D0_SEG[3]
    B7                                                                r  D0_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.331ns  (logic 4.420ns (53.057%)  route 3.911ns (46.943%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U4/count_reg[0]/Q
                         net (fo=29, routed)          0.734     1.190    U4/Q[0]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.148     1.338 r  U4/D1_SEG_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.298     2.636    U12/D1_SEG[1]_1
    SLICE_X62Y68         LUT6 (Prop_lut6_I4_O)        0.328     2.964 r  U12/D1_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.879     4.843    D1_SEG_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488     8.331 r  D1_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.331    D1_SEG[1]
    J3                                                                r  D1_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 4.344ns (52.446%)  route 3.939ns (47.554%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U4/count_reg[0]/Q
                         net (fo=29, routed)          1.232     1.688    U4/Q[0]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.152     1.840 r  U4/D0_AN_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.707     4.547    D1_AN_OBUF[3]
    A8                   OBUF (Prop_obuf_I_O)         3.736     8.283 r  D0_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.283    D0_AN[3]
    A8                                                                r  D0_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 4.238ns (51.330%)  route 4.018ns (48.670%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  U4/count_reg[1]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U4/count_reg[1]/Q
                         net (fo=30, routed)          1.904     2.323    U5/Q[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.299     2.622 r  U5/D0_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.113     4.736    D0_SEG_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520     8.256 r  D0_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.256    D0_SEG[6]
    B5                                                                r  D0_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U22/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U22/delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  U22/delay2_reg/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U22/delay2_reg/Q
                         net (fo=2, routed)           0.131     0.259    U22/delay2
    SLICE_X61Y65         FDCE                                         r  U22/delay3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U21/delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U21/delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE                         0.000     0.000 r  U21/delay1_reg/C
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U21/delay1_reg/Q
                         net (fo=3, routed)           0.124     0.265    U21/delay1_0
    SLICE_X63Y63         FDCE                                         r  U21/delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U19/delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE                         0.000     0.000 r  U19/delay1_reg/C
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U19/delay1_reg/Q
                         net (fo=4, routed)           0.131     0.272    U19/delay1
    SLICE_X63Y63         FDCE                                         r  U19/delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U20/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U20/delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  U20/delay2_reg/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U20/delay2_reg/Q
                         net (fo=2, routed)           0.181     0.322    U20/delay2
    SLICE_X61Y65         FDCE                                         r  U20/delay3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U20/delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U20/delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.953%)  route 0.212ns (60.047%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  U20/delay1_reg/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U20/delay1_reg/Q
                         net (fo=2, routed)           0.212     0.353    U20/delay1
    SLICE_X61Y65         FDCE                                         r  U20/delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U21/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U21/delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.141ns (35.888%)  route 0.252ns (64.112%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE                         0.000     0.000 r  U21/delay2_reg/C
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U21/delay2_reg/Q
                         net (fo=3, routed)           0.252     0.393    U21/delay2_1
    SLICE_X63Y63         FDCE                                         r  U21/delay3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5/rps_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.183ns (45.521%)  route 0.219ns (54.479%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5/rps_temp_reg[0]/Q
                         net (fo=23, routed)          0.219     0.360    U5/comp_rps[0]
    SLICE_X63Y67         LUT4 (Prop_lut4_I1_O)        0.042     0.402 r  U5/rps_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.402    U5/p_0_in[2]
    SLICE_X63Y67         FDCE                                         r  U5/rps_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.183ns (45.376%)  route 0.220ns (54.624%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  U4/count_reg[0]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U4/count_reg[0]/Q
                         net (fo=29, routed)          0.220     0.361    U4/Q[0]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.042     0.403 r  U4/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.403    U4/plusOp[1]
    SLICE_X62Y68         FDCE                                         r  U4/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5/rps_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.925%)  route 0.219ns (54.075%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U5/rps_temp_reg[0]/Q
                         net (fo=23, routed)          0.219     0.360    U5/comp_rps[0]
    SLICE_X63Y67         LUT4 (Prop_lut4_I3_O)        0.045     0.405 r  U5/rps_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    U5/p_0_in[0]
    SLICE_X63Y67         FDCE                                         r  U5/rps_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U19/delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.141ns (34.785%)  route 0.264ns (65.215%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE                         0.000     0.000 r  U19/delay2_reg/C
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U19/delay2_reg/Q
                         net (fo=4, routed)           0.264     0.405    U19/delay2
    SLICE_X63Y63         FDCE                                         r  U19/delay3_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gclk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U12/loss_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.861ns  (logic 4.421ns (49.889%)  route 4.440ns (50.111%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.613     5.139    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  U12/loss_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  U12/loss_count_temp_reg[0]/Q
                         net (fo=11, routed)          1.276     6.933    U12/loss_count_temp_reg[0]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.057 r  U12/D1_SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.762     7.819    U12/D1_SEG_OBUF[4]_inst_i_4_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.943 r  U12/D1_SEG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.653     8.596    U11/D1_SEG[4]
    SLICE_X64Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.720 r  U11/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.750    10.469    D1_SEG_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531    14.000 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.000    D1_SEG[4]
    B1                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.734ns  (logic 4.336ns (49.640%)  route 4.398ns (50.360%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.613     5.139    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y68         FDCE                                         r  U12/tie_count_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U12/tie_count_temp_reg[2]/Q
                         net (fo=9, routed)           0.719     6.314    U12/tie_count_temp_reg[2]
    SLICE_X63Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.438 r  U12/D1_SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.808     7.246    U12/D1_SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.370 r  U12/D1_SEG_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.787     8.157    U11/D1_SEG[5]_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.281 r  U11/D1_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.084    10.365    D1_SEG_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.508    13.873 r  D1_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.873    D1_SEG[5]
    H4                                                                r  D1_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 4.765ns (56.532%)  route 3.664ns (43.468%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.613     5.139    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y68         FDCE                                         r  U12/tie_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  U12/tie_count_temp_reg[1]/Q
                         net (fo=10, routed)          0.896     6.454    U12/tie_count_temp_reg[1]
    SLICE_X61Y69         LUT5 (Prop_lut5_I1_O)        0.299     6.753 r  U12/D1_SEG_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.753    U12/D1_SEG_OBUF[3]_inst_i_5_n_0
    SLICE_X61Y69         MUXF7 (Prop_muxf7_I1_O)      0.217     6.970 r  U12/D1_SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.818     7.787    U11/D1_SEG[3]
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.299     8.086 r  U11/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.951    10.037    D1_SEG_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.531    13.568 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.568    D1_SEG[3]
    C2                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/win_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 4.510ns (54.452%)  route 3.773ns (45.548%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.612     5.138    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y68         FDCE                                         r  U12/win_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  U12/win_count_temp_reg[1]/Q
                         net (fo=10, routed)          0.862     6.419    U12/win_count_temp_reg[1]
    SLICE_X61Y69         LUT6 (Prop_lut6_I1_O)        0.299     6.718 r  U12/D1_SEG_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.802     7.520    U11/D1_SEG_OBUF[2]_inst_i_1_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.644 r  U11/D1_SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.304     7.949    U12/D1_SEG[2]
    SLICE_X64Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.073 r  U12/D1_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.804     9.877    D1_SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.544    13.421 r  D1_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.421    D1_SEG[2]
    D2                                                                r  D1_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/user_rps_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.246ns  (logic 4.353ns (52.787%)  route 3.893ns (47.213%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.617     5.143    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y65         FDSE                                         r  U11/user_rps_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDSE (Prop_fdse_C_Q)         0.456     5.599 r  U11/user_rps_reg[2]/Q
                         net (fo=19, routed)          1.608     7.207    U4/D1_SEG_OBUF[0]_inst_i_4[1]
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.331 r  U4/D1_SEG_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.279     7.610    U12/D1_SEG_OBUF[0]_inst_i_1_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.734 r  U12/D1_SEG_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.161     7.895    U12/D1_SEG_OBUF[0]_inst_i_4_n_0
    SLICE_X62Y70         LUT3 (Prop_lut3_I2_O)        0.124     8.019 r  U12/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.845     9.864    D1_SEG_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.525    13.389 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.389    D1_SEG[0]
    F4                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.142ns  (logic 4.348ns (53.406%)  route 3.794ns (46.594%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.613     5.139    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y68         FDCE                                         r  U12/tie_count_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U12/tie_count_temp_reg[0]/Q
                         net (fo=11, routed)          1.002     6.597    U12/tie_count_temp_reg[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  U12/D1_SEG_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.452     7.172    U12/D1_SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.296 r  U12/D1_SEG_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.519     7.815    U11/D1_SEG[6]_1
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.939 r  U11/D1_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.822     9.761    D1_SEG_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520    13.281 r  D1_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.281    D1_SEG[6]
    D1                                                                r  D1_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/user_rps_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 4.482ns (56.430%)  route 3.461ns (43.570%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.616     5.142    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  U11/user_rps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  U11/user_rps_reg[0]/Q
                         net (fo=13, routed)          0.940     6.600    U11/Q[0]
    SLICE_X62Y67         LUT2 (Prop_lut2_I1_O)        0.150     6.750 r  U11/D1_SEG_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.642     7.392    U12/D1_SEG[1]_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.326     7.718 r  U12/D1_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.879     9.597    D1_SEG_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488    13.085 r  D1_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.085    D1_SEG[1]
    J3                                                                r  D1_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/led0_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 3.976ns (67.578%)  route 1.908ns (32.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.617     5.143    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U12/led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.456     5.599 r  U12/led0_reg/Q
                         net (fo=1, routed)           1.908     7.507    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520    11.027 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.027    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 3.976ns (67.972%)  route 1.873ns (32.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.617     5.143    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U12/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.456     5.599 r  U12/led1_reg/Q
                         net (fo=1, routed)           1.873     7.472    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520    10.992 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.992    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U12/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.362ns (77.017%)  route 0.406ns (22.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.587     1.473    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U12/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U12/led1_reg/Q
                         net (fo=1, routed)           0.406     2.021    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.221     3.242 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.242    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/led0_reg/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.362ns (75.768%)  route 0.436ns (24.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.587     1.473    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U12/led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U12/led0_reg/Q
                         net (fo=1, routed)           0.436     2.050    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.221     3.271 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.271    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.421ns (71.726%)  route 0.560ns (28.274%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.584     1.470    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y68         FDCE                                         r  U12/tie_count_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U12/tie_count_temp_reg[2]/Q
                         net (fo=9, routed)           0.093     1.704    U12/tie_count_temp_reg[2]
    SLICE_X62Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.749 r  U12/D1_SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.058     1.807    U12/D1_SEG_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  U12/D1_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.261    D1_SEG_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.190     3.451 r  D1_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.451    D1_SEG[1]
    J3                                                                r  D1_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/loss_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.431ns (67.964%)  route 0.675ns (32.036%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.582     1.468    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y70         FDCE                                         r  U12/loss_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U12/loss_count_temp_reg[1]/Q
                         net (fo=10, routed)          0.279     1.888    U12/loss_count_temp_reg[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.933 r  U12/D1_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.329    D1_SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         1.245     3.574 r  D1_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.574    D1_SEG[2]
    D2                                                                r  D1_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/user_rps_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.407ns (65.708%)  route 0.734ns (34.292%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.587     1.473    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y65         FDSE                                         r  U11/user_rps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  U11/user_rps_reg[1]/Q
                         net (fo=17, routed)          0.329     1.943    U11/Q[1]
    SLICE_X63Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.988 r  U11/D1_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.394    D1_SEG_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         1.221     3.615 r  D1_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    D1_SEG[6]
    D1                                                                r  D1_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/user_rps_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.417ns (65.427%)  route 0.749ns (34.573%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.587     1.473    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y65         FDSE                                         r  U11/user_rps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  U11/user_rps_reg[1]/Q
                         net (fo=17, routed)          0.357     1.972    U11/Q[1]
    SLICE_X64Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  U11/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.408    D1_SEG_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         1.231     3.640 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.640    D1_SEG[4]
    B1                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/tie_count_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.498ns (67.575%)  route 0.719ns (32.425%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.584     1.470    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y68         FDCE                                         r  U12/tie_count_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  U12/tie_count_temp_reg[1]/Q
                         net (fo=10, routed)          0.260     1.859    U12/tie_count_temp_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I3_O)        0.099     1.958 r  U12/D1_SEG_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.059     2.017    U12/D1_SEG_OBUF[0]_inst_i_4_n_0
    SLICE_X62Y70         LUT3 (Prop_lut3_I2_O)        0.045     2.062 r  U12/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.461    D1_SEG_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.226     3.686 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.686    D1_SEG[0]
    F4                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/user_rps_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.418ns (62.920%)  route 0.835ns (37.080%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.472    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  U11/user_rps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  U11/user_rps_reg[0]/Q
                         net (fo=13, routed)          0.329     1.965    U11/Q[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I2_O)        0.045     2.010 r  U11/D1_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.517    D1_SEG_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         1.209     3.725 r  D1_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.725    D1_SEG[5]
    H4                                                                r  D1_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/user_rps_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.418ns (61.969%)  route 0.870ns (38.031%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.587     1.473    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y65         FDSE                                         r  U11/user_rps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  U11/user_rps_reg[1]/Q
                         net (fo=17, routed)          0.405     2.019    U11/Q[1]
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.045     2.064 r  U11/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.466     2.529    D1_SEG_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         1.232     3.761 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.761    D1_SEG[3]
    C2                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gclk

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/rps_temp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U12/loss_count_temp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 1.196ns (27.507%)  route 3.152ns (72.493%))
  Logic Levels:           4  (FDCE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE                         0.000     0.000 r  U5/rps_temp_reg[2]/C
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  U5/rps_temp_reg[2]/Q
                         net (fo=23, routed)          1.190     1.609    U5/comp_rps[2]
    SLICE_X61Y67         LUT5 (Prop_lut5_I2_O)        0.327     1.936 r  U5/win_count_temp[3]_i_6/O
                         net (fo=3, routed)           0.670     2.605    U5/switch_flag_reg
    SLICE_X62Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.931 r  U5/loss_count_temp[3]_i_3/O
                         net (fo=1, routed)           0.674     3.606    U11/loss_count_temp_reg[3]_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.730 r  U11/loss_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.618     4.348    U12/loss_count_temp_reg[3]_1[0]
    SLICE_X63Y70         FDCE                                         r  U12/loss_count_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.495     4.842    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y70         FDCE                                         r  U12/loss_count_temp_reg[1]/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U12/loss_count_temp_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 1.196ns (27.507%)  route 3.152ns (72.493%))
  Logic Levels:           4  (FDCE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE                         0.000     0.000 r  U5/rps_temp_reg[2]/C
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  U5/rps_temp_reg[2]/Q
                         net (fo=23, routed)          1.190     1.609    U5/comp_rps[2]
    SLICE_X61Y67         LUT5 (Prop_lut5_I2_O)        0.327     1.936 r  U5/win_count_temp[3]_i_6/O
                         net (fo=3, routed)           0.670     2.605    U5/switch_flag_reg
    SLICE_X62Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.931 r  U5/loss_count_temp[3]_i_3/O
                         net (fo=1, routed)           0.674     3.606    U11/loss_count_temp_reg[3]_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.730 r  U11/loss_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.618     4.348    U12/loss_count_temp_reg[3]_1[0]
    SLICE_X63Y70         FDCE                                         r  U12/loss_count_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.495     4.842    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y70         FDCE                                         r  U12/loss_count_temp_reg[2]/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U12/loss_count_temp_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 1.196ns (27.507%)  route 3.152ns (72.493%))
  Logic Levels:           4  (FDCE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE                         0.000     0.000 r  U5/rps_temp_reg[2]/C
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  U5/rps_temp_reg[2]/Q
                         net (fo=23, routed)          1.190     1.609    U5/comp_rps[2]
    SLICE_X61Y67         LUT5 (Prop_lut5_I2_O)        0.327     1.936 r  U5/win_count_temp[3]_i_6/O
                         net (fo=3, routed)           0.670     2.605    U5/switch_flag_reg
    SLICE_X62Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.931 r  U5/loss_count_temp[3]_i_3/O
                         net (fo=1, routed)           0.674     3.606    U11/loss_count_temp_reg[3]_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.730 r  U11/loss_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.618     4.348    U12/loss_count_temp_reg[3]_1[0]
    SLICE_X63Y70         FDCE                                         r  U12/loss_count_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.495     4.842    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y70         FDCE                                         r  U12/loss_count_temp_reg[3]/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U12/loss_count_temp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.262ns  (logic 1.196ns (28.060%)  route 3.066ns (71.940%))
  Logic Levels:           4  (FDCE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE                         0.000     0.000 r  U5/rps_temp_reg[2]/C
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  U5/rps_temp_reg[2]/Q
                         net (fo=23, routed)          1.190     1.609    U5/comp_rps[2]
    SLICE_X61Y67         LUT5 (Prop_lut5_I2_O)        0.327     1.936 r  U5/win_count_temp[3]_i_6/O
                         net (fo=3, routed)           0.670     2.605    U5/switch_flag_reg
    SLICE_X62Y67         LUT6 (Prop_lut6_I2_O)        0.326     2.931 r  U5/loss_count_temp[3]_i_3/O
                         net (fo=1, routed)           0.674     3.606    U11/loss_count_temp_reg[3]_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.730 r  U11/loss_count_temp[3]_i_1/O
                         net (fo=4, routed)           0.533     4.262    U12/loss_count_temp_reg[3]_1[0]
    SLICE_X64Y68         FDCE                                         r  U12/loss_count_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.496     4.843    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  U12/loss_count_temp_reg[0]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[0]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 1.456ns (35.166%)  route 2.685ns (64.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.685     4.142    U2/AR[0]
    SLICE_X59Y63         FDCE                                         f  U2/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.500     4.847    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  U2/count_reg[0]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[1]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 1.456ns (35.166%)  route 2.685ns (64.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.685     4.142    U2/AR[0]
    SLICE_X59Y63         FDCE                                         f  U2/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.500     4.847    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  U2/count_reg[1]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[2]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 1.456ns (35.166%)  route 2.685ns (64.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.685     4.142    U2/AR[0]
    SLICE_X59Y63         FDCE                                         f  U2/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.500     4.847    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  U2/count_reg[2]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[3]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 1.456ns (35.166%)  route 2.685ns (64.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.685     4.142    U2/AR[0]
    SLICE_X59Y63         FDCE                                         f  U2/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.500     4.847    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  U2/count_reg[3]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[4]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.456ns (36.404%)  route 2.544ns (63.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.544     4.001    U2/AR[0]
    SLICE_X59Y64         FDCE                                         f  U2/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.500     4.847    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U2/count_reg[4]/C

Slack:                    inf
  Source:                 reset_main
                            (input port)
  Destination:            U2/count_reg[5]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.456ns (36.404%)  route 2.544ns (63.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_main (IN)
                         net (fo=0)                   0.000     0.000    reset_main
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_main_IBUF_inst/O
                         net (fo=98, routed)          2.544     4.001    U2/AR[0]
    SLICE_X59Y64         FDCE                                         f  U2/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.500     4.847    U2/clk_100Mhz_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  U2/count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U18/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/user_rps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  U18/delay2_reg/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U18/delay2_reg/Q
                         net (fo=5, routed)           0.121     0.262    U18/delay2
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.307 r  U18/user_rps[0]_i_1/O
                         net (fo=1, routed)           0.000     0.307    U11/user_rps_reg[2]_2[0]
    SLICE_X60Y65         FDRE                                         r  U11/user_rps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.985    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  U11/user_rps_reg[0]/C

Slack:                    inf
  Source:                 U18/delay3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/switch_previous_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.546%)  route 0.284ns (60.454%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  U18/delay3_reg/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U18/delay3_reg/Q
                         net (fo=4, routed)           0.088     0.229    U18/delay3
    SLICE_X60Y65         LUT3 (Prop_lut3_I1_O)        0.045     0.274 r  U18/switch_previous[0]_i_1/O
                         net (fo=3, routed)           0.196     0.470    U11/D[0]
    SLICE_X58Y65         FDRE                                         r  U11/switch_previous_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.985    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  U11/switch_previous_reg[0]/C

Slack:                    inf
  Source:                 U19/delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/user_rps_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.231ns (47.187%)  route 0.259ns (52.813%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE                         0.000     0.000 r  U19/delay1_reg/C
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U19/delay1_reg/Q
                         net (fo=4, routed)           0.126     0.267    U19/delay1
    SLICE_X63Y63         LUT3 (Prop_lut3_I0_O)        0.045     0.312 r  U19/switch_previous[1]_i_1/O
                         net (fo=3, routed)           0.132     0.445    U20/D[1]
    SLICE_X63Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.490 r  U20/user_rps[1]_i_1/O
                         net (fo=1, routed)           0.000     0.490    U11/user_rps_reg[2]_2[1]
    SLICE_X63Y65         FDSE                                         r  U11/user_rps_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.987    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y65         FDSE                                         r  U11/user_rps_reg[1]/C

Slack:                    inf
  Source:                 U18/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/switch_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.633%)  route 0.264ns (53.367%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  U18/delay2_reg/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U18/delay2_reg/Q
                         net (fo=5, routed)           0.125     0.266    U18/delay2
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.311 r  U18/switch_flag_i_3/O
                         net (fo=1, routed)           0.139     0.450    U18/switch_flag_i_3_n_0
    SLICE_X63Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.495 r  U18/switch_flag_i_1/O
                         net (fo=1, routed)           0.000     0.495    U11/switch_flag_reg_0
    SLICE_X63Y65         FDRE                                         r  U11/switch_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.987    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  U11/switch_flag_reg/C

Slack:                    inf
  Source:                 U19/delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/switch_previous_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.149%)  route 0.315ns (62.851%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE                         0.000     0.000 r  U19/delay1_reg/C
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U19/delay1_reg/Q
                         net (fo=4, routed)           0.126     0.267    U19/delay1
    SLICE_X63Y63         LUT3 (Prop_lut3_I0_O)        0.045     0.312 r  U19/switch_previous[1]_i_1/O
                         net (fo=3, routed)           0.188     0.501    U11/D[1]
    SLICE_X61Y63         FDRE                                         r  U11/switch_previous_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.986    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  U11/switch_previous_reg[1]/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U12/led1_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.260ns (51.298%)  route 0.247ns (48.702%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE                         0.000     0.000 r  U5/rps_temp_reg[0]/C
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5/rps_temp_reg[0]/Q
                         net (fo=23, routed)          0.247     0.388    U5/comp_rps[0]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.433 r  U5/led1_i_3/O
                         net (fo=1, routed)           0.000     0.433    U5/led1_i_3_n_0
    SLICE_X65Y65         MUXF7 (Prop_muxf7_I1_O)      0.074     0.507 r  U5/led1_reg_i_1/O
                         net (fo=1, routed)           0.000     0.507    U12/led1
    SLICE_X65Y65         FDCE                                         r  U12/led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.987    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U12/led1_reg/C

Slack:                    inf
  Source:                 U22/delay3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/switch_previous_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.226ns (44.502%)  route 0.282ns (55.498%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  U22/delay3_reg/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U22/delay3_reg/Q
                         net (fo=1, routed)           0.086     0.214    U22/delay3
    SLICE_X61Y65         LUT3 (Prop_lut3_I1_O)        0.098     0.312 r  U22/switch_previous[4]_i_1/O
                         net (fo=6, routed)           0.196     0.508    U11/switch_previous_reg[4]_1
    SLICE_X58Y65         FDRE                                         r  U11/switch_previous_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.985    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  U11/switch_previous_reg[4]/C

Slack:                    inf
  Source:                 U5/rps_temp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U12/led0_reg/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.289ns (55.311%)  route 0.234ns (44.689%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE                         0.000     0.000 r  U5/rps_temp_reg[2]/C
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U5/rps_temp_reg[2]/Q
                         net (fo=23, routed)          0.234     0.362    U5/comp_rps[2]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.099     0.461 r  U5/led0_i_5/O
                         net (fo=1, routed)           0.000     0.461    U5/led0_i_5_n_0
    SLICE_X65Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     0.523 r  U5/led0_reg_i_2/O
                         net (fo=1, routed)           0.000     0.523    U12/led0
    SLICE_X65Y65         FDCE                                         r  U12/led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.987    U12/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  U12/led0_reg/C

Slack:                    inf
  Source:                 U20/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/switch_previous_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.097%)  route 0.344ns (64.903%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE                         0.000     0.000 r  U20/delay2_reg/C
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U20/delay2_reg/Q
                         net (fo=2, routed)           0.147     0.288    U20/delay2
    SLICE_X61Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.333 r  U20/switch_previous[2]_i_1/O
                         net (fo=6, routed)           0.197     0.530    U11/switch_previous_reg[2]_0
    SLICE_X61Y63         FDRE                                         r  U11/switch_previous_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.986    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  U11/switch_previous_reg[2]/C

Slack:                    inf
  Source:                 U19/delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/user_rps_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.136%)  route 0.345ns (59.864%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE                         0.000     0.000 r  U19/delay1_reg/C
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U19/delay1_reg/Q
                         net (fo=4, routed)           0.126     0.267    U19/delay1
    SLICE_X63Y63         LUT3 (Prop_lut3_I0_O)        0.045     0.312 r  U19/switch_previous[1]_i_1/O
                         net (fo=3, routed)           0.218     0.531    U22/D[1]
    SLICE_X63Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.576 r  U22/user_rps[2]_i_1/O
                         net (fo=1, routed)           0.000     0.576    U11/user_rps_reg[2]_2[2]
    SLICE_X63Y65         FDSE                                         r  U11/user_rps_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.987    U11/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y65         FDSE                                         r  U11/user_rps_reg[2]/C





