<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="altmemddr_0.sysclk" showClockDomains="1" showResetDomains="0">
  <columns>
   <connections preferredWidth="255" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1746" height="1028" x="75" y="52" />
 <generation synthesis="VHDL" block_symbol_file="0" />
</preferences>
