{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447045109193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447045109205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 22:58:28 2015 " "Processing started: Sun Nov 08 22:58:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447045109205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447045109205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447045109205 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447045109585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavior " "Found design unit 1: register_file-behavior" {  } { { "register_file.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/register_file/register_file.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447045121947 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/register_file/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447045121947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447045121947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_register_file-behavior " "Found design unit 1: testbench_register_file-behavior" {  } { { "testbench_register_file.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/register_file/testbench_register_file.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447045121947 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_register_file " "Found entity 1: testbench_register_file" {  } { { "testbench_register_file.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/register_file/testbench_register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447045121947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447045121947 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "write_reg_addr testbench_register_file.vhd(54) " "VHDL error at testbench_register_file.vhd(54): formal port or parameter \"write_reg_addr\" must have actual or default value" {  } { { "testbench_register_file.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/register_file/testbench_register_file.vhd" 54 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1447045121947 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "write_reg_addr testbench_register_file.vhd(35) " "HDL error at testbench_register_file.vhd(35): see declaration for object \"write_reg_addr\"" {  } { { "testbench_register_file.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/register_file/testbench_register_file.vhd" 35 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447045121947 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447045122057 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 08 22:58:42 2015 " "Processing ended: Sun Nov 08 22:58:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447045122057 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447045122057 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447045122057 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447045122057 ""}
