
---------- Begin Simulation Statistics ----------
final_tick                                14752105000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    331                       # Simulator instruction rate (inst/s)
host_mem_usage                                8091320                       # Number of bytes of host memory used
host_op_rate                                      339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22056.07                       # Real time elapsed on the host
host_tick_rate                                 503173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7306314                       # Number of instructions simulated
sim_ops                                       7487287                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011098                       # Number of seconds simulated
sim_ticks                                 11098015625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.644036                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  247977                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               256588                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                451                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4923                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            259599                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3349                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4045                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              696                       # Number of indirect misses.
system.cpu.branchPred.lookups                  293472                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12740                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          982                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1730716                       # Number of instructions committed
system.cpu.committedOps                       1762105                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.230123                       # CPI: cycles per instruction
system.cpu.discardedOps                         10708                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             952769                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             91643                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           463444                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1853087                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.309586                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.numCycles                          5590425                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1193563     67.74%     67.74% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1527      0.09%     67.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::MemRead                  91258      5.18%     73.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite                475757     27.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1762105                       # Class of committed instruction
system.cpu.quiesceCycles                     12166400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3737338                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          626                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        425920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              153518                       # Transaction distribution
system.membus.trans_dist::ReadResp             157499                       # Transaction distribution
system.membus.trans_dist::WriteReq              59494                       # Transaction distribution
system.membus.trans_dist::WriteResp             59494                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          397                       # Transaction distribution
system.membus.trans_dist::WriteClean               90                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3521                       # Transaction distribution
system.membus.trans_dist::ReadExReq               162                       # Transaction distribution
system.membus.trans_dist::ReadExResp              163                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           416                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       208927                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        208927                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       419618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       427837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       417854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       417854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 856174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       228160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       228160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        66752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        80193                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13370924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13370924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13679277                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            635102                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031852                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  634457     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     645      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              635102                       # Request fanout histogram
system.membus.reqLayer6.occupancy           997543960                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8351625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10190812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1536875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7774375                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          897312650                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           18297500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5905200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1476300                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7381500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1476300                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5905200                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7381500                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7381500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7381500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14763000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       129024                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       129024                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       326930                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       326930                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6574                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        65584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       782338                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       790530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       911908                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3498                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8777                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1049120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12517380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12648452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14493813                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1545795750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             13.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1265897517                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    715538000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       229376                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       102400                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5905200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      8857800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5905200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20668199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     11810400                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      8857800                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     20668199                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5905200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     20668199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     14763000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     41336399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      8857800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     20668199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       29525999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      8857800                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3045590                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      11903389                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      8857800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     29525999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3045590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      41429388                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       153119                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       153119                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        55808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        55808                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        24600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       387074                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       417854                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       786976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12386308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13370924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       248626                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       248626    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       248626                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    523246500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    821386000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     17532160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     18121984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       524288                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       459296                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       983584                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4383040                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4401472                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       131072                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        14360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       145432                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1579756291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     41336399                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11810400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1632903089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47241599                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     41385417                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     88627015                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1626997890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     82721815                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11810400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1721530105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17694724                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3014656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20905988                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10420224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9502724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19922948                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4423681                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4524033                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2605056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       296961                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2902017                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5905200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5905200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1594404315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    271639192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5905200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1883759107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    938926773                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    856254336                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1795181109                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5905200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5905200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2533331088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1127893528                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5905200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3678940216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     17532504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1476300                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     19008804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      7381500                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5905200                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     13286700                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     24914003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      7381500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     32295503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     22888416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5905200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     28793616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5905200                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     11810400                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     17715599                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     28793616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     11810400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5905200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     46509215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       228224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       229696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       228224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       228224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3566                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3589                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20564397                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       132636                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20697033                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20564397                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20564397                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20564397                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       132636                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20697033                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       328224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9371652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          35520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9834732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        31168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3602880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       146433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              153674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          487                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56295                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5905200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29575017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    844443936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3045590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3200572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             886170315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2808430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     41336399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1476300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    271639192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5905200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1476300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            324641821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2808430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5905200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     70911416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1476300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1116083129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5905200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1476300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3045590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3200572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1210812136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     12300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    193267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253804250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           96                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           96                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              277057                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              60051                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      153674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56295                       # Number of write requests accepted
system.mem_ctrls.readBursts                    153674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56295                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    289                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3508                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4967800775                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  766925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8994157025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32387.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58637.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        88                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   142961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52204                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                153671                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56295                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  134355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    179                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.060589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.388698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.256146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          507      3.49%      3.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          399      2.75%      6.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          256      1.76%      8.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          243      1.67%      9.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          239      1.65%     11.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          278      1.91%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          205      1.41%     14.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          193      1.33%     15.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12204     84.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           96                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1597.791667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1840.908208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            45     46.88%     46.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      1.04%     47.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      2.08%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            6      6.25%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.04%     57.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      2.08%     59.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      7.29%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      1.04%     67.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           17     17.71%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      2.08%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      7.29%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      5.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            96                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           96                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     586.447917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    287.987632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    463.701262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             13     13.54%     13.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      4.17%     17.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      9.38%     27.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      8.33%     35.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      1.04%     36.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      1.04%     37.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      2.08%     39.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      5.21%     44.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      1.04%     45.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      2.08%     47.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      1.04%     48.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      4.17%     53.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           45     46.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            96                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9816640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3603136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9834732                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3602880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       884.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       324.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    886.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    324.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11097873125                       # Total gap between requests
system.mem_ctrls.avgGap                      52854.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       328224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9354372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        35328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3014656                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5812931.084245071746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29575016.930109970272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 842886901.233750939369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3045589.512764810119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3183271.784229443874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2923765.932254217565                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 41336398.821298286319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1476299.957903510192                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 271639192.254245877266                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5905199.831614040770                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1384031.210534540936                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       146433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          487                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58835530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    296260195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8568343385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     45599665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     25118250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22437709630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33587078750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   8132472375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 134757149375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1334321500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     44136125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57456.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57728.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58513.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     86037.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45258.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46073325.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4685697.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  31767470.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2860843.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1303048.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    172406.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7727971390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    600390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2770553610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21005943.370166                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    114250067.529683                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        40375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545270000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7147953500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7604151500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       855777                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           855777                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       855777                       # number of overall hits
system.cpu.icache.overall_hits::total          855777                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3566                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3566                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3566                       # number of overall misses
system.cpu.icache.overall_misses::total          3566                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    155564375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155564375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    155564375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155564375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       859343                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       859343                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       859343                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       859343                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004150                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004150                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004150                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004150                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43624.333988                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43624.333988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43624.333988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43624.333988                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3566                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3566                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3566                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3566                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150038000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004150                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004150                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004150                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004150                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42074.593382                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42074.593382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42074.593382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42074.593382                       # average overall mshr miss latency
system.cpu.icache.replacements                   3352                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       855777                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          855777                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3566                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3566                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155564375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155564375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       859343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       859343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43624.333988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43624.333988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42074.593382                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42074.593382                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.248056                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1175789                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            350.772375                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.248056                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.861813                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.861813                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1722251                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1722251                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       144866                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           144866                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       144866                       # number of overall hits
system.cpu.dcache.overall_hits::total          144866                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          732                       # number of overall misses
system.cpu.dcache.overall_misses::total           732                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     57557250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     57557250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     57557250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     57557250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       145598                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       145598                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       145598                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       145598                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005028                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005028                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005028                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78630.122951                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78630.122951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78630.122951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78630.122951                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          397                       # number of writebacks
system.cpu.dcache.writebacks::total               397                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          154                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          578                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          578                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          578                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          578                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     44443500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     44443500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     44443500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     44443500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8642000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8642000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003970                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003970                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003970                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003970                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76891.868512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76891.868512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76891.868512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76891.868512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.544676                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.544676                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    566                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32541625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32541625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76568.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76568.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          399                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          399                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31322125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31322125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8642000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8642000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75293.569712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75293.569712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21659.147870                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21659.147870                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        53482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          53482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25015625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25015625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        53789                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        53789                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81484.120521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81484.120521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3686                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3686                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13121375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13121375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80996.141975                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80996.141975                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       208927                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       208927                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2184204125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2184204125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.388973                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.388973                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        35419                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        35419                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       173508                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       173508                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2105911710                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2105911710                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12137.260011                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12137.260011                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           468.048082                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               11749                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.910061                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   468.048082                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.914156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.914156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2254387                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2254387                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14752105000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14752167500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    331                       # Simulator instruction rate (inst/s)
host_mem_usage                                8091320                       # Number of bytes of host memory used
host_op_rate                                      339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22056.17                       # Real time elapsed on the host
host_tick_rate                                 503173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7306323                       # Number of instructions simulated
sim_ops                                       7487302                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011098                       # Number of seconds simulated
sim_ticks                                 11098078125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.643296                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  247978                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               256591                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                452                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4925                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            259600                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3349                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4046                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              697                       # Number of indirect misses.
system.cpu.branchPred.lookups                  293478                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12743                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          982                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1730725                       # Number of instructions committed
system.cpu.committedOps                       1762120                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.230164                       # CPI: cycles per instruction
system.cpu.discardedOps                         10713                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             952783                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             91644                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           463445                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1853143                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.309582                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.numCycles                          5590525                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1193571     67.73%     67.74% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1527      0.09%     67.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::MemRead                  91264      5.18%     73.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite                475757     27.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1762120                       # Class of committed instruction
system.cpu.quiesceCycles                     12166400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3737382                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          626                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        425921                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              153518                       # Transaction distribution
system.membus.trans_dist::ReadResp             157500                       # Transaction distribution
system.membus.trans_dist::WriteReq              59494                       # Transaction distribution
system.membus.trans_dist::WriteResp             59494                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          397                       # Transaction distribution
system.membus.trans_dist::WriteClean               90                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3522                       # Transaction distribution
system.membus.trans_dist::ReadExReq               162                       # Transaction distribution
system.membus.trans_dist::ReadExResp              163                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           416                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       208927                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        208927                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       419618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       427837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       417854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       417854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 856176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       228224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       228224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        66752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        80193                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13370924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13370924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13679341                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            635102                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031852                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  634457     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     645      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              635102                       # Request fanout histogram
system.membus.reqLayer6.occupancy           997543960                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8351625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10192187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1536875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7774375                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          897312650                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           18302500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5905167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1476292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7381458                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1476292                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5905167                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7381458                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7381458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7381458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14762916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       129024                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       129024                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       326930                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       326930                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6574                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57392                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        65584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       782338                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       790530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       911908                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3498                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8777                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1049120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12517380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12648452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14493813                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1545795750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             13.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1265897517                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    715538000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       229376                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       102400                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5905167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      8857750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5905167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20668083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     11810333                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      8857750                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     20668083                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5905167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     20668083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     14762916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     41336166                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      8857750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     20668083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       29525833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      8857750                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3045572                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      11903322                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      8857750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     29525833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3045572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      41429155                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       153119                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       153119                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        55808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        55808                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        24600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       387074                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       417854                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       786976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12386308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13370924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       248626                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       248626    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       248626                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    523246500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    821386000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     17532160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     18121984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       524288                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       459296                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       983584                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4383040                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4401472                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       131072                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        14360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       145432                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1579747394                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     41336166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11810333                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1632893894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47241333                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     41385184                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     88626516                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1626988727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     82721350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11810333                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1721520410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17694724                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3014656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20905988                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10420224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9502724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19922948                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4423681                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4524033                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2605056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       296961                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2902017                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5905167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5905167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1594395336                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    271637662                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5905167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1883748498                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    938921486                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    856249514                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1795170999                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5905167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5905167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2533316821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1127887176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5905167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3678919498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     17532405                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1476292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     19008697                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      7381458                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5905167                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     13286625                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     24913863                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      7381458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     32295321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     22888287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5905167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     28793454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5905167                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     11810333                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     17715500                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     28793454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     11810333                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5905167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     46508954                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       228224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       229696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       228224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       228224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3566                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3589                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20564281                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       132636                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20696917                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20564281                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20564281                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20564281                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       132636                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20696917                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       328224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9371652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          35520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9834732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        31168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3602880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       146433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              153674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          487                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56295                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5905167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29574850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    844439181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3045572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3200554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             886165324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2808414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     41336166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1476292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    271637662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5905167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1476292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            324639993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2808414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5905167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     70911016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1476292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1116076843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5905167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1476292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3045572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3200554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1210805317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     12300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    193267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253804250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           96                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           96                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              277057                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              60051                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      153674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56295                       # Number of write requests accepted
system.mem_ctrls.readBursts                    153674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56295                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    289                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3508                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4967800775                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  766925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8994157025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32387.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58637.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        88                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   142961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52204                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                153671                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56295                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  134355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    179                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.060589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.388698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.256146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          507      3.49%      3.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          399      2.75%      6.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          256      1.76%      8.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          243      1.67%      9.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          239      1.65%     11.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          278      1.91%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          205      1.41%     14.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          193      1.33%     15.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12204     84.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           96                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1597.791667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1840.908208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            45     46.88%     46.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      1.04%     47.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      2.08%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            6      6.25%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.04%     57.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      2.08%     59.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      7.29%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      1.04%     67.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           17     17.71%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      2.08%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      7.29%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      5.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            96                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           96                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     586.447917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    287.987632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    463.701262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             13     13.54%     13.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      4.17%     17.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      9.38%     27.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      8.33%     35.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      1.04%     36.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      1.04%     37.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      2.08%     39.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      5.21%     44.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      1.04%     45.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      2.08%     47.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      1.04%     48.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      4.17%     53.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           45     46.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            96                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9816640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3603136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9834732                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3602880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       884.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       324.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    886.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    324.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11097873125                       # Total gap between requests
system.mem_ctrls.avgGap                      52854.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       328224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9354372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        35328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3014656                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5812898.348109258339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29574850.375276122242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 842882154.427075624466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3045572.361205557827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3183253.857297927141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2923749.466757335234                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 41336166.030999168754                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1476291.643964256160                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 271637662.489423096180                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5905166.575857024640                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1384023.416216490092                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       146433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          487                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58835530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    296260195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8568343385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     45599665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     25118250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22437709630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33587078750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   8132472375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 134757149375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1334321500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     44136125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57456.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57728.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58513.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     86037.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45258.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46073325.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4685697.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  31767470.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2860843.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1303048.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    172406.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7727971390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    600390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2770616110                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21005943.370166                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    114250067.529683                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        40375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545270000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7148016000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7604151500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       855791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           855791                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       855791                       # number of overall hits
system.cpu.icache.overall_hits::total          855791                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3566                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3566                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3566                       # number of overall misses
system.cpu.icache.overall_misses::total          3566                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    155607500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155607500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    155607500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155607500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       859357                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       859357                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       859357                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       859357                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004150                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004150                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004150                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004150                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43636.427370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43636.427370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43636.427370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43636.427370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3566                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3566                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3566                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3566                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150079500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150079500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150079500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150079500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004150                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004150                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004150                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004150                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42086.231071                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42086.231071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42086.231071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42086.231071                       # average overall mshr miss latency
system.cpu.icache.replacements                   3353                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       855791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          855791                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3566                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3566                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155607500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155607500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       859357                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       859357                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43636.427370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43636.427370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150079500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150079500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42086.231071                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42086.231071                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.248161                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2457577                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            644.525833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.248161                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.861813                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.861813                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1722280                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1722280                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       144873                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           144873                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       144873                       # number of overall hits
system.cpu.dcache.overall_hits::total          144873                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          732                       # number of overall misses
system.cpu.dcache.overall_misses::total           732                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     57557250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     57557250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     57557250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     57557250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       145605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       145605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       145605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       145605                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005027                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005027                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005027                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005027                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78630.122951                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78630.122951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78630.122951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78630.122951                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          397                       # number of writebacks
system.cpu.dcache.writebacks::total               397                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          154                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          578                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          578                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          578                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          578                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     44443500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     44443500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     44443500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     44443500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8642000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8642000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003970                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003970                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003970                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003970                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76891.868512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76891.868512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76891.868512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76891.868512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.544676                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.544676                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    566                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32541625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32541625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76568.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76568.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          399                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          399                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31322125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31322125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8642000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8642000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75293.569712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75293.569712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21659.147870                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21659.147870                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        53482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          53482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25015625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25015625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        53789                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        53789                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81484.120521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81484.120521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3686                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3686                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13121375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13121375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80996.141975                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80996.141975                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       208927                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       208927                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2184204125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2184204125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.388973                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.388973                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        35419                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        35419                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       173508                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       173508                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2105911710                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2105911710                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12137.260011                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12137.260011                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           468.047896                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              149038                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1091                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            136.606783                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   468.047896                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.914156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.914156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2254415                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2254415                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14752167500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
