<def f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='127' ll='129' type='const llvm::BitVector &amp; llvm::rdf::PhysicalRegisterInfo::getMaskUnits(RegisterId MaskId) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='242' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='255' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='270' u='c' c='_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE'/>
