
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012512                       # Number of seconds simulated (Second)
simTicks                                  12511946520                       # Number of ticks simulated (Tick)
finalTick                                 12511946520                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    148.37                       # Real time elapsed on the host (Second)
hostTickRate                                 84327285                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8626168                       # Number of bytes of host memory used (Byte)
simInsts                                     30539310                       # Number of instructions simulated (Count)
simOps                                       30539345                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   205827                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     205827                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data      9448538                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total      9448538                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data      9448538                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total      9448538                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data       215607                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total       215607                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data       215607                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total       215607                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data   1696275215                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total   1696275215                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data   1696275215                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total   1696275215                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data      9664145                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total      9664145                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data      9664145                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total      9664145                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.022310                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.022310                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.022310                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.022310                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data  7867.440366                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total  7867.440366                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data  7867.440366                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total  7867.440366                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets        20953                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets         1121                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets    18.691347                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks       251101                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total       251101                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data        56735                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total        56735                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data        56735                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total        56735                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data       158872                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total       158872                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher       101949                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data       158872                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total       260821                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data   1283186747                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total   1283186747                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    474099209                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data   1283186747                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total   1757285956                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.016439                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.016439                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.016439                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.026989                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data  8076.859025                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total  8076.859025                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  4650.356639                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data  8076.859025                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total  6737.517132                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements       259354                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher       101949                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total       101949                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    474099209                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total    474099209                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  4650.356639                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total  4650.356639                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::processor.cores0.core.data           39                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::total           39                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::processor.cores0.core.data            5                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::total            5                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::processor.cores0.core.data       463920                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::total       463920                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::processor.cores0.core.data           44                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::total           44                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::processor.cores0.core.data     0.113636                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::total     0.113636                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::processor.cores0.core.data        92784                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::total        92784                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::processor.cores0.core.data            3                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::total            3                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::processor.cores0.core.data            2                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::processor.cores0.core.data        86620                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::total        86620                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::processor.cores0.core.data     0.045455                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::total     0.045455                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::processor.cores0.core.data        43310                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::total        43310                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data      6184903                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total      6184903                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data        90085                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total        90085                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data    485162370                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total    485162370                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data      6274988                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total      6274988                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.014356                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.014356                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data  5385.606594                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total  5385.606594                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data        41332                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total        41332                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data        48753                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total        48753                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data    282811420                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total    282811420                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.007769                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.007769                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data  5800.902919                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total  5800.902919                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::processor.cores0.core.data           32                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::total           32                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.misses::processor.cores0.core.data            3                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.misses::total            3                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missLatency::processor.cores0.core.data        17490                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missLatency::total        17490                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::processor.cores0.core.data           35                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::total           35                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missRate::processor.cores0.core.data     0.085714                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missRate::total     0.085714                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMissLatency::processor.cores0.core.data         5830                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMissLatency::total         5830                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMisses::processor.cores0.core.data            3                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMisses::total            3                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissLatency::processor.cores0.core.data        16060                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissLatency::total        16060                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissRate::processor.cores0.core.data     0.085714                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissRate::total     0.085714                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMshrMissLatency::processor.cores0.core.data  5353.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMshrMissLatency::total  5353.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.hits::processor.cores0.core.data           45                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.hits::total           45                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::processor.cores0.core.data            1                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::total            1                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::processor.cores0.core.data        48190                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::total        48190                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::processor.cores0.core.data           46                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::total           46                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::processor.cores0.core.data     0.021739                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::total     0.021739                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::processor.cores0.core.data        48190                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::total        48190                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::processor.cores0.core.data            1                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::processor.cores0.core.data        47720                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::total        47720                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::processor.cores0.core.data     0.021739                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::total     0.021739                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::processor.cores0.core.data        47720                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::total        47720                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data      3263635                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total      3263635                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data       125522                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total       125522                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data   1211112845                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total   1211112845                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data      3389157                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total      3389157                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.037036                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.037036                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data  9648.610164                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total  9648.610164                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data        15403                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total        15403                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data       110119                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total       110119                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data   1000375327                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total   1000375327                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.032492                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.032492                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data  9084.493384                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total  9084.493384                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l1dcaches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses       158872                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued       181392                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused          903                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful       108950                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss         8040                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.600633                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.406800                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache        49818                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR        29625                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate        79443                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified       271223                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit        66848                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand          528                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage        16997                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage          881                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   508.178518                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs      9716790                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs       259866                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs    37.391540                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       183020                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   219.009868                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   289.168650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.427754                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.564783                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.992536                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022          305                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          207                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::1          301                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0           50                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1          157                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.595703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.404297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses     77574026                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses     77574026                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst      3284168                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total      3284168                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst      3284168                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total      3284168                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst          812                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total          812                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst          812                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total          812                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst     43386800                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total     43386800                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst     43386800                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total     43386800                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst      3284980                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total      3284980                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst      3284980                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total      3284980                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.000247                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.000247                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.000247                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.000247                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 53432.019704                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 53432.019704                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 53432.019704                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 53432.019704                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            6                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets            6                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst          187                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total          187                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst          187                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total          187                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst          625                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total          625                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst          625                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total          625                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst     35831900                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total     35831900                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst     35831900                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total     35831900                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.000190                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.000190                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.000190                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.000190                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 57331.040000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 57331.040000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 57331.040000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 57331.040000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements          121                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst      3284168                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total      3284168                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst          812                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total          812                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst     43386800                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total     43386800                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst      3284980                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total      3284980                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.000247                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.000247                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 53432.019704                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 53432.019704                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst          187                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total          187                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst          625                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total          625                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst     35831900                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total     35831900                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.000190                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.000190                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 57331.040000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 57331.040000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l1icaches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses          625                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   384.167998                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs      3284793                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs          625                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs  5255.668800                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        67280                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   384.167998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.750328                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.750328                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          504                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0           93                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1          126                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::3           19                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::4          265                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses     26280465                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses     26280465                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.transDist::ReadResp       151329                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WritebackDirty       268140                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::CleanEvict         9213                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::HardPFReq         2905                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeReq          321                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::SCUpgradeReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeResp          324                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExReq       108997                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExResp       108997                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadSharedReq       151329                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateReq         1343                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateResp         1343                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port         1371                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port       782090                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount::total       783461                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port        40000                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port     32691328                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize::total     32731328                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.snoops           20783                       # Total snoops (Count)
board.cache_hierarchy.l2buses0.snoopTraffic      1090496                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses0.snoopFanout::samples       282795                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::mean     0.002253                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::stdev     0.047407                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::0       282158     99.77%     99.77% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::1          637      0.23%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::total       282795                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.occupancy     23474619                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer0.occupancy        40450                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer1.occupancy     16165310                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.snoop_filter.totRequests       521505                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleRequests       261014                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.totSnoops          637                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleSnoops          637                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoops               0                       # Total snoops (Count)
board.cache_hierarchy.l2buses1.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses1.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::3            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::4            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses1.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches0.demandHits::cache_hierarchy.l1dcaches0.prefetcher        92061                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.data       144233                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::total       236294                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.overallHits::cache_hierarchy.l1dcaches0.prefetcher        92061                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.data       144233                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::total       236294                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.demandMisses::cache_hierarchy.l1dcaches0.prefetcher         9888                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.inst          625                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.data        13519                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::total        24032                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::cache_hierarchy.l1dcaches0.prefetcher         9888                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.inst          625                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.data        13519                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::total        24032                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher    201980436                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.inst     34151490                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.data    459456650                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::total    695588576                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher    201980436                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.inst     34151490                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.data    459456650                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::total    695588576                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher       101949                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.inst          625                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.data       157752                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::total       260326                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher       101949                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.inst          625                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.data       157752                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::total       260326                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.096990                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.data     0.085698                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::total     0.092315                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.096990                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.data     0.085698                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::total     0.092315                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 20426.824029                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.inst 54642.384000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.data 33985.993787                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::total 28944.264980                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 20426.824029                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.inst 54642.384000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.data 33985.993787                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::total 28944.264980                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.writebacks::writebacks        17039                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.writebacks::total        17039                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher           74                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::total           74                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher           74                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::total           74                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         9814                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.inst          625                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.data        13519                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::total        23958                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         9814                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher         1774                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.inst          625                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.data        13519                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::total        25732                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    195314332                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.inst     33854440                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.data    453016830                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::total    682185602                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    195314332                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher     37675408                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.inst     33854440                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.data    453016830                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::total    719861010                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.096264                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.data     0.085698                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::total     0.092031                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.096264                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.data     0.085698                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::total     0.098845                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 19901.603016                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.inst 54167.104000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.data 33509.640506                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::total 28474.229986                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 19901.603016                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 21237.546787                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.inst 54167.104000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.data 33509.640506                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::total 27975.322944                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.replacements        17878                       # number of replacements (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::writebacks          110                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::total          110                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher         1774                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::total         1774                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher     37675408                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::total     37675408                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 21237.546787                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::total 21237.546787                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.hits::processor.cores0.core.data         1184                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.hits::total         1184                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.misses::processor.cores0.core.data          159                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.misses::total          159                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.missLatency::processor.cores0.core.data       294000                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.missLatency::total       294000                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::processor.cores0.core.data         1343                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::total         1343                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.missRate::processor.cores0.core.data     0.118392                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.missRate::total     0.118392                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.avgMissLatency::processor.cores0.core.data  1849.056604                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.avgMissLatency::total  1849.056604                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.mshrHits::processor.cores0.core.data            1                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrHits::total            1                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMisses::processor.cores0.core.data          158                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMisses::total          158                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissLatency::processor.cores0.core.data       882160                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissLatency::total       882160                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissRate::processor.cores0.core.data     0.117647                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissRate::total     0.117647                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.avgMshrMissLatency::processor.cores0.core.data  5583.291139                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.avgMshrMissLatency::total  5583.291139                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.hits::processor.cores0.core.data        97400                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.hits::total        97400                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::processor.cores0.core.data        11597                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::total        11597                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::processor.cores0.core.data    433900050                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::total    433900050                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::processor.cores0.core.data       108997                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::total       108997                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::processor.cores0.core.data     0.106397                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::total     0.106397                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::processor.cores0.core.data 37414.852979                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::total 37414.852979                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::processor.cores0.core.data        11597                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::total        11597                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::processor.cores0.core.data    428375310                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::total    428375310                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::processor.cores0.core.data     0.106397                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::total     0.106397                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 36938.459084                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::total 36938.459084                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher        92061                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.data        46833                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::total       138894                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher         9888                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.inst          625                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.data         1922                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::total        12435                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher    201980436                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.inst     34151490                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.data     25556600                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::total    261688526                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher       101949                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.inst          625                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.data        48755                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::total       151329                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.096990                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.data     0.039422                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::total     0.082172                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 20426.824029                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 54642.384000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.data 13296.878252                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::total 21044.513550                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher           74                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::total           74                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         9814                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.inst          625                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.data         1922                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::total        12361                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    195314332                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     33854440                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     24641520                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::total    253810292                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.096264                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.039422                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::total     0.081683                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 19901.603016                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 54167.104000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 12820.770031                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::total 20533.152010                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeReq.hits::processor.cores0.core.data            3                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.hits::total            3                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.accesses::processor.cores0.core.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.hits::processor.cores0.core.data          321                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.hits::total          321                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::processor.cores0.core.data          321                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::total          321                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::writebacks       251101                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::total       251101                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::writebacks       251101                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::total       251101                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l2caches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l2caches0.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.prefetcher.demandMshrMisses        23958                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIssued         2399                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUnused           26                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUseful         1630                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches0.prefetcher.accuracy     0.679450                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.coverage     0.063702                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInCache          381                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInMSHR          244                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfLate          625                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIdentified         2871                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfBufferHit          198                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedDemand          170                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfSpanPage          381                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.tags.tagsInUse  6078.779622                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches0.tags.totalRefs       522869                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.sampledRefs        27255                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.avgRefs    19.184333                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches0.tags.warmupTick        66780                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches0.tags.occupancies::writebacks    61.604110                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher  1603.903798                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l2caches0.prefetcher   341.105924                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.inst   155.278156                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.data  3916.887635                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::writebacks     0.007520                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.195789                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.041639                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.inst     0.018955                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.data     0.478136                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::total     0.742039                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1022         2013                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1024         6179                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::1           30                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::2          188                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::3          849                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::4          934                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::0          140                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::1          400                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::2          840                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::3         3930                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::4          869                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1022     0.245728                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1024     0.754272                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.tagAccesses      4198999                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches0.tags.dataAccesses      4198999                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2caches1.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.transDist::ReadResp        14105                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::WritebackDirty        17039                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::CleanEvict          342                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::HardPFReq           49                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExReq        11597                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExResp        11597                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadSharedReq        14105                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::InvalidateReq          158                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::InvalidateResp          158                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port        69101                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktCount::total        69101                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port      2735424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.pktSize::total      2735424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.snoops                 49                       # Total snoops (Count)
board.cache_hierarchy.l3bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3bus.snoopFanout::samples        25909                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::0        25909    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::total        25909                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.reqLayer0.occupancy      1673392                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer0.occupancy      1645460                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.snoop_filter.totRequests        43241                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleRequests        17381                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher         7849                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l2caches0.prefetcher         1292                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.inst            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.data         7223                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::total        16365                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher         7849                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l2caches0.prefetcher         1292                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.inst            1                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.data         7223                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::total        16365                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher         1965                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l2caches0.prefetcher          452                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.inst          624                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.data         6296                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::total         9337                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher         1965                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l2caches0.prefetcher          452                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.inst          624                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.data         6296                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::total         9337                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher    124049105                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l2caches0.prefetcher     30224683                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.inst     32227750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.data    377129370                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::total    563630908                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher    124049105                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l2caches0.prefetcher     30224683                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.inst     32227750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.data    377129370                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::total    563630908                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher         9814                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l2caches0.prefetcher         1744                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.inst          625                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.data        13519                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::total        25702                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher         9814                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l2caches0.prefetcher         1744                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.inst          625                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.data        13519                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::total        25702                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.200224                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l2caches0.prefetcher     0.259174                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.inst     0.998400                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.data     0.465715                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::total     0.363279                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.200224                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l2caches0.prefetcher     0.259174                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.inst     0.998400                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.data     0.465715                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::total     0.363279                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 63129.315522                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 66868.767699                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.inst 51647.035256                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.data 59899.836404                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::total 60365.310914                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 63129.315522                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 66868.767699                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.inst 51647.035256                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.data 59899.836404                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::total 60365.310914                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l2caches0.prefetcher            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::total            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l2caches0.prefetcher            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::total            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1965                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l2caches0.prefetcher          450                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.inst          624                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.data         6296                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::total         9335                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1965                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher          450                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l3cache.prefetcher           28                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.inst          624                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.data         6296                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::total         9363                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    123510415                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l2caches0.prefetcher     30039255                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.inst     32061270                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.data    375435740                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::total    561046680                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    123510415                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher     30039255                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l3cache.prefetcher      2831470                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.inst     32061270                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.data    375435740                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::total    563878150                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.200224                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.258028                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.inst     0.998400                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.data     0.465715                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::total     0.363201                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.200224                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.258028                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.inst     0.998400                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.data     0.465715                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::total     0.364291                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 62855.173028                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 66753.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.inst 51380.240385                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.data 59630.835451                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::total 60101.411891                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 62855.173028                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 66753.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 101123.928571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.inst 51380.240385                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.data 59630.835451                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::total 60224.089501                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::cache_hierarchy.l3cache.prefetcher           28                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::total           28                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::cache_hierarchy.l3cache.prefetcher      2831470                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::total      2831470                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 101123.928571                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::total 101123.928571                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.hits::processor.cores0.core.data          147                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.hits::total          147                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::processor.cores0.core.data           11                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::total           11                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::processor.cores0.core.data          158                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::total          158                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::processor.cores0.core.data     0.069620                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::total     0.069620                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::processor.cores0.core.data           11                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::total           11                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::processor.cores0.core.data        32050                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::total        32050                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::processor.cores0.core.data     0.069620                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::total     0.069620                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::processor.cores0.core.data  2913.636364                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::total  2913.636364                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.hits::processor.cores0.core.data         5449                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.hits::total         5449                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::processor.cores0.core.data         6148                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::total         6148                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::processor.cores0.core.data    367552330                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::total    367552330                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.accesses::processor.cores0.core.data        11597                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.accesses::total        11597                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.missRate::processor.cores0.core.data     0.530137                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.missRate::total     0.530137                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::processor.cores0.core.data 59784.048471                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::total 59784.048471                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::processor.cores0.core.data         6148                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::total         6148                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::processor.cores0.core.data    365898640                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::total    365898640                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.530137                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::total     0.530137                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 59515.068315                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::total 59515.068315                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher         7849                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l2caches0.prefetcher         1292                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.inst            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.data         1774                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::total        10916                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher         1965                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l2caches0.prefetcher          452                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.inst          624                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.data          148                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::total         3189                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher    124049105                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2caches0.prefetcher     30224683                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.inst     32227750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.data      9577040                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::total    196078578                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher         9814                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l2caches0.prefetcher         1744                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.inst          625                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.data         1922                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::total        14105                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.200224                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l2caches0.prefetcher     0.259174                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.998400                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.data     0.077003                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::total     0.226090                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 63129.315522                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2caches0.prefetcher 66868.767699                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 51647.035256                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 64709.729730                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::total 61485.913452                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2caches0.prefetcher            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::total            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1965                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher          450                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          624                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          148                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::total         3187                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    123510415                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher     30039255                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     32061270                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data      9537100                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::total    195148040                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.200224                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.258028                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.998400                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.077003                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::total     0.225948                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 62855.173028                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 66753.900000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 51380.240385                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 64439.864865                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::total 61232.519611                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.WritebackDirty.hits::writebacks        17039                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.hits::total        17039                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::writebacks        17039                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::total        17039                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l3cache.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.prefetcher.demandMshrMisses         9335                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIssued           39                       # number of hwpf issued (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUseful           18                       # number of useful prefetch (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l3cache.prefetcher.accuracy     0.461538                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.coverage     0.001925                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInCache            3                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInMSHR            8                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l3cache.prefetcher.pfLate           11                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIdentified           47                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l3cache.prefetcher.pfBufferHit            4                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l3cache.prefetcher.pfSpanPage           13                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.tags.tagsInUse  6606.689298                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3cache.tags.totalRefs        43256                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.sampledRefs         9513                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.avgRefs     4.547041                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3cache.tags.warmupTick        66460                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3cache.tags.occupancies::writebacks    10.372370                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher  1553.227565                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l2caches0.prefetcher   362.164257                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l3cache.prefetcher    21.796890                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.inst   396.369368                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.data  4262.758849                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::writebacks     0.000040                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.005925                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.001382                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l3cache.prefetcher     0.000083                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.inst     0.001512                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.data     0.016261                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::total     0.025203                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1022         2424                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1024         6942                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::1           25                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::3         1141                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::4         1257                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::0          112                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::1          157                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::3         5036                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::4         1631                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1022     0.009247                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1024     0.026482                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.tagAccesses       701369                       # Number of tag accesses (Count)
board.cache_hierarchy.l3cache.tags.dataAccesses       701369                       # Number of data accesses (Count)
board.cache_hierarchy.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp         3215                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         6148                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         6148                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         3215                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq           11                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port        18737                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::total        18737                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        18737                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port       599232                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::total       599232                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       599232                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         9374                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         9374    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         9374                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       219260                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy       442591                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         9374                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                             20                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples      1965.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches0.prefetcher::samples       450.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l3cache.prefetcher::samples        28.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples       624.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples      6296.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000755110                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState          21366                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   9363                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 9363                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  2.13                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             9363                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0               5188                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1               1808                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                835                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                633                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                539                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                106                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 91                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 65                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                 40                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 19                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                12                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 9                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 8                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 6                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             599232                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         47892787.82818839                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              12511892750                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               1336312.37                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher       125760                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches0.prefetcher        28800                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l3cache.prefetcher         1792                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst        39936                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data       402944                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 10051193.856925150380                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches0.prefetcher 2301800.119906522799                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l3cache.prefetcher 143223.118571961415                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 3191829.499603711534                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 32204741.233181040734                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher         1965                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches0.prefetcher          450                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l3cache.prefetcher           28                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst          624                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data         6296                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher     78410227                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches0.prefetcher     19746612                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l3cache.prefetcher      2265230                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     17734100                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data    230906340                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     39903.42                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches0.prefetcher     43881.36                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l3cache.prefetcher     80901.07                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     28420.03                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     36675.09                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher       125760                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches0.prefetcher        28800                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l3cache.prefetcher         1792                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst        39936                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data       402944                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       599232                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst        39936                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        39936                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher         1965                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches0.prefetcher          450                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l3cache.prefetcher           28                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst          624                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data         6296                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         9363                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher     10051194                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches0.prefetcher      2301800                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l3cache.prefetcher       143223                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst      3191829                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data     32204741                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     47892788                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst      3191829                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      3191829                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher     10051194                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches0.prefetcher      2301800                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l3cache.prefetcher       143223                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst      3191829                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data     32204741                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     47892788                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            9363                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          609                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1          612                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          577                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          602                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4          699                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6          560                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7          559                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8          606                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9          590                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10          655                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11          538                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12          525                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13          556                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14          513                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15          517                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat          173506259                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat         46815000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat     349062509                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           18531.05                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      37281.05                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           6039                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        64.50                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples         3314                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   180.181050                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   126.813209                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   179.582710                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127         1564     47.19%     47.19% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255         1030     31.08%     78.27% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383          172      5.19%     83.46% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511          213      6.43%     89.89% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639          251      7.57%     97.47% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           31      0.94%     98.40% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895           11      0.33%     98.73% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            9      0.27%     99.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           33      1.00%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total         3314                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead       599232                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          47.892788                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.37                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.37                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          64.50                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.clk_domain.clock          500                       # Clock period in ticks (Tick)
board.memory.mem_ctrl.dram.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy     12002340                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy      6356625                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy     34721820                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 987111840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy   1131803400                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   3851490240                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy   6023486265                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   481.418799                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  10002739923                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    417560000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   2091646597                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy     11731020                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy      6220005                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy     32130000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 987111840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy   1101874410                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   3876693600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy   6015760875                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   480.801358                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  10068476070                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    417560000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT   2025910450                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles       625597329                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi             20.484986                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.048816                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded       30555237                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded          252                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued      32415921                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued          537                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined        16143                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined         6784                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples    259682850                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.124829                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     0.454601                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0    238000246     91.65%     91.65% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1     12349118      4.76%     96.41% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2      8449020      3.25%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3       369101      0.14%     99.80% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4       515365      0.20%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total    259682850                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass           95      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu     14803365     45.67%     45.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult           52      0.00%     45.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv           62      0.00%     45.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd       196684      0.61%     46.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            4      0.00%     46.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt      2162703      6.67%     52.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult      1900615      5.86%     58.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc      1572866      4.85%     63.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            2      0.00%     63.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc        65550      0.20%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead      4915994     15.17%     79.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite      3127815      9.65%     88.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead      3407925     10.51%     99.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite       262189      0.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total     32415921                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.051816                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate              0                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads    305378153                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites     22838059                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses     22815735                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads     19137076                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites      7733663                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses      7733499                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses     22847288                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses      9568538                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts         1284                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled        3763307                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles      365914479                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads      6460768                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores      3390506                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads      1587539                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores      2223814                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return       263259      7.49%      7.49% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect       263149      7.48%     14.97% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect          123      0.00%     14.97% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond      2988166     84.98%     99.96% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond         1410      0.04%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond          102      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total      3516209                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return          584      0.22%      0.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect          546      0.20%      0.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect           46      0.02%      0.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond       266638     99.17%     99.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond          997      0.37%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond           58      0.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total       268869                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return           10      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          546      0.10%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect           50      0.01%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond       526316     99.76%     99.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond          615      0.12%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           58      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total       527595                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return       262675      8.09%      8.09% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect       262603      8.09%     16.18% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect           77      0.00%     16.18% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond      2721527     83.81%     99.99% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond          413      0.01%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond           44      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total      3247339                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          334      0.13%      0.13% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect           49      0.02%      0.14% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond       263914     99.73%     99.88% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond          286      0.11%     99.99% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond           33      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total       264616                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget         9409      0.27%      0.27% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB      3243470     92.24%     92.51% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS       263259      7.49%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect           71      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total      3516209                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch         3073      0.58%      0.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return       524487     99.41%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect           10      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect           25      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total       527595                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted      2988166                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken      2981705                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect       527595                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss         1707                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted       527479                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted          116                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups      3516209                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates       527361                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits      3244613                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.922759                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted         2363                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups          225                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits           71                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses          154                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return       263259      7.49%      7.49% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect       263149      7.48%     14.97% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect          123      0.00%     14.97% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond      2988166     84.98%     99.96% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond         1410      0.04%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond          102      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total      3516209                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return       263259     96.93%     96.93% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          728      0.27%     97.20% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect          118      0.04%     97.24% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond         6317      2.33%     99.57% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond         1072      0.39%     99.96% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.96% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond          102      0.04%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total       271596                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          546      0.10%      0.10% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%      0.10% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond       526200     99.78%     99.88% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond          615      0.12%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total       527361                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          546      0.10%      0.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond       526200     99.78%     99.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond          615      0.12%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total       527361                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups          225                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits           71                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses          154                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          108                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords          333                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes       263856                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops       263851                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes         1176                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used       262675                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct       262675                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts        16206                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls          176                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts       264254                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples    259415303                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.117724                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     0.505467                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0    241785819     93.20%     93.20% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1      9535229      3.68%     96.88% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2      5221054      2.01%     98.89% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3       930796      0.36%     99.25% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4      1942405      0.75%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total    259415303                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars           72                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls       262680                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass           78      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu     14794823     48.45%     48.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult           52      0.00%     48.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv           50      0.00%     48.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd       196679      0.64%     49.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            4      0.00%     49.09% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt      2162700      7.08%     56.17% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult      1900613      6.22%     62.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc      1572866      5.15%     67.55% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            2      0.00%     67.55% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc        65545      0.21%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     67.76% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead      4883857     15.99%     83.75% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite      3127018     10.24%     93.99% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead      1572884      5.15%     99.14% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite       262174      0.86%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total     30539345                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples      1942405                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts     30539310                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps     30539345                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP     30539310                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP     30539345                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi    20.484986                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.048816                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs      9845933                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts      7733467                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts     26803197                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts      6456695                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts      3389192                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass           78      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu     14794823     48.45%     48.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult           52      0.00%     48.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv           50      0.00%     48.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd       196679      0.64%     49.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            4      0.00%     49.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt      2162700      7.08%     56.17% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult      1900613      6.22%     62.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc      1572866      5.15%     67.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            2      0.00%     67.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc        65545      0.21%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     67.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead      4883857     15.99%     83.75% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite      3127018     10.24%     93.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead      1572884      5.15%     99.14% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite       262174      0.86%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total     30539345                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl      3247339                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl      2984543                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl       262796                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl      2721527                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl       525812                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall       262680                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn       262675                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles     75685505                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles    173899408                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles      7035292                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles      2798293                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles       264352                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved      2981894                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred       263372                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts     32656459                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts      1051855                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts     32414637                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches      3249588                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts      8323425                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts      3389951                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.051814                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegReads     10420599                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites      6357190                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads     35929163                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites     17815491                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs     11713376                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads     19464800                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numMiscRegWrites     13369702                       # Number of times the Misc registers were written (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches      3506800                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles    185350613                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles      1055386                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores0.core.fetch.cacheLines      3284980                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes         2368                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples    259682850                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     0.132867                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     0.689161                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0    249500782     96.08%     96.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1      1072811      0.41%     96.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2      1072090      0.41%     96.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3       862408      0.33%     97.24% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4      7174759      2.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total    259682850                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts     34503195                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.055152                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches      3516209                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.005621                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles     73804532                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles       264352                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles        11766                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles       400297                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts     30555489                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts      1049051                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts      6460768                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts      3390506                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          176                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents            5                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents       399995                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents          114                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect       262334                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect         2023                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts       264357                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit     30549335                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount     30549234                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst     18717674                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst     23365265                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.048832                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.801090                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.lsq0.forwLoads       184486                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads         4073                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation          114                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores         1268                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache         1404                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples      6456695                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean   131.568228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev    40.835587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9       184420      2.86%      2.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39         1656      0.03%      2.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49         1642      0.03%      2.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59           36      0.00%      2.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69            6      0.00%      2.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79            2      0.00%      2.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89            2      0.00%      2.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109            1      0.00%      2.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119            4      0.00%      2.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129      1262657     19.56%     22.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139      4912188     76.08%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149          919      0.01%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159        18709      0.29%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169         2428      0.04%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179          107      0.00%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189         1158      0.02%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199          211      0.00%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209          118      0.00%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219            1      0.00%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239           72      0.00%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259          565      0.01%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269         4483      0.07%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279         3070      0.05%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289         4336      0.07%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299        50136      0.78%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows         7768      0.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value        19670                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total      6456695                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores0.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores0.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores0.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.dtb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores0.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores0.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores0.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.itb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles       264352                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles     76344354                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles    168999785                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles        79289                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles      7985933                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles      6009137                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts     31606324                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents      3966958                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents           43                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents      1261985                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents       737608                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands     25227407                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups     45807275                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups     34335725                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups     11469268                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps     24165499                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps      1061908                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing          102                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing          102                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts      7854613                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads       288028202                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes       61378659                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts     30539310                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps     30539345                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           17                       # Number of system calls (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores1.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores1.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores1.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.dtb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores1.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores1.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores1.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.itb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON  12511946520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
