# For some tests the equiv_induct pass seems to hang if opt_expr + opt_clean
# are not invoked after techmapping. Therefore this function is used instead
# of the equiv_opt pass.
proc check_equiv {top} {
    hierarchy -top ${top}

    design -save preopt
    synth_quicklogic -family qlf_k6n10f -top ${top}
    design -stash postopt

    design -copy-from preopt  -as gold A:top
    design -copy-from postopt -as gate A:top

    techmap -wb -autoproc -map +/quicklogic/qlf_k6n10f/cells_sim.v
    yosys proc
    splitnets
    opt_expr
    opt_clean -purge

    async2sync
    equiv_make gold gate equiv
    equiv_induct equiv
    equiv_status -assert equiv

    return
}

yosys -import
if { [info procs quicklogic_eqn] == {} } { plugin -i ql-qlf}
yosys -import  ;# ingest plugin commands

read_verilog dsp_mult.v
design -save read

# FIXME: Tests "mult_16x16" and "mult_20x18" make the equivalence check run
# for ridiculously long time. Hence they are disabled for now.

#set TOP "mult_16x16"
#design -load read
#check_equiv ${TOP}
#design -load postopt
#yosys cd ${TOP}
#select -assert-count 1 t:QL_DSP2_MULT

#set TOP "mult_20x18"
#design -load read
#check_equiv ${TOP}
#design -load postopt
#yosys cd ${TOP}
#select -assert-count 1 t:QL_DSP2_MULT

set TOP "mult_8x8"
design -load read
check_equiv ${TOP}
design -load postopt
yosys cd ${TOP}
select -assert-count 1 t:QL_DSP2_MULT

set TOP "mult_10x9"
design -load read
check_equiv ${TOP}
design -load postopt
yosys cd ${TOP}
select -assert-count 1 t:QL_DSP2_MULT

set TOP "mult_8x8_s"
design -load read
check_equiv ${TOP}
design -load postopt
yosys cd ${TOP}
select -assert-count 1 t:QL_DSP2_MULT

