
STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d94  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  08008f38  08008f38  00018f38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009268  08009268  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009268  08009268  00019268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009270  08009270  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009270  08009270  00019270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009274  08009274  00019274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009278  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  200001dc  08009454  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000038c  08009454  0002038c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc2e  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c4e  00000000  00000000  0002de3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f00  00000000  00000000  0002fa88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e40  00000000  00000000  00030988  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000166ae  00000000  00000000  000317c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a810  00000000  00000000  00047e76  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00091ac2  00000000  00000000  00052686  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e4148  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e4c  00000000  00000000  000e41c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008f1c 	.word	0x08008f1c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08008f1c 	.word	0x08008f1c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_frsub>:
 8000c98:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c9c:	e002      	b.n	8000ca4 <__addsf3>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_fsub>:
 8000ca0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ca4 <__addsf3>:
 8000ca4:	0042      	lsls	r2, r0, #1
 8000ca6:	bf1f      	itttt	ne
 8000ca8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cac:	ea92 0f03 	teqne	r2, r3
 8000cb0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cb4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb8:	d06a      	beq.n	8000d90 <__addsf3+0xec>
 8000cba:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cbe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cc2:	bfc1      	itttt	gt
 8000cc4:	18d2      	addgt	r2, r2, r3
 8000cc6:	4041      	eorgt	r1, r0
 8000cc8:	4048      	eorgt	r0, r1
 8000cca:	4041      	eorgt	r1, r0
 8000ccc:	bfb8      	it	lt
 8000cce:	425b      	neglt	r3, r3
 8000cd0:	2b19      	cmp	r3, #25
 8000cd2:	bf88      	it	hi
 8000cd4:	4770      	bxhi	lr
 8000cd6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cda:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cde:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ce2:	bf18      	it	ne
 8000ce4:	4240      	negne	r0, r0
 8000ce6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cea:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cee:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cf2:	bf18      	it	ne
 8000cf4:	4249      	negne	r1, r1
 8000cf6:	ea92 0f03 	teq	r2, r3
 8000cfa:	d03f      	beq.n	8000d7c <__addsf3+0xd8>
 8000cfc:	f1a2 0201 	sub.w	r2, r2, #1
 8000d00:	fa41 fc03 	asr.w	ip, r1, r3
 8000d04:	eb10 000c 	adds.w	r0, r0, ip
 8000d08:	f1c3 0320 	rsb	r3, r3, #32
 8000d0c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d10:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__addsf3+0x78>
 8000d16:	4249      	negs	r1, r1
 8000d18:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d1c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d20:	d313      	bcc.n	8000d4a <__addsf3+0xa6>
 8000d22:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d26:	d306      	bcc.n	8000d36 <__addsf3+0x92>
 8000d28:	0840      	lsrs	r0, r0, #1
 8000d2a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d2e:	f102 0201 	add.w	r2, r2, #1
 8000d32:	2afe      	cmp	r2, #254	; 0xfe
 8000d34:	d251      	bcs.n	8000dda <__addsf3+0x136>
 8000d36:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d3a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d3e:	bf08      	it	eq
 8000d40:	f020 0001 	biceq.w	r0, r0, #1
 8000d44:	ea40 0003 	orr.w	r0, r0, r3
 8000d48:	4770      	bx	lr
 8000d4a:	0049      	lsls	r1, r1, #1
 8000d4c:	eb40 0000 	adc.w	r0, r0, r0
 8000d50:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000d54:	f1a2 0201 	sub.w	r2, r2, #1
 8000d58:	d1ed      	bne.n	8000d36 <__addsf3+0x92>
 8000d5a:	fab0 fc80 	clz	ip, r0
 8000d5e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d62:	ebb2 020c 	subs.w	r2, r2, ip
 8000d66:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d6a:	bfaa      	itet	ge
 8000d6c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d70:	4252      	neglt	r2, r2
 8000d72:	4318      	orrge	r0, r3
 8000d74:	bfbc      	itt	lt
 8000d76:	40d0      	lsrlt	r0, r2
 8000d78:	4318      	orrlt	r0, r3
 8000d7a:	4770      	bx	lr
 8000d7c:	f092 0f00 	teq	r2, #0
 8000d80:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d84:	bf06      	itte	eq
 8000d86:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d8a:	3201      	addeq	r2, #1
 8000d8c:	3b01      	subne	r3, #1
 8000d8e:	e7b5      	b.n	8000cfc <__addsf3+0x58>
 8000d90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d98:	bf18      	it	ne
 8000d9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d9e:	d021      	beq.n	8000de4 <__addsf3+0x140>
 8000da0:	ea92 0f03 	teq	r2, r3
 8000da4:	d004      	beq.n	8000db0 <__addsf3+0x10c>
 8000da6:	f092 0f00 	teq	r2, #0
 8000daa:	bf08      	it	eq
 8000dac:	4608      	moveq	r0, r1
 8000dae:	4770      	bx	lr
 8000db0:	ea90 0f01 	teq	r0, r1
 8000db4:	bf1c      	itt	ne
 8000db6:	2000      	movne	r0, #0
 8000db8:	4770      	bxne	lr
 8000dba:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dbe:	d104      	bne.n	8000dca <__addsf3+0x126>
 8000dc0:	0040      	lsls	r0, r0, #1
 8000dc2:	bf28      	it	cs
 8000dc4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dc8:	4770      	bx	lr
 8000dca:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dce:	bf3c      	itt	cc
 8000dd0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000dd4:	4770      	bxcc	lr
 8000dd6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dda:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dde:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de2:	4770      	bx	lr
 8000de4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000de8:	bf16      	itet	ne
 8000dea:	4608      	movne	r0, r1
 8000dec:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000df0:	4601      	movne	r1, r0
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	bf06      	itte	eq
 8000df6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dfa:	ea90 0f01 	teqeq	r0, r1
 8000dfe:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e02:	4770      	bx	lr

08000e04 <__aeabi_ui2f>:
 8000e04:	f04f 0300 	mov.w	r3, #0
 8000e08:	e004      	b.n	8000e14 <__aeabi_i2f+0x8>
 8000e0a:	bf00      	nop

08000e0c <__aeabi_i2f>:
 8000e0c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e10:	bf48      	it	mi
 8000e12:	4240      	negmi	r0, r0
 8000e14:	ea5f 0c00 	movs.w	ip, r0
 8000e18:	bf08      	it	eq
 8000e1a:	4770      	bxeq	lr
 8000e1c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e20:	4601      	mov	r1, r0
 8000e22:	f04f 0000 	mov.w	r0, #0
 8000e26:	e01c      	b.n	8000e62 <__aeabi_l2f+0x2a>

08000e28 <__aeabi_ul2f>:
 8000e28:	ea50 0201 	orrs.w	r2, r0, r1
 8000e2c:	bf08      	it	eq
 8000e2e:	4770      	bxeq	lr
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	e00a      	b.n	8000e4c <__aeabi_l2f+0x14>
 8000e36:	bf00      	nop

08000e38 <__aeabi_l2f>:
 8000e38:	ea50 0201 	orrs.w	r2, r0, r1
 8000e3c:	bf08      	it	eq
 8000e3e:	4770      	bxeq	lr
 8000e40:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e44:	d502      	bpl.n	8000e4c <__aeabi_l2f+0x14>
 8000e46:	4240      	negs	r0, r0
 8000e48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e4c:	ea5f 0c01 	movs.w	ip, r1
 8000e50:	bf02      	ittt	eq
 8000e52:	4684      	moveq	ip, r0
 8000e54:	4601      	moveq	r1, r0
 8000e56:	2000      	moveq	r0, #0
 8000e58:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e5c:	bf08      	it	eq
 8000e5e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e62:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e66:	fabc f28c 	clz	r2, ip
 8000e6a:	3a08      	subs	r2, #8
 8000e6c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e70:	db10      	blt.n	8000e94 <__aeabi_l2f+0x5c>
 8000e72:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e76:	4463      	add	r3, ip
 8000e78:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e7c:	f1c2 0220 	rsb	r2, r2, #32
 8000e80:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e84:	fa20 f202 	lsr.w	r2, r0, r2
 8000e88:	eb43 0002 	adc.w	r0, r3, r2
 8000e8c:	bf08      	it	eq
 8000e8e:	f020 0001 	biceq.w	r0, r0, #1
 8000e92:	4770      	bx	lr
 8000e94:	f102 0220 	add.w	r2, r2, #32
 8000e98:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ea0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ea4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ea8:	eb43 0002 	adc.w	r0, r3, r2
 8000eac:	bf08      	it	eq
 8000eae:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eb2:	4770      	bx	lr

08000eb4 <__aeabi_uldivmod>:
 8000eb4:	b953      	cbnz	r3, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb6:	b94a      	cbnz	r2, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb8:	2900      	cmp	r1, #0
 8000eba:	bf08      	it	eq
 8000ebc:	2800      	cmpeq	r0, #0
 8000ebe:	bf1c      	itt	ne
 8000ec0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ec4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ec8:	f000 b972 	b.w	80011b0 <__aeabi_idiv0>
 8000ecc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ed0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ed4:	f000 f806 	bl	8000ee4 <__udivmoddi4>
 8000ed8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000edc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ee0:	b004      	add	sp, #16
 8000ee2:	4770      	bx	lr

08000ee4 <__udivmoddi4>:
 8000ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ee8:	9e08      	ldr	r6, [sp, #32]
 8000eea:	4604      	mov	r4, r0
 8000eec:	4688      	mov	r8, r1
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d14b      	bne.n	8000f8a <__udivmoddi4+0xa6>
 8000ef2:	428a      	cmp	r2, r1
 8000ef4:	4615      	mov	r5, r2
 8000ef6:	d967      	bls.n	8000fc8 <__udivmoddi4+0xe4>
 8000ef8:	fab2 f282 	clz	r2, r2
 8000efc:	b14a      	cbz	r2, 8000f12 <__udivmoddi4+0x2e>
 8000efe:	f1c2 0720 	rsb	r7, r2, #32
 8000f02:	fa01 f302 	lsl.w	r3, r1, r2
 8000f06:	fa20 f707 	lsr.w	r7, r0, r7
 8000f0a:	4095      	lsls	r5, r2
 8000f0c:	ea47 0803 	orr.w	r8, r7, r3
 8000f10:	4094      	lsls	r4, r2
 8000f12:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f16:	0c23      	lsrs	r3, r4, #16
 8000f18:	fbb8 f7fe 	udiv	r7, r8, lr
 8000f1c:	fa1f fc85 	uxth.w	ip, r5
 8000f20:	fb0e 8817 	mls	r8, lr, r7, r8
 8000f24:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f28:	fb07 f10c 	mul.w	r1, r7, ip
 8000f2c:	4299      	cmp	r1, r3
 8000f2e:	d909      	bls.n	8000f44 <__udivmoddi4+0x60>
 8000f30:	18eb      	adds	r3, r5, r3
 8000f32:	f107 30ff 	add.w	r0, r7, #4294967295
 8000f36:	f080 811b 	bcs.w	8001170 <__udivmoddi4+0x28c>
 8000f3a:	4299      	cmp	r1, r3
 8000f3c:	f240 8118 	bls.w	8001170 <__udivmoddi4+0x28c>
 8000f40:	3f02      	subs	r7, #2
 8000f42:	442b      	add	r3, r5
 8000f44:	1a5b      	subs	r3, r3, r1
 8000f46:	b2a4      	uxth	r4, r4
 8000f48:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f4c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f54:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f58:	45a4      	cmp	ip, r4
 8000f5a:	d909      	bls.n	8000f70 <__udivmoddi4+0x8c>
 8000f5c:	192c      	adds	r4, r5, r4
 8000f5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f62:	f080 8107 	bcs.w	8001174 <__udivmoddi4+0x290>
 8000f66:	45a4      	cmp	ip, r4
 8000f68:	f240 8104 	bls.w	8001174 <__udivmoddi4+0x290>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	442c      	add	r4, r5
 8000f70:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000f74:	eba4 040c 	sub.w	r4, r4, ip
 8000f78:	2700      	movs	r7, #0
 8000f7a:	b11e      	cbz	r6, 8000f84 <__udivmoddi4+0xa0>
 8000f7c:	40d4      	lsrs	r4, r2
 8000f7e:	2300      	movs	r3, #0
 8000f80:	e9c6 4300 	strd	r4, r3, [r6]
 8000f84:	4639      	mov	r1, r7
 8000f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	d909      	bls.n	8000fa2 <__udivmoddi4+0xbe>
 8000f8e:	2e00      	cmp	r6, #0
 8000f90:	f000 80eb 	beq.w	800116a <__udivmoddi4+0x286>
 8000f94:	2700      	movs	r7, #0
 8000f96:	e9c6 0100 	strd	r0, r1, [r6]
 8000f9a:	4638      	mov	r0, r7
 8000f9c:	4639      	mov	r1, r7
 8000f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa2:	fab3 f783 	clz	r7, r3
 8000fa6:	2f00      	cmp	r7, #0
 8000fa8:	d147      	bne.n	800103a <__udivmoddi4+0x156>
 8000faa:	428b      	cmp	r3, r1
 8000fac:	d302      	bcc.n	8000fb4 <__udivmoddi4+0xd0>
 8000fae:	4282      	cmp	r2, r0
 8000fb0:	f200 80fa 	bhi.w	80011a8 <__udivmoddi4+0x2c4>
 8000fb4:	1a84      	subs	r4, r0, r2
 8000fb6:	eb61 0303 	sbc.w	r3, r1, r3
 8000fba:	2001      	movs	r0, #1
 8000fbc:	4698      	mov	r8, r3
 8000fbe:	2e00      	cmp	r6, #0
 8000fc0:	d0e0      	beq.n	8000f84 <__udivmoddi4+0xa0>
 8000fc2:	e9c6 4800 	strd	r4, r8, [r6]
 8000fc6:	e7dd      	b.n	8000f84 <__udivmoddi4+0xa0>
 8000fc8:	b902      	cbnz	r2, 8000fcc <__udivmoddi4+0xe8>
 8000fca:	deff      	udf	#255	; 0xff
 8000fcc:	fab2 f282 	clz	r2, r2
 8000fd0:	2a00      	cmp	r2, #0
 8000fd2:	f040 808f 	bne.w	80010f4 <__udivmoddi4+0x210>
 8000fd6:	1b49      	subs	r1, r1, r5
 8000fd8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fdc:	fa1f f885 	uxth.w	r8, r5
 8000fe0:	2701      	movs	r7, #1
 8000fe2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000fe6:	0c23      	lsrs	r3, r4, #16
 8000fe8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000fec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ff0:	fb08 f10c 	mul.w	r1, r8, ip
 8000ff4:	4299      	cmp	r1, r3
 8000ff6:	d907      	bls.n	8001008 <__udivmoddi4+0x124>
 8000ff8:	18eb      	adds	r3, r5, r3
 8000ffa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ffe:	d202      	bcs.n	8001006 <__udivmoddi4+0x122>
 8001000:	4299      	cmp	r1, r3
 8001002:	f200 80cd 	bhi.w	80011a0 <__udivmoddi4+0x2bc>
 8001006:	4684      	mov	ip, r0
 8001008:	1a59      	subs	r1, r3, r1
 800100a:	b2a3      	uxth	r3, r4
 800100c:	fbb1 f0fe 	udiv	r0, r1, lr
 8001010:	fb0e 1410 	mls	r4, lr, r0, r1
 8001014:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001018:	fb08 f800 	mul.w	r8, r8, r0
 800101c:	45a0      	cmp	r8, r4
 800101e:	d907      	bls.n	8001030 <__udivmoddi4+0x14c>
 8001020:	192c      	adds	r4, r5, r4
 8001022:	f100 33ff 	add.w	r3, r0, #4294967295
 8001026:	d202      	bcs.n	800102e <__udivmoddi4+0x14a>
 8001028:	45a0      	cmp	r8, r4
 800102a:	f200 80b6 	bhi.w	800119a <__udivmoddi4+0x2b6>
 800102e:	4618      	mov	r0, r3
 8001030:	eba4 0408 	sub.w	r4, r4, r8
 8001034:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001038:	e79f      	b.n	8000f7a <__udivmoddi4+0x96>
 800103a:	f1c7 0c20 	rsb	ip, r7, #32
 800103e:	40bb      	lsls	r3, r7
 8001040:	fa22 fe0c 	lsr.w	lr, r2, ip
 8001044:	ea4e 0e03 	orr.w	lr, lr, r3
 8001048:	fa01 f407 	lsl.w	r4, r1, r7
 800104c:	fa20 f50c 	lsr.w	r5, r0, ip
 8001050:	fa21 f30c 	lsr.w	r3, r1, ip
 8001054:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8001058:	4325      	orrs	r5, r4
 800105a:	fbb3 f9f8 	udiv	r9, r3, r8
 800105e:	0c2c      	lsrs	r4, r5, #16
 8001060:	fb08 3319 	mls	r3, r8, r9, r3
 8001064:	fa1f fa8e 	uxth.w	sl, lr
 8001068:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800106c:	fb09 f40a 	mul.w	r4, r9, sl
 8001070:	429c      	cmp	r4, r3
 8001072:	fa02 f207 	lsl.w	r2, r2, r7
 8001076:	fa00 f107 	lsl.w	r1, r0, r7
 800107a:	d90b      	bls.n	8001094 <__udivmoddi4+0x1b0>
 800107c:	eb1e 0303 	adds.w	r3, lr, r3
 8001080:	f109 30ff 	add.w	r0, r9, #4294967295
 8001084:	f080 8087 	bcs.w	8001196 <__udivmoddi4+0x2b2>
 8001088:	429c      	cmp	r4, r3
 800108a:	f240 8084 	bls.w	8001196 <__udivmoddi4+0x2b2>
 800108e:	f1a9 0902 	sub.w	r9, r9, #2
 8001092:	4473      	add	r3, lr
 8001094:	1b1b      	subs	r3, r3, r4
 8001096:	b2ad      	uxth	r5, r5
 8001098:	fbb3 f0f8 	udiv	r0, r3, r8
 800109c:	fb08 3310 	mls	r3, r8, r0, r3
 80010a0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80010a4:	fb00 fa0a 	mul.w	sl, r0, sl
 80010a8:	45a2      	cmp	sl, r4
 80010aa:	d908      	bls.n	80010be <__udivmoddi4+0x1da>
 80010ac:	eb1e 0404 	adds.w	r4, lr, r4
 80010b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80010b4:	d26b      	bcs.n	800118e <__udivmoddi4+0x2aa>
 80010b6:	45a2      	cmp	sl, r4
 80010b8:	d969      	bls.n	800118e <__udivmoddi4+0x2aa>
 80010ba:	3802      	subs	r0, #2
 80010bc:	4474      	add	r4, lr
 80010be:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80010c2:	fba0 8902 	umull	r8, r9, r0, r2
 80010c6:	eba4 040a 	sub.w	r4, r4, sl
 80010ca:	454c      	cmp	r4, r9
 80010cc:	46c2      	mov	sl, r8
 80010ce:	464b      	mov	r3, r9
 80010d0:	d354      	bcc.n	800117c <__udivmoddi4+0x298>
 80010d2:	d051      	beq.n	8001178 <__udivmoddi4+0x294>
 80010d4:	2e00      	cmp	r6, #0
 80010d6:	d069      	beq.n	80011ac <__udivmoddi4+0x2c8>
 80010d8:	ebb1 050a 	subs.w	r5, r1, sl
 80010dc:	eb64 0403 	sbc.w	r4, r4, r3
 80010e0:	fa04 fc0c 	lsl.w	ip, r4, ip
 80010e4:	40fd      	lsrs	r5, r7
 80010e6:	40fc      	lsrs	r4, r7
 80010e8:	ea4c 0505 	orr.w	r5, ip, r5
 80010ec:	e9c6 5400 	strd	r5, r4, [r6]
 80010f0:	2700      	movs	r7, #0
 80010f2:	e747      	b.n	8000f84 <__udivmoddi4+0xa0>
 80010f4:	f1c2 0320 	rsb	r3, r2, #32
 80010f8:	fa20 f703 	lsr.w	r7, r0, r3
 80010fc:	4095      	lsls	r5, r2
 80010fe:	fa01 f002 	lsl.w	r0, r1, r2
 8001102:	fa21 f303 	lsr.w	r3, r1, r3
 8001106:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800110a:	4338      	orrs	r0, r7
 800110c:	0c01      	lsrs	r1, r0, #16
 800110e:	fbb3 f7fe 	udiv	r7, r3, lr
 8001112:	fa1f f885 	uxth.w	r8, r5
 8001116:	fb0e 3317 	mls	r3, lr, r7, r3
 800111a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800111e:	fb07 f308 	mul.w	r3, r7, r8
 8001122:	428b      	cmp	r3, r1
 8001124:	fa04 f402 	lsl.w	r4, r4, r2
 8001128:	d907      	bls.n	800113a <__udivmoddi4+0x256>
 800112a:	1869      	adds	r1, r5, r1
 800112c:	f107 3cff 	add.w	ip, r7, #4294967295
 8001130:	d22f      	bcs.n	8001192 <__udivmoddi4+0x2ae>
 8001132:	428b      	cmp	r3, r1
 8001134:	d92d      	bls.n	8001192 <__udivmoddi4+0x2ae>
 8001136:	3f02      	subs	r7, #2
 8001138:	4429      	add	r1, r5
 800113a:	1acb      	subs	r3, r1, r3
 800113c:	b281      	uxth	r1, r0
 800113e:	fbb3 f0fe 	udiv	r0, r3, lr
 8001142:	fb0e 3310 	mls	r3, lr, r0, r3
 8001146:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800114a:	fb00 f308 	mul.w	r3, r0, r8
 800114e:	428b      	cmp	r3, r1
 8001150:	d907      	bls.n	8001162 <__udivmoddi4+0x27e>
 8001152:	1869      	adds	r1, r5, r1
 8001154:	f100 3cff 	add.w	ip, r0, #4294967295
 8001158:	d217      	bcs.n	800118a <__udivmoddi4+0x2a6>
 800115a:	428b      	cmp	r3, r1
 800115c:	d915      	bls.n	800118a <__udivmoddi4+0x2a6>
 800115e:	3802      	subs	r0, #2
 8001160:	4429      	add	r1, r5
 8001162:	1ac9      	subs	r1, r1, r3
 8001164:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8001168:	e73b      	b.n	8000fe2 <__udivmoddi4+0xfe>
 800116a:	4637      	mov	r7, r6
 800116c:	4630      	mov	r0, r6
 800116e:	e709      	b.n	8000f84 <__udivmoddi4+0xa0>
 8001170:	4607      	mov	r7, r0
 8001172:	e6e7      	b.n	8000f44 <__udivmoddi4+0x60>
 8001174:	4618      	mov	r0, r3
 8001176:	e6fb      	b.n	8000f70 <__udivmoddi4+0x8c>
 8001178:	4541      	cmp	r1, r8
 800117a:	d2ab      	bcs.n	80010d4 <__udivmoddi4+0x1f0>
 800117c:	ebb8 0a02 	subs.w	sl, r8, r2
 8001180:	eb69 020e 	sbc.w	r2, r9, lr
 8001184:	3801      	subs	r0, #1
 8001186:	4613      	mov	r3, r2
 8001188:	e7a4      	b.n	80010d4 <__udivmoddi4+0x1f0>
 800118a:	4660      	mov	r0, ip
 800118c:	e7e9      	b.n	8001162 <__udivmoddi4+0x27e>
 800118e:	4618      	mov	r0, r3
 8001190:	e795      	b.n	80010be <__udivmoddi4+0x1da>
 8001192:	4667      	mov	r7, ip
 8001194:	e7d1      	b.n	800113a <__udivmoddi4+0x256>
 8001196:	4681      	mov	r9, r0
 8001198:	e77c      	b.n	8001094 <__udivmoddi4+0x1b0>
 800119a:	3802      	subs	r0, #2
 800119c:	442c      	add	r4, r5
 800119e:	e747      	b.n	8001030 <__udivmoddi4+0x14c>
 80011a0:	f1ac 0c02 	sub.w	ip, ip, #2
 80011a4:	442b      	add	r3, r5
 80011a6:	e72f      	b.n	8001008 <__udivmoddi4+0x124>
 80011a8:	4638      	mov	r0, r7
 80011aa:	e708      	b.n	8000fbe <__udivmoddi4+0xda>
 80011ac:	4637      	mov	r7, r6
 80011ae:	e6e9      	b.n	8000f84 <__udivmoddi4+0xa0>

080011b0 <__aeabi_idiv0>:
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop

080011b4 <delay>:
uint8_t pres = 0;
#define DHT22_PORT GPIOA
#define DHT22_PIN GPIO_PIN_4
int reqwater;

void delay(uint16_t time){
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);
 80011be:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <delay+0x2c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	2200      	movs	r2, #0
 80011c4:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim1) < time);
 80011c6:	bf00      	nop
 80011c8:	4b05      	ldr	r3, [pc, #20]	; (80011e0 <delay+0x2c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d3f9      	bcc.n	80011c8 <delay+0x14>
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	200002b0 	.word	0x200002b0

080011e4 <Set_Pin_Output>:

void Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f0:	f107 030c 	add.w	r3, r7, #12
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001200:	887b      	ldrh	r3, [r7, #2]
 8001202:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001204:	2301      	movs	r3, #1
 8001206:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001208:	2300      	movs	r3, #0
 800120a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800120c:	f107 030c 	add.w	r3, r7, #12
 8001210:	4619      	mov	r1, r3
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f001 fc20 	bl	8002a58 <HAL_GPIO_Init>
}
 8001218:	bf00      	nop
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8001220:	b580      	push	{r7, lr}
 8001222:	b088      	sub	sp, #32
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	460b      	mov	r3, r1
 800122a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 030c 	add.w	r3, r7, #12
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800123c:	887b      	ldrh	r3, [r7, #2]
 800123e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001240:	2300      	movs	r3, #0
 8001242:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001244:	2301      	movs	r3, #1
 8001246:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	4619      	mov	r1, r3
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f001 fc02 	bl	8002a58 <HAL_GPIO_Init>
}
 8001254:	bf00      	nop
 8001256:	3720      	adds	r7, #32
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <DHT22_Start>:

void DHT22_Start (void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
	Set_Pin_Output(DHT22_PORT, DHT22_PIN); // set the pin as output
 8001260:	2110      	movs	r1, #16
 8001262:	4811      	ldr	r0, [pc, #68]	; (80012a8 <DHT22_Start+0x4c>)
 8001264:	f7ff ffbe 	bl	80011e4 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1);
 8001268:	2201      	movs	r2, #1
 800126a:	2110      	movs	r1, #16
 800126c:	480e      	ldr	r0, [pc, #56]	; (80012a8 <DHT22_Start+0x4c>)
 800126e:	f001 fd8d 	bl	8002d8c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001272:	200a      	movs	r0, #10
 8001274:	f000 ff3e 	bl	80020f4 <HAL_Delay>
	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 0);   // pull the pin low
 8001278:	2200      	movs	r2, #0
 800127a:	2110      	movs	r1, #16
 800127c:	480a      	ldr	r0, [pc, #40]	; (80012a8 <DHT22_Start+0x4c>)
 800127e:	f001 fd85 	bl	8002d8c <HAL_GPIO_WritePin>
	delay(1500);   // wait for > 1ms
 8001282:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001286:	f7ff ff95 	bl	80011b4 <delay>

	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1);   // pull the pin high
 800128a:	2201      	movs	r2, #1
 800128c:	2110      	movs	r1, #16
 800128e:	4806      	ldr	r0, [pc, #24]	; (80012a8 <DHT22_Start+0x4c>)
 8001290:	f001 fd7c 	bl	8002d8c <HAL_GPIO_WritePin>
	delay(20);   // wait for 30us
 8001294:	2014      	movs	r0, #20
 8001296:	f7ff ff8d 	bl	80011b4 <delay>

	Set_Pin_Input(DHT22_PORT, DHT22_PIN);   // set as input
 800129a:	2110      	movs	r1, #16
 800129c:	4802      	ldr	r0, [pc, #8]	; (80012a8 <DHT22_Start+0x4c>)
 800129e:	f7ff ffbf 	bl	8001220 <Set_Pin_Input>
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40020000 	.word	0x40020000

080012ac <DHT22_Check_Response>:

uint8_t DHT22_Check_Response (void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
	Set_Pin_Input(DHT22_PORT, DHT22_PIN);   // set as input
 80012b2:	2110      	movs	r1, #16
 80012b4:	4815      	ldr	r0, [pc, #84]	; (800130c <DHT22_Check_Response+0x60>)
 80012b6:	f7ff ffb3 	bl	8001220 <Set_Pin_Input>
	uint8_t Response = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	71fb      	strb	r3, [r7, #7]
	delay(40);  // wait for 40us
 80012be:	2028      	movs	r0, #40	; 0x28
 80012c0:	f7ff ff78 	bl	80011b4 <delay>
	if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) // if the pin is low
 80012c4:	2110      	movs	r1, #16
 80012c6:	4811      	ldr	r0, [pc, #68]	; (800130c <DHT22_Check_Response+0x60>)
 80012c8:	f001 fd48 	bl	8002d5c <HAL_GPIO_ReadPin>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d10e      	bne.n	80012f0 <DHT22_Check_Response+0x44>
	{
		delay(80);   // wait for 80us
 80012d2:	2050      	movs	r0, #80	; 0x50
 80012d4:	f7ff ff6e 	bl	80011b4 <delay>

		if ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) Response = 1;  // if the pin is high, response is ok
 80012d8:	2110      	movs	r1, #16
 80012da:	480c      	ldr	r0, [pc, #48]	; (800130c <DHT22_Check_Response+0x60>)
 80012dc:	f001 fd3e 	bl	8002d5c <HAL_GPIO_ReadPin>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d002      	beq.n	80012ec <DHT22_Check_Response+0x40>
 80012e6:	2301      	movs	r3, #1
 80012e8:	71fb      	strb	r3, [r7, #7]
 80012ea:	e001      	b.n	80012f0 <DHT22_Check_Response+0x44>
		else Response = -1;
 80012ec:	23ff      	movs	r3, #255	; 0xff
 80012ee:	71fb      	strb	r3, [r7, #7]
	}

	while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)));   // wait for the pin to go low
 80012f0:	bf00      	nop
 80012f2:	2110      	movs	r1, #16
 80012f4:	4805      	ldr	r0, [pc, #20]	; (800130c <DHT22_Check_Response+0x60>)
 80012f6:	f001 fd31 	bl	8002d5c <HAL_GPIO_ReadPin>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1f8      	bne.n	80012f2 <DHT22_Check_Response+0x46>
	return Response;
 8001300:	79fb      	ldrb	r3, [r7, #7]
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40020000 	.word	0x40020000

08001310 <DHT22_Read>:

uint8_t DHT22_Read (void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8001316:	2300      	movs	r3, #0
 8001318:	71bb      	strb	r3, [r7, #6]
 800131a:	e03a      	b.n	8001392 <DHT22_Read+0x82>
	{
		delay(10);
 800131c:	200a      	movs	r0, #10
 800131e:	f7ff ff49 	bl	80011b4 <delay>
		while (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)));   // wait for the pin to go high
 8001322:	bf00      	nop
 8001324:	2110      	movs	r1, #16
 8001326:	481f      	ldr	r0, [pc, #124]	; (80013a4 <DHT22_Read+0x94>)
 8001328:	f001 fd18 	bl	8002d5c <HAL_GPIO_ReadPin>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d0f8      	beq.n	8001324 <DHT22_Read+0x14>
		delay(30);   // wait for 40 us
 8001332:	201e      	movs	r0, #30
 8001334:	f7ff ff3e 	bl	80011b4 <delay>

		if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))   // if the pin is low
 8001338:	2110      	movs	r1, #16
 800133a:	481a      	ldr	r0, [pc, #104]	; (80013a4 <DHT22_Read+0x94>)
 800133c:	f001 fd0e 	bl	8002d5c <HAL_GPIO_ReadPin>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d10e      	bne.n	8001364 <DHT22_Read+0x54>
		{
			i&= ~(1<<(7-j));   // write 0
 8001346:	79bb      	ldrb	r3, [r7, #6]
 8001348:	f1c3 0307 	rsb	r3, r3, #7
 800134c:	2201      	movs	r2, #1
 800134e:	fa02 f303 	lsl.w	r3, r2, r3
 8001352:	b25b      	sxtb	r3, r3
 8001354:	43db      	mvns	r3, r3
 8001356:	b25a      	sxtb	r2, r3
 8001358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135c:	4013      	ands	r3, r2
 800135e:	b25b      	sxtb	r3, r3
 8001360:	71fb      	strb	r3, [r7, #7]
 8001362:	e00b      	b.n	800137c <DHT22_Read+0x6c>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8001364:	79bb      	ldrb	r3, [r7, #6]
 8001366:	f1c3 0307 	rsb	r3, r3, #7
 800136a:	2201      	movs	r2, #1
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	b25a      	sxtb	r2, r3
 8001372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001376:	4313      	orrs	r3, r2
 8001378:	b25b      	sxtb	r3, r3
 800137a:	71fb      	strb	r3, [r7, #7]
		while (HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN));  // wait for the pin to go low
 800137c:	bf00      	nop
 800137e:	2110      	movs	r1, #16
 8001380:	4808      	ldr	r0, [pc, #32]	; (80013a4 <DHT22_Read+0x94>)
 8001382:	f001 fceb 	bl	8002d5c <HAL_GPIO_ReadPin>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1f8      	bne.n	800137e <DHT22_Read+0x6e>
	for (j=0;j<8;j++)
 800138c:	79bb      	ldrb	r3, [r7, #6]
 800138e:	3301      	adds	r3, #1
 8001390:	71bb      	strb	r3, [r7, #6]
 8001392:	79bb      	ldrb	r3, [r7, #6]
 8001394:	2b07      	cmp	r3, #7
 8001396:	d9c1      	bls.n	800131c <DHT22_Read+0xc>
	}

	return i;
 8001398:	79fb      	ldrb	r3, [r7, #7]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40020000 	.word	0x40020000

080013a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013ac:	b0c3      	sub	sp, #268	; 0x10c
 80013ae:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013b0:	f000 fe2e 	bl	8002010 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013b4:	f000 f9d4 	bl	8001760 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013b8:	f000 fbac 	bl	8001b14 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013bc:	f000 fb80 	bl	8001ac0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80013c0:	f000 fa38 	bl	8001834 <MX_ADC1_Init>
  MX_I2C1_Init();
 80013c4:	f000 fa88 	bl	80018d8 <MX_I2C1_Init>
  MX_TIM1_Init();
 80013c8:	f000 fab4 	bl	8001934 <MX_TIM1_Init>
  MX_TIM2_Init();
 80013cc:	f000 fb02 	bl	80019d4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80013d0:	48af      	ldr	r0, [pc, #700]	; (8001690 <main+0x2e8>)
 80013d2:	f002 fe34 	bl	800403e <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80013d6:	2100      	movs	r1, #0
 80013d8:	48ae      	ldr	r0, [pc, #696]	; (8001694 <main+0x2ec>)
 80013da:	f002 fe89 	bl	80040f0 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char buffer[100];
  char tmp[3];
  char p='%';
 80013de:	2325      	movs	r3, #37	; 0x25
 80013e0:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  char logger[100];
  uint64_t ADCValue;
  float ADCpercent;
  int state=0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

  while (1)
  {
	  // DHT 22
	  DHT22_Start();
 80013ea:	f7ff ff37 	bl	800125c <DHT22_Start>
	  pres = DHT22_Check_Response();
 80013ee:	f7ff ff5d 	bl	80012ac <DHT22_Check_Response>
 80013f2:	4603      	mov	r3, r0
 80013f4:	461a      	mov	r2, r3
 80013f6:	4ba8      	ldr	r3, [pc, #672]	; (8001698 <main+0x2f0>)
 80013f8:	701a      	strb	r2, [r3, #0]
	  h_byte1 = DHT22_Read();
 80013fa:	f7ff ff89 	bl	8001310 <DHT22_Read>
 80013fe:	4603      	mov	r3, r0
 8001400:	461a      	mov	r2, r3
 8001402:	4ba6      	ldr	r3, [pc, #664]	; (800169c <main+0x2f4>)
 8001404:	701a      	strb	r2, [r3, #0]
	  h_byte2 = DHT22_Read();
 8001406:	f7ff ff83 	bl	8001310 <DHT22_Read>
 800140a:	4603      	mov	r3, r0
 800140c:	461a      	mov	r2, r3
 800140e:	4ba4      	ldr	r3, [pc, #656]	; (80016a0 <main+0x2f8>)
 8001410:	701a      	strb	r2, [r3, #0]
	  t_byte1 = DHT22_Read();
 8001412:	f7ff ff7d 	bl	8001310 <DHT22_Read>
 8001416:	4603      	mov	r3, r0
 8001418:	461a      	mov	r2, r3
 800141a:	4ba2      	ldr	r3, [pc, #648]	; (80016a4 <main+0x2fc>)
 800141c:	701a      	strb	r2, [r3, #0]
	  t_byte2 = DHT22_Read();
 800141e:	f7ff ff77 	bl	8001310 <DHT22_Read>
 8001422:	4603      	mov	r3, r0
 8001424:	461a      	mov	r2, r3
 8001426:	4ba0      	ldr	r3, [pc, #640]	; (80016a8 <main+0x300>)
 8001428:	701a      	strb	r2, [r3, #0]
	  sum = DHT22_Read();
 800142a:	f7ff ff71 	bl	8001310 <DHT22_Read>
 800142e:	4603      	mov	r3, r0
 8001430:	b29a      	uxth	r2, r3
 8001432:	4b9e      	ldr	r3, [pc, #632]	; (80016ac <main+0x304>)
 8001434:	801a      	strh	r2, [r3, #0]

	  t = (t_byte1<<8)|t_byte2;
 8001436:	4b9b      	ldr	r3, [pc, #620]	; (80016a4 <main+0x2fc>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	021b      	lsls	r3, r3, #8
 800143c:	b21a      	sxth	r2, r3
 800143e:	4b9a      	ldr	r3, [pc, #616]	; (80016a8 <main+0x300>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	b21b      	sxth	r3, r3
 8001444:	4313      	orrs	r3, r2
 8001446:	b21b      	sxth	r3, r3
 8001448:	b29a      	uxth	r2, r3
 800144a:	4b99      	ldr	r3, [pc, #612]	; (80016b0 <main+0x308>)
 800144c:	801a      	strh	r2, [r3, #0]
	  h = (h_byte1<<8)|h_byte2;
 800144e:	4b93      	ldr	r3, [pc, #588]	; (800169c <main+0x2f4>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	b21a      	sxth	r2, r3
 8001456:	4b92      	ldr	r3, [pc, #584]	; (80016a0 <main+0x2f8>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	b21b      	sxth	r3, r3
 800145c:	4313      	orrs	r3, r2
 800145e:	b21b      	sxth	r3, r3
 8001460:	b29a      	uxth	r2, r3
 8001462:	4b94      	ldr	r3, [pc, #592]	; (80016b4 <main+0x30c>)
 8001464:	801a      	strh	r2, [r3, #0]
	  temp = (float) (t/10.0);
 8001466:	4b92      	ldr	r3, [pc, #584]	; (80016b0 <main+0x308>)
 8001468:	881b      	ldrh	r3, [r3, #0]
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff f862 	bl	8000534 <__aeabi_i2d>
 8001470:	f04f 0200 	mov.w	r2, #0
 8001474:	4b90      	ldr	r3, [pc, #576]	; (80016b8 <main+0x310>)
 8001476:	f7ff f9f1 	bl	800085c <__aeabi_ddiv>
 800147a:	4603      	mov	r3, r0
 800147c:	460c      	mov	r4, r1
 800147e:	4618      	mov	r0, r3
 8001480:	4621      	mov	r1, r4
 8001482:	f7ff fbb9 	bl	8000bf8 <__aeabi_d2f>
 8001486:	4602      	mov	r2, r0
 8001488:	4b8c      	ldr	r3, [pc, #560]	; (80016bc <main+0x314>)
 800148a:	601a      	str	r2, [r3, #0]
	  humid = (float)(h/10.0);
 800148c:	4b89      	ldr	r3, [pc, #548]	; (80016b4 <main+0x30c>)
 800148e:	881b      	ldrh	r3, [r3, #0]
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff f84f 	bl	8000534 <__aeabi_i2d>
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	4b87      	ldr	r3, [pc, #540]	; (80016b8 <main+0x310>)
 800149c:	f7ff f9de 	bl	800085c <__aeabi_ddiv>
 80014a0:	4603      	mov	r3, r0
 80014a2:	460c      	mov	r4, r1
 80014a4:	4618      	mov	r0, r3
 80014a6:	4621      	mov	r1, r4
 80014a8:	f7ff fba6 	bl	8000bf8 <__aeabi_d2f>
 80014ac:	4602      	mov	r2, r0
 80014ae:	4b84      	ldr	r3, [pc, #528]	; (80016c0 <main+0x318>)
 80014b0:	601a      	str	r2, [r3, #0]
	  humid = (humid>99.9) ? 99.9 : humid;
 80014b2:	4b83      	ldr	r3, [pc, #524]	; (80016c0 <main+0x318>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff f84e 	bl	8000558 <__aeabi_f2d>
 80014bc:	a370      	add	r3, pc, #448	; (adr r3, 8001680 <main+0x2d8>)
 80014be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c2:	f7ff fb31 	bl	8000b28 <__aeabi_dcmpgt>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <main+0x128>
 80014cc:	4b7d      	ldr	r3, [pc, #500]	; (80016c4 <main+0x31c>)
 80014ce:	e001      	b.n	80014d4 <main+0x12c>
 80014d0:	4b7b      	ldr	r3, [pc, #492]	; (80016c0 <main+0x318>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a7a      	ldr	r2, [pc, #488]	; (80016c0 <main+0x318>)
 80014d6:	6013      	str	r3, [r2, #0]

	  //SOIL MOISTURE
	  HAL_ADC_Start(&hadc1);
 80014d8:	487b      	ldr	r0, [pc, #492]	; (80016c8 <main+0x320>)
 80014da:	f000 fe71 	bl	80021c0 <HAL_ADC_Start>
	  if (HAL_ADC_PollForConversion(&hadc1, 1000000) == HAL_OK) {
 80014de:	497b      	ldr	r1, [pc, #492]	; (80016cc <main+0x324>)
 80014e0:	4879      	ldr	r0, [pc, #484]	; (80016c8 <main+0x320>)
 80014e2:	f000 ff13 	bl	800230c <HAL_ADC_PollForConversion>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d13b      	bne.n	8001564 <main+0x1bc>
		  ADCValue = HAL_ADC_GetValue(&hadc1);
 80014ec:	4876      	ldr	r0, [pc, #472]	; (80016c8 <main+0x320>)
 80014ee:	f000 ff91 	bl	8002414 <HAL_ADC_GetValue>
 80014f2:	4603      	mov	r3, r0
 80014f4:	f04f 0400 	mov.w	r4, #0
 80014f8:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		  ADCpercent = 0.02528;
 80014fc:	4b74      	ldr	r3, [pc, #464]	; (80016d0 <main+0x328>)
 80014fe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
		  ADCpercent = -(float)(ADCValue)*ADCpercent+112.4;
 8001502:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8001506:	f7ff fc8f 	bl	8000e28 <__aeabi_ul2f>
 800150a:	4603      	mov	r3, r0
 800150c:	ee07 3a90 	vmov	s15, r3
 8001510:	eeb1 7a67 	vneg.f32	s14, s15
 8001514:	edd7 7a3b 	vldr	s15, [r7, #236]	; 0xec
 8001518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800151c:	ee17 0a90 	vmov	r0, s15
 8001520:	f7ff f81a 	bl	8000558 <__aeabi_f2d>
 8001524:	a358      	add	r3, pc, #352	; (adr r3, 8001688 <main+0x2e0>)
 8001526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152a:	f7fe feb7 	bl	800029c <__adddf3>
 800152e:	4603      	mov	r3, r0
 8001530:	460c      	mov	r4, r1
 8001532:	4618      	mov	r0, r3
 8001534:	4621      	mov	r1, r4
 8001536:	f7ff fb5f 	bl	8000bf8 <__aeabi_d2f>
 800153a:	4603      	mov	r3, r0
 800153c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
		  ADCpercent = (ADCpercent>99.9) ? 99.9 : ADCpercent;
 8001540:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 8001544:	f7ff f808 	bl	8000558 <__aeabi_f2d>
 8001548:	a34d      	add	r3, pc, #308	; (adr r3, 8001680 <main+0x2d8>)
 800154a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800154e:	f7ff faeb 	bl	8000b28 <__aeabi_dcmpgt>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <main+0x1b4>
 8001558:	4b5a      	ldr	r3, [pc, #360]	; (80016c4 <main+0x31c>)
 800155a:	e001      	b.n	8001560 <main+0x1b8>
 800155c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001560:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
	  }

	  // I2C Transmit
	  sprintf(buffer,"%04.1f%04.1f%04.1f",temp,humid,ADCpercent); // force xx.x
 8001564:	4b55      	ldr	r3, [pc, #340]	; (80016bc <main+0x314>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4618      	mov	r0, r3
 800156a:	f7fe fff5 	bl	8000558 <__aeabi_f2d>
 800156e:	4680      	mov	r8, r0
 8001570:	4689      	mov	r9, r1
 8001572:	4b53      	ldr	r3, [pc, #332]	; (80016c0 <main+0x318>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4618      	mov	r0, r3
 8001578:	f7fe ffee 	bl	8000558 <__aeabi_f2d>
 800157c:	4604      	mov	r4, r0
 800157e:	460d      	mov	r5, r1
 8001580:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 8001584:	f7fe ffe8 	bl	8000558 <__aeabi_f2d>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8001590:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001594:	e9cd 4500 	strd	r4, r5, [sp]
 8001598:	4642      	mov	r2, r8
 800159a:	464b      	mov	r3, r9
 800159c:	494d      	ldr	r1, [pc, #308]	; (80016d4 <main+0x32c>)
 800159e:	f004 fdb7 	bl	8006110 <siprintf>
	  HAL_I2C_Slave_Transmit(&hi2c1, &buffer, strlen(buffer), HAL_MAX_DELAY);
 80015a2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7fe fe1a 	bl	80001e0 <strlen>
 80015ac:	4603      	mov	r3, r0
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
 80015b8:	4847      	ldr	r0, [pc, #284]	; (80016d8 <main+0x330>)
 80015ba:	f001 fd39 	bl	8003030 <HAL_I2C_Slave_Transmit>

	  // I2C Receive
	  HAL_I2C_Slave_Receive(&hi2c1, &tmp, strlen(tmp), HAL_MAX_DELAY);
 80015be:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7fe fe0c 	bl	80001e0 <strlen>
 80015c8:	4603      	mov	r3, r0
 80015ca:	b29a      	uxth	r2, r3
 80015cc:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80015d0:	f04f 33ff 	mov.w	r3, #4294967295
 80015d4:	4840      	ldr	r0, [pc, #256]	; (80016d8 <main+0x330>)
 80015d6:	f001 fe41 	bl	800325c <HAL_I2C_Slave_Receive>
	  reqwater = atoi(tmp);
 80015da:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80015de:	4618      	mov	r0, r3
 80015e0:	f003 ff1c 	bl	800541c <atoi>
 80015e4:	4602      	mov	r2, r0
 80015e6:	4b3d      	ldr	r3, [pc, #244]	; (80016dc <main+0x334>)
 80015e8:	601a      	str	r2, [r3, #0]

	  // Water Pump
	  /* state 0 = off
	   * state 1 = on */
	  if (state==0 && reqwater==1) {
 80015ea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d121      	bne.n	8001636 <main+0x28e>
 80015f2:	4b3a      	ldr	r3, [pc, #232]	; (80016dc <main+0x334>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d11d      	bne.n	8001636 <main+0x28e>
		  state=1;
 80015fa:	2301      	movs	r3, #1
 80015fc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
		  for (int i=0;i<450;i++) {
 8001600:	2300      	movs	r3, #0
 8001602:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001606:	e010      	b.n	800162a <main+0x282>
			  TIM2->CCR1 = (i>100) ? 100 : i;
 8001608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800160c:	2b64      	cmp	r3, #100	; 0x64
 800160e:	bfa8      	it	ge
 8001610:	2364      	movge	r3, #100	; 0x64
 8001612:	461a      	mov	r2, r3
 8001614:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001618:	635a      	str	r2, [r3, #52]	; 0x34
			  HAL_Delay(10);
 800161a:	200a      	movs	r0, #10
 800161c:	f000 fd6a 	bl	80020f4 <HAL_Delay>
		  for (int i=0;i<450;i++) {
 8001620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001624:	3301      	adds	r3, #1
 8001626:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800162a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800162e:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8001632:	dbe9      	blt.n	8001608 <main+0x260>
 8001634:	e058      	b.n	80016e8 <main+0x340>
		  }
	  }
	  else if (state==1) {
 8001636:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800163a:	2b01      	cmp	r3, #1
 800163c:	d150      	bne.n	80016e0 <main+0x338>
		  state=0;
 800163e:	2300      	movs	r3, #0
 8001640:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
		  for (int i=449;i>=0;i--) {
 8001644:	f240 13c1 	movw	r3, #449	; 0x1c1
 8001648:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800164c:	e010      	b.n	8001670 <main+0x2c8>
			  TIM2->CCR1 = (i>100) ? 100 : i;
 800164e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001652:	2b64      	cmp	r3, #100	; 0x64
 8001654:	bfa8      	it	ge
 8001656:	2364      	movge	r3, #100	; 0x64
 8001658:	461a      	mov	r2, r3
 800165a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800165e:	635a      	str	r2, [r3, #52]	; 0x34
			  HAL_Delay(10);
 8001660:	200a      	movs	r0, #10
 8001662:	f000 fd47 	bl	80020f4 <HAL_Delay>
		  for (int i=449;i>=0;i--) {
 8001666:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800166a:	3b01      	subs	r3, #1
 800166c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001674:	2b00      	cmp	r3, #0
 8001676:	daea      	bge.n	800164e <main+0x2a6>
 8001678:	e036      	b.n	80016e8 <main+0x340>
 800167a:	bf00      	nop
 800167c:	f3af 8000 	nop.w
 8001680:	9999999a 	.word	0x9999999a
 8001684:	4058f999 	.word	0x4058f999
 8001688:	9999999a 	.word	0x9999999a
 800168c:	405c1999 	.word	0x405c1999
 8001690:	200002b0 	.word	0x200002b0
 8001694:	200002f8 	.word	0x200002f8
 8001698:	200001f8 	.word	0x200001f8
 800169c:	20000378 	.word	0x20000378
 80016a0:	20000260 	.word	0x20000260
 80016a4:	2000020a 	.word	0x2000020a
 80016a8:	20000380 	.word	0x20000380
 80016ac:	20000262 	.word	0x20000262
 80016b0:	20000208 	.word	0x20000208
 80016b4:	200002f0 	.word	0x200002f0
 80016b8:	40240000 	.word	0x40240000
 80016bc:	20000264 	.word	0x20000264
 80016c0:	2000037c 	.word	0x2000037c
 80016c4:	42c7cccd 	.word	0x42c7cccd
 80016c8:	20000268 	.word	0x20000268
 80016cc:	000f4240 	.word	0x000f4240
 80016d0:	3ccf1801 	.word	0x3ccf1801
 80016d4:	08008f38 	.word	0x08008f38
 80016d8:	2000020c 	.word	0x2000020c
 80016dc:	200002f4 	.word	0x200002f4
		  }
	  }
	  else {
		  HAL_Delay(5000);
 80016e0:	f241 3088 	movw	r0, #5000	; 0x1388
 80016e4:	f000 fd06 	bl	80020f4 <HAL_Delay>
	  }

	  // CONSOLE LOGS
	  sprintf(logger, "soilhumid : %.1f , airtemp : %.1f C , airhumid : %.1f%c , reqwater : %d \r\n",ADCpercent,temp,humid,p,reqwater);
 80016e8:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 80016ec:	f7fe ff34 	bl	8000558 <__aeabi_f2d>
 80016f0:	4680      	mov	r8, r0
 80016f2:	4689      	mov	r9, r1
 80016f4:	4b15      	ldr	r3, [pc, #84]	; (800174c <main+0x3a4>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7fe ff2d 	bl	8000558 <__aeabi_f2d>
 80016fe:	4604      	mov	r4, r0
 8001700:	460d      	mov	r5, r1
 8001702:	4b13      	ldr	r3, [pc, #76]	; (8001750 <main+0x3a8>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4618      	mov	r0, r3
 8001708:	f7fe ff26 	bl	8000558 <__aeabi_f2d>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	f897 10df 	ldrb.w	r1, [r7, #223]	; 0xdf
 8001714:	480f      	ldr	r0, [pc, #60]	; (8001754 <main+0x3ac>)
 8001716:	6800      	ldr	r0, [r0, #0]
 8001718:	1d3e      	adds	r6, r7, #4
 800171a:	9005      	str	r0, [sp, #20]
 800171c:	9104      	str	r1, [sp, #16]
 800171e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001722:	e9cd 4500 	strd	r4, r5, [sp]
 8001726:	4642      	mov	r2, r8
 8001728:	464b      	mov	r3, r9
 800172a:	490b      	ldr	r1, [pc, #44]	; (8001758 <main+0x3b0>)
 800172c:	4630      	mov	r0, r6
 800172e:	f004 fcef 	bl	8006110 <siprintf>
	  HAL_UART_Transmit(&huart2, &logger, strlen(logger), HAL_MAX_DELAY);
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	4618      	mov	r0, r3
 8001736:	f7fe fd53 	bl	80001e0 <strlen>
 800173a:	4603      	mov	r3, r0
 800173c:	b29a      	uxth	r2, r3
 800173e:	1d39      	adds	r1, r7, #4
 8001740:	f04f 33ff 	mov.w	r3, #4294967295
 8001744:	4805      	ldr	r0, [pc, #20]	; (800175c <main+0x3b4>)
 8001746:	f003 fa0a 	bl	8004b5e <HAL_UART_Transmit>
  {
 800174a:	e64e      	b.n	80013ea <main+0x42>
 800174c:	20000264 	.word	0x20000264
 8001750:	2000037c 	.word	0x2000037c
 8001754:	200002f4 	.word	0x200002f4
 8001758:	08008f4c 	.word	0x08008f4c
 800175c:	20000338 	.word	0x20000338

08001760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b094      	sub	sp, #80	; 0x50
 8001764:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001766:	f107 0320 	add.w	r3, r7, #32
 800176a:	2230      	movs	r2, #48	; 0x30
 800176c:	2100      	movs	r1, #0
 800176e:	4618      	mov	r0, r3
 8001770:	f003 fe82 	bl	8005478 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001774:	f107 030c 	add.w	r3, r7, #12
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	60da      	str	r2, [r3, #12]
 8001782:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001784:	2300      	movs	r3, #0
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	4b28      	ldr	r3, [pc, #160]	; (800182c <SystemClock_Config+0xcc>)
 800178a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178c:	4a27      	ldr	r2, [pc, #156]	; (800182c <SystemClock_Config+0xcc>)
 800178e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001792:	6413      	str	r3, [r2, #64]	; 0x40
 8001794:	4b25      	ldr	r3, [pc, #148]	; (800182c <SystemClock_Config+0xcc>)
 8001796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001798:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017a0:	2300      	movs	r3, #0
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	4b22      	ldr	r3, [pc, #136]	; (8001830 <SystemClock_Config+0xd0>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a21      	ldr	r2, [pc, #132]	; (8001830 <SystemClock_Config+0xd0>)
 80017aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017ae:	6013      	str	r3, [r2, #0]
 80017b0:	4b1f      	ldr	r3, [pc, #124]	; (8001830 <SystemClock_Config+0xd0>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017b8:	607b      	str	r3, [r7, #4]
 80017ba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017bc:	2302      	movs	r3, #2
 80017be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017c0:	2301      	movs	r3, #1
 80017c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017c4:	2310      	movs	r3, #16
 80017c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017c8:	2302      	movs	r3, #2
 80017ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017cc:	2300      	movs	r3, #0
 80017ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80017d0:	2310      	movs	r3, #16
 80017d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80017d4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80017d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80017da:	2304      	movs	r3, #4
 80017dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017de:	2304      	movs	r3, #4
 80017e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e2:	f107 0320 	add.w	r3, r7, #32
 80017e6:	4618      	mov	r0, r3
 80017e8:	f001 ff9c 	bl	8003724 <HAL_RCC_OscConfig>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80017f2:	f000 f9ff 	bl	8001bf4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017f6:	230f      	movs	r3, #15
 80017f8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017fa:	2302      	movs	r3, #2
 80017fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017fe:	2300      	movs	r3, #0
 8001800:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001802:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001806:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001808:	2300      	movs	r3, #0
 800180a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800180c:	f107 030c 	add.w	r3, r7, #12
 8001810:	2102      	movs	r1, #2
 8001812:	4618      	mov	r0, r3
 8001814:	f002 f9f6 	bl	8003c04 <HAL_RCC_ClockConfig>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800181e:	f000 f9e9 	bl	8001bf4 <Error_Handler>
  }
}
 8001822:	bf00      	nop
 8001824:	3750      	adds	r7, #80	; 0x50
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800
 8001830:	40007000 	.word	0x40007000

08001834 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800183a:	463b      	mov	r3, r7
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001846:	4b21      	ldr	r3, [pc, #132]	; (80018cc <MX_ADC1_Init+0x98>)
 8001848:	4a21      	ldr	r2, [pc, #132]	; (80018d0 <MX_ADC1_Init+0x9c>)
 800184a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800184c:	4b1f      	ldr	r3, [pc, #124]	; (80018cc <MX_ADC1_Init+0x98>)
 800184e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001852:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001854:	4b1d      	ldr	r3, [pc, #116]	; (80018cc <MX_ADC1_Init+0x98>)
 8001856:	2200      	movs	r2, #0
 8001858:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800185a:	4b1c      	ldr	r3, [pc, #112]	; (80018cc <MX_ADC1_Init+0x98>)
 800185c:	2200      	movs	r2, #0
 800185e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001860:	4b1a      	ldr	r3, [pc, #104]	; (80018cc <MX_ADC1_Init+0x98>)
 8001862:	2200      	movs	r2, #0
 8001864:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001866:	4b19      	ldr	r3, [pc, #100]	; (80018cc <MX_ADC1_Init+0x98>)
 8001868:	2200      	movs	r2, #0
 800186a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800186e:	4b17      	ldr	r3, [pc, #92]	; (80018cc <MX_ADC1_Init+0x98>)
 8001870:	2200      	movs	r2, #0
 8001872:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001874:	4b15      	ldr	r3, [pc, #84]	; (80018cc <MX_ADC1_Init+0x98>)
 8001876:	4a17      	ldr	r2, [pc, #92]	; (80018d4 <MX_ADC1_Init+0xa0>)
 8001878:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800187a:	4b14      	ldr	r3, [pc, #80]	; (80018cc <MX_ADC1_Init+0x98>)
 800187c:	2200      	movs	r2, #0
 800187e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001880:	4b12      	ldr	r3, [pc, #72]	; (80018cc <MX_ADC1_Init+0x98>)
 8001882:	2201      	movs	r2, #1
 8001884:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001886:	4b11      	ldr	r3, [pc, #68]	; (80018cc <MX_ADC1_Init+0x98>)
 8001888:	2200      	movs	r2, #0
 800188a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800188e:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <MX_ADC1_Init+0x98>)
 8001890:	2201      	movs	r2, #1
 8001892:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001894:	480d      	ldr	r0, [pc, #52]	; (80018cc <MX_ADC1_Init+0x98>)
 8001896:	f000 fc4f 	bl	8002138 <HAL_ADC_Init>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80018a0:	f000 f9a8 	bl	8001bf4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80018a4:	2301      	movs	r3, #1
 80018a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018a8:	2301      	movs	r3, #1
 80018aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b0:	463b      	mov	r3, r7
 80018b2:	4619      	mov	r1, r3
 80018b4:	4805      	ldr	r0, [pc, #20]	; (80018cc <MX_ADC1_Init+0x98>)
 80018b6:	f000 fdbb 	bl	8002430 <HAL_ADC_ConfigChannel>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80018c0:	f000 f998 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018c4:	bf00      	nop
 80018c6:	3710      	adds	r7, #16
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000268 	.word	0x20000268
 80018d0:	40012000 	.word	0x40012000
 80018d4:	0f000001 	.word	0x0f000001

080018d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018dc:	4b12      	ldr	r3, [pc, #72]	; (8001928 <MX_I2C1_Init+0x50>)
 80018de:	4a13      	ldr	r2, [pc, #76]	; (800192c <MX_I2C1_Init+0x54>)
 80018e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018e2:	4b11      	ldr	r3, [pc, #68]	; (8001928 <MX_I2C1_Init+0x50>)
 80018e4:	4a12      	ldr	r2, [pc, #72]	; (8001930 <MX_I2C1_Init+0x58>)
 80018e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018e8:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <MX_I2C1_Init+0x50>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 16;
 80018ee:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <MX_I2C1_Init+0x50>)
 80018f0:	2210      	movs	r2, #16
 80018f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018f4:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <MX_I2C1_Init+0x50>)
 80018f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018fc:	4b0a      	ldr	r3, [pc, #40]	; (8001928 <MX_I2C1_Init+0x50>)
 80018fe:	2200      	movs	r2, #0
 8001900:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001902:	4b09      	ldr	r3, [pc, #36]	; (8001928 <MX_I2C1_Init+0x50>)
 8001904:	2200      	movs	r2, #0
 8001906:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001908:	4b07      	ldr	r3, [pc, #28]	; (8001928 <MX_I2C1_Init+0x50>)
 800190a:	2200      	movs	r2, #0
 800190c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800190e:	4b06      	ldr	r3, [pc, #24]	; (8001928 <MX_I2C1_Init+0x50>)
 8001910:	2200      	movs	r2, #0
 8001912:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001914:	4804      	ldr	r0, [pc, #16]	; (8001928 <MX_I2C1_Init+0x50>)
 8001916:	f001 fa53 	bl	8002dc0 <HAL_I2C_Init>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001920:	f000 f968 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}
 8001928:	2000020c 	.word	0x2000020c
 800192c:	40005400 	.word	0x40005400
 8001930:	000186a0 	.word	0x000186a0

08001934 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800193a:	f107 0308 	add.w	r3, r7, #8
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001948:	463b      	mov	r3, r7
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001950:	4b1e      	ldr	r3, [pc, #120]	; (80019cc <MX_TIM1_Init+0x98>)
 8001952:	4a1f      	ldr	r2, [pc, #124]	; (80019d0 <MX_TIM1_Init+0x9c>)
 8001954:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8001956:	4b1d      	ldr	r3, [pc, #116]	; (80019cc <MX_TIM1_Init+0x98>)
 8001958:	2253      	movs	r2, #83	; 0x53
 800195a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800195c:	4b1b      	ldr	r3, [pc, #108]	; (80019cc <MX_TIM1_Init+0x98>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xfff-1;
 8001962:	4b1a      	ldr	r3, [pc, #104]	; (80019cc <MX_TIM1_Init+0x98>)
 8001964:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001968:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800196a:	4b18      	ldr	r3, [pc, #96]	; (80019cc <MX_TIM1_Init+0x98>)
 800196c:	2200      	movs	r2, #0
 800196e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001970:	4b16      	ldr	r3, [pc, #88]	; (80019cc <MX_TIM1_Init+0x98>)
 8001972:	2200      	movs	r2, #0
 8001974:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001976:	4b15      	ldr	r3, [pc, #84]	; (80019cc <MX_TIM1_Init+0x98>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800197c:	4813      	ldr	r0, [pc, #76]	; (80019cc <MX_TIM1_Init+0x98>)
 800197e:	f002 fb33 	bl	8003fe8 <HAL_TIM_Base_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001988:	f000 f934 	bl	8001bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800198c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001990:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001992:	f107 0308 	add.w	r3, r7, #8
 8001996:	4619      	mov	r1, r3
 8001998:	480c      	ldr	r0, [pc, #48]	; (80019cc <MX_TIM1_Init+0x98>)
 800199a:	f002 fca1 	bl	80042e0 <HAL_TIM_ConfigClockSource>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80019a4:	f000 f926 	bl	8001bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019a8:	2300      	movs	r3, #0
 80019aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019b0:	463b      	mov	r3, r7
 80019b2:	4619      	mov	r1, r3
 80019b4:	4805      	ldr	r0, [pc, #20]	; (80019cc <MX_TIM1_Init+0x98>)
 80019b6:	f003 f817 	bl	80049e8 <HAL_TIMEx_MasterConfigSynchronization>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80019c0:	f000 f918 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80019c4:	bf00      	nop
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	200002b0 	.word	0x200002b0
 80019d0:	40010000 	.word	0x40010000

080019d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08e      	sub	sp, #56	; 0x38
 80019d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]
 80019e4:	609a      	str	r2, [r3, #8]
 80019e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019e8:	f107 0320 	add.w	r3, r7, #32
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019f2:	1d3b      	adds	r3, r7, #4
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	605a      	str	r2, [r3, #4]
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	60da      	str	r2, [r3, #12]
 80019fe:	611a      	str	r2, [r3, #16]
 8001a00:	615a      	str	r2, [r3, #20]
 8001a02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a04:	4b2d      	ldr	r3, [pc, #180]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001a06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a0a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8001a0c:	4b2b      	ldr	r3, [pc, #172]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001a0e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001a12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a14:	4b29      	ldr	r3, [pc, #164]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8001a1a:	4b28      	ldr	r3, [pc, #160]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001a1c:	2264      	movs	r2, #100	; 0x64
 8001a1e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a20:	4b26      	ldr	r3, [pc, #152]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a26:	4b25      	ldr	r3, [pc, #148]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a2c:	4823      	ldr	r0, [pc, #140]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001a2e:	f002 fadb 	bl	8003fe8 <HAL_TIM_Base_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001a38:	f000 f8dc 	bl	8001bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a40:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a46:	4619      	mov	r1, r3
 8001a48:	481c      	ldr	r0, [pc, #112]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001a4a:	f002 fc49 	bl	80042e0 <HAL_TIM_ConfigClockSource>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001a54:	f000 f8ce 	bl	8001bf4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a58:	4818      	ldr	r0, [pc, #96]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001a5a:	f002 fb14 	bl	8004086 <HAL_TIM_PWM_Init>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001a64:	f000 f8c6 	bl	8001bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a70:	f107 0320 	add.w	r3, r7, #32
 8001a74:	4619      	mov	r1, r3
 8001a76:	4811      	ldr	r0, [pc, #68]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001a78:	f002 ffb6 	bl	80049e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001a82:	f000 f8b7 	bl	8001bf4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a86:	2360      	movs	r3, #96	; 0x60
 8001a88:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a96:	1d3b      	adds	r3, r7, #4
 8001a98:	2200      	movs	r2, #0
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	4807      	ldr	r0, [pc, #28]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001a9e:	f002 fb59 	bl	8004154 <HAL_TIM_PWM_ConfigChannel>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001aa8:	f000 f8a4 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001aac:	4803      	ldr	r0, [pc, #12]	; (8001abc <MX_TIM2_Init+0xe8>)
 8001aae:	f000 f98f 	bl	8001dd0 <HAL_TIM_MspPostInit>

}
 8001ab2:	bf00      	nop
 8001ab4:	3738      	adds	r7, #56	; 0x38
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	200002f8 	.word	0x200002f8

08001ac0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ac4:	4b11      	ldr	r3, [pc, #68]	; (8001b0c <MX_USART2_UART_Init+0x4c>)
 8001ac6:	4a12      	ldr	r2, [pc, #72]	; (8001b10 <MX_USART2_UART_Init+0x50>)
 8001ac8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001aca:	4b10      	ldr	r3, [pc, #64]	; (8001b0c <MX_USART2_UART_Init+0x4c>)
 8001acc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ad0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ad2:	4b0e      	ldr	r3, [pc, #56]	; (8001b0c <MX_USART2_UART_Init+0x4c>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <MX_USART2_UART_Init+0x4c>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ade:	4b0b      	ldr	r3, [pc, #44]	; (8001b0c <MX_USART2_UART_Init+0x4c>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ae4:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <MX_USART2_UART_Init+0x4c>)
 8001ae6:	220c      	movs	r2, #12
 8001ae8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aea:	4b08      	ldr	r3, [pc, #32]	; (8001b0c <MX_USART2_UART_Init+0x4c>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001af0:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <MX_USART2_UART_Init+0x4c>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001af6:	4805      	ldr	r0, [pc, #20]	; (8001b0c <MX_USART2_UART_Init+0x4c>)
 8001af8:	f002 ffe4 	bl	8004ac4 <HAL_UART_Init>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b02:	f000 f877 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000338 	.word	0x20000338
 8001b10:	40004400 	.word	0x40004400

08001b14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b08a      	sub	sp, #40	; 0x28
 8001b18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1a:	f107 0314 	add.w	r3, r7, #20
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
 8001b24:	609a      	str	r2, [r3, #8]
 8001b26:	60da      	str	r2, [r3, #12]
 8001b28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	4b2d      	ldr	r3, [pc, #180]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	4a2c      	ldr	r2, [pc, #176]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b34:	f043 0304 	orr.w	r3, r3, #4
 8001b38:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3a:	4b2a      	ldr	r3, [pc, #168]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	f003 0304 	and.w	r3, r3, #4
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	4b26      	ldr	r3, [pc, #152]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	4a25      	ldr	r2, [pc, #148]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b54:	6313      	str	r3, [r2, #48]	; 0x30
 8001b56:	4b23      	ldr	r3, [pc, #140]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	4b1f      	ldr	r3, [pc, #124]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	4a1e      	ldr	r2, [pc, #120]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	6313      	str	r3, [r2, #48]	; 0x30
 8001b72:	4b1c      	ldr	r3, [pc, #112]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	4b18      	ldr	r3, [pc, #96]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	4a17      	ldr	r2, [pc, #92]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b88:	f043 0302 	orr.w	r3, r3, #2
 8001b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8e:	4b15      	ldr	r3, [pc, #84]	; (8001be4 <MX_GPIO_Init+0xd0>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2130      	movs	r1, #48	; 0x30
 8001b9e:	4812      	ldr	r0, [pc, #72]	; (8001be8 <MX_GPIO_Init+0xd4>)
 8001ba0:	f001 f8f4 	bl	8002d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ba4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ba8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001baa:	4b10      	ldr	r3, [pc, #64]	; (8001bec <MX_GPIO_Init+0xd8>)
 8001bac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001bb2:	f107 0314 	add.w	r3, r7, #20
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	480d      	ldr	r0, [pc, #52]	; (8001bf0 <MX_GPIO_Init+0xdc>)
 8001bba:	f000 ff4d 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 8001bbe:	2330      	movs	r3, #48	; 0x30
 8001bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bce:	f107 0314 	add.w	r3, r7, #20
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4804      	ldr	r0, [pc, #16]	; (8001be8 <MX_GPIO_Init+0xd4>)
 8001bd6:	f000 ff3f 	bl	8002a58 <HAL_GPIO_Init>

}
 8001bda:	bf00      	nop
 8001bdc:	3728      	adds	r7, #40	; 0x28
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40020000 	.word	0x40020000
 8001bec:	10210000 	.word	0x10210000
 8001bf0:	40020800 	.word	0x40020800

08001bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bfa:	e7fe      	b.n	8001bfa <Error_Handler+0x6>

08001bfc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	607b      	str	r3, [r7, #4]
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0a:	4a0f      	ldr	r2, [pc, #60]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c10:	6453      	str	r3, [r2, #68]	; 0x44
 8001c12:	4b0d      	ldr	r3, [pc, #52]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c1a:	607b      	str	r3, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	603b      	str	r3, [r7, #0]
 8001c22:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	4a08      	ldr	r2, [pc, #32]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2e:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	603b      	str	r3, [r7, #0]
 8001c38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c3a:	2007      	movs	r0, #7
 8001c3c:	f000 fed8 	bl	80029f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c40:	bf00      	nop
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40023800 	.word	0x40023800

08001c4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	; 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a17      	ldr	r2, [pc, #92]	; (8001cc8 <HAL_ADC_MspInit+0x7c>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d127      	bne.n	8001cbe <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	613b      	str	r3, [r7, #16]
 8001c72:	4b16      	ldr	r3, [pc, #88]	; (8001ccc <HAL_ADC_MspInit+0x80>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c76:	4a15      	ldr	r2, [pc, #84]	; (8001ccc <HAL_ADC_MspInit+0x80>)
 8001c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c7e:	4b13      	ldr	r3, [pc, #76]	; (8001ccc <HAL_ADC_MspInit+0x80>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	4b0f      	ldr	r3, [pc, #60]	; (8001ccc <HAL_ADC_MspInit+0x80>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	4a0e      	ldr	r2, [pc, #56]	; (8001ccc <HAL_ADC_MspInit+0x80>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9a:	4b0c      	ldr	r3, [pc, #48]	; (8001ccc <HAL_ADC_MspInit+0x80>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001caa:	2303      	movs	r3, #3
 8001cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb2:	f107 0314 	add.w	r3, r7, #20
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4805      	ldr	r0, [pc, #20]	; (8001cd0 <HAL_ADC_MspInit+0x84>)
 8001cba:	f000 fecd 	bl	8002a58 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cbe:	bf00      	nop
 8001cc0:	3728      	adds	r7, #40	; 0x28
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40012000 	.word	0x40012000
 8001ccc:	40023800 	.word	0x40023800
 8001cd0:	40020000 	.word	0x40020000

08001cd4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08a      	sub	sp, #40	; 0x28
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cdc:	f107 0314 	add.w	r3, r7, #20
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	605a      	str	r2, [r3, #4]
 8001ce6:	609a      	str	r2, [r3, #8]
 8001ce8:	60da      	str	r2, [r3, #12]
 8001cea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a19      	ldr	r2, [pc, #100]	; (8001d58 <HAL_I2C_MspInit+0x84>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d12b      	bne.n	8001d4e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <HAL_I2C_MspInit+0x88>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4a17      	ldr	r2, [pc, #92]	; (8001d5c <HAL_I2C_MspInit+0x88>)
 8001d00:	f043 0302 	orr.w	r3, r3, #2
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4b15      	ldr	r3, [pc, #84]	; (8001d5c <HAL_I2C_MspInit+0x88>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	613b      	str	r3, [r7, #16]
 8001d10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d12:	23c0      	movs	r3, #192	; 0xc0
 8001d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d16:	2312      	movs	r3, #18
 8001d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d22:	2304      	movs	r3, #4
 8001d24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d26:	f107 0314 	add.w	r3, r7, #20
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	480c      	ldr	r0, [pc, #48]	; (8001d60 <HAL_I2C_MspInit+0x8c>)
 8001d2e:	f000 fe93 	bl	8002a58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <HAL_I2C_MspInit+0x88>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	4a08      	ldr	r2, [pc, #32]	; (8001d5c <HAL_I2C_MspInit+0x88>)
 8001d3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d40:	6413      	str	r3, [r2, #64]	; 0x40
 8001d42:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <HAL_I2C_MspInit+0x88>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d4e:	bf00      	nop
 8001d50:	3728      	adds	r7, #40	; 0x28
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40005400 	.word	0x40005400
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	40020400 	.word	0x40020400

08001d64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a15      	ldr	r2, [pc, #84]	; (8001dc8 <HAL_TIM_Base_MspInit+0x64>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d10e      	bne.n	8001d94 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	4b14      	ldr	r3, [pc, #80]	; (8001dcc <HAL_TIM_Base_MspInit+0x68>)
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7e:	4a13      	ldr	r2, [pc, #76]	; (8001dcc <HAL_TIM_Base_MspInit+0x68>)
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	6453      	str	r3, [r2, #68]	; 0x44
 8001d86:	4b11      	ldr	r3, [pc, #68]	; (8001dcc <HAL_TIM_Base_MspInit+0x68>)
 8001d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001d92:	e012      	b.n	8001dba <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d9c:	d10d      	bne.n	8001dba <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60bb      	str	r3, [r7, #8]
 8001da2:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <HAL_TIM_Base_MspInit+0x68>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	4a09      	ldr	r2, [pc, #36]	; (8001dcc <HAL_TIM_Base_MspInit+0x68>)
 8001da8:	f043 0301 	orr.w	r3, r3, #1
 8001dac:	6413      	str	r3, [r2, #64]	; 0x40
 8001dae:	4b07      	ldr	r3, [pc, #28]	; (8001dcc <HAL_TIM_Base_MspInit+0x68>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]
}
 8001dba:	bf00      	nop
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40010000 	.word	0x40010000
 8001dcc:	40023800 	.word	0x40023800

08001dd0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 030c 	add.w	r3, r7, #12
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001df0:	d11d      	bne.n	8001e2e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	4b10      	ldr	r3, [pc, #64]	; (8001e38 <HAL_TIM_MspPostInit+0x68>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	4a0f      	ldr	r2, [pc, #60]	; (8001e38 <HAL_TIM_MspPostInit+0x68>)
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	6313      	str	r3, [r2, #48]	; 0x30
 8001e02:	4b0d      	ldr	r3, [pc, #52]	; (8001e38 <HAL_TIM_MspPostInit+0x68>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e12:	2302      	movs	r3, #2
 8001e14:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e22:	f107 030c 	add.w	r3, r7, #12
 8001e26:	4619      	mov	r1, r3
 8001e28:	4804      	ldr	r0, [pc, #16]	; (8001e3c <HAL_TIM_MspPostInit+0x6c>)
 8001e2a:	f000 fe15 	bl	8002a58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001e2e:	bf00      	nop
 8001e30:	3720      	adds	r7, #32
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	40020000 	.word	0x40020000

08001e40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	; 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 0314 	add.w	r3, r7, #20
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a19      	ldr	r2, [pc, #100]	; (8001ec4 <HAL_UART_MspInit+0x84>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d12b      	bne.n	8001eba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	613b      	str	r3, [r7, #16]
 8001e66:	4b18      	ldr	r3, [pc, #96]	; (8001ec8 <HAL_UART_MspInit+0x88>)
 8001e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6a:	4a17      	ldr	r2, [pc, #92]	; (8001ec8 <HAL_UART_MspInit+0x88>)
 8001e6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e70:	6413      	str	r3, [r2, #64]	; 0x40
 8001e72:	4b15      	ldr	r3, [pc, #84]	; (8001ec8 <HAL_UART_MspInit+0x88>)
 8001e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e7a:	613b      	str	r3, [r7, #16]
 8001e7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	4b11      	ldr	r3, [pc, #68]	; (8001ec8 <HAL_UART_MspInit+0x88>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	4a10      	ldr	r2, [pc, #64]	; (8001ec8 <HAL_UART_MspInit+0x88>)
 8001e88:	f043 0301 	orr.w	r3, r3, #1
 8001e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ec8 <HAL_UART_MspInit+0x88>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e9a:	230c      	movs	r3, #12
 8001e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001eaa:	2307      	movs	r3, #7
 8001eac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eae:	f107 0314 	add.w	r3, r7, #20
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4805      	ldr	r0, [pc, #20]	; (8001ecc <HAL_UART_MspInit+0x8c>)
 8001eb6:	f000 fdcf 	bl	8002a58 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001eba:	bf00      	nop
 8001ebc:	3728      	adds	r7, #40	; 0x28
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40004400 	.word	0x40004400
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	40020000 	.word	0x40020000

08001ed0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ed4:	e7fe      	b.n	8001ed4 <NMI_Handler+0x4>

08001ed6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eda:	e7fe      	b.n	8001eda <HardFault_Handler+0x4>

08001edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ee0:	e7fe      	b.n	8001ee0 <MemManage_Handler+0x4>

08001ee2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ee6:	e7fe      	b.n	8001ee6 <BusFault_Handler+0x4>

08001ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eec:	e7fe      	b.n	8001eec <UsageFault_Handler+0x4>

08001eee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ef2:	bf00      	nop
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f1c:	f000 f8ca 	bl	80020b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f20:	bf00      	nop
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f2c:	4a14      	ldr	r2, [pc, #80]	; (8001f80 <_sbrk+0x5c>)
 8001f2e:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <_sbrk+0x60>)
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f38:	4b13      	ldr	r3, [pc, #76]	; (8001f88 <_sbrk+0x64>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d102      	bne.n	8001f46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f40:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <_sbrk+0x64>)
 8001f42:	4a12      	ldr	r2, [pc, #72]	; (8001f8c <_sbrk+0x68>)
 8001f44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f46:	4b10      	ldr	r3, [pc, #64]	; (8001f88 <_sbrk+0x64>)
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d207      	bcs.n	8001f64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f54:	f003 fa66 	bl	8005424 <__errno>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	230c      	movs	r3, #12
 8001f5c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f62:	e009      	b.n	8001f78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f64:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <_sbrk+0x64>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f6a:	4b07      	ldr	r3, [pc, #28]	; (8001f88 <_sbrk+0x64>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4413      	add	r3, r2
 8001f72:	4a05      	ldr	r2, [pc, #20]	; (8001f88 <_sbrk+0x64>)
 8001f74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f76:	68fb      	ldr	r3, [r7, #12]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3718      	adds	r7, #24
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20020000 	.word	0x20020000
 8001f84:	00000400 	.word	0x00000400
 8001f88:	200001fc 	.word	0x200001fc
 8001f8c:	20000390 	.word	0x20000390

08001f90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <SystemInit+0x28>)
 8001f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f9a:	4a07      	ldr	r2, [pc, #28]	; (8001fb8 <SystemInit+0x28>)
 8001f9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001fa4:	4b04      	ldr	r3, [pc, #16]	; (8001fb8 <SystemInit+0x28>)
 8001fa6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001faa:	609a      	str	r2, [r3, #8]
#endif
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ff4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001fc0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001fc2:	e003      	b.n	8001fcc <LoopCopyDataInit>

08001fc4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001fc4:	4b0c      	ldr	r3, [pc, #48]	; (8001ff8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001fc6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001fc8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001fca:	3104      	adds	r1, #4

08001fcc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001fcc:	480b      	ldr	r0, [pc, #44]	; (8001ffc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001fce:	4b0c      	ldr	r3, [pc, #48]	; (8002000 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001fd0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001fd2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001fd4:	d3f6      	bcc.n	8001fc4 <CopyDataInit>
  ldr  r2, =_sbss
 8001fd6:	4a0b      	ldr	r2, [pc, #44]	; (8002004 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001fd8:	e002      	b.n	8001fe0 <LoopFillZerobss>

08001fda <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001fda:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001fdc:	f842 3b04 	str.w	r3, [r2], #4

08001fe0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001fe0:	4b09      	ldr	r3, [pc, #36]	; (8002008 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001fe2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001fe4:	d3f9      	bcc.n	8001fda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fe6:	f7ff ffd3 	bl	8001f90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fea:	f003 fa21 	bl	8005430 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fee:	f7ff f9db 	bl	80013a8 <main>
  bx  lr    
 8001ff2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ff4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001ff8:	08009278 	.word	0x08009278
  ldr  r0, =_sdata
 8001ffc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002000:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8002004:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8002008:	2000038c 	.word	0x2000038c

0800200c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800200c:	e7fe      	b.n	800200c <ADC_IRQHandler>
	...

08002010 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002014:	4b0e      	ldr	r3, [pc, #56]	; (8002050 <HAL_Init+0x40>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a0d      	ldr	r2, [pc, #52]	; (8002050 <HAL_Init+0x40>)
 800201a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800201e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002020:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <HAL_Init+0x40>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a0a      	ldr	r2, [pc, #40]	; (8002050 <HAL_Init+0x40>)
 8002026:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800202a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800202c:	4b08      	ldr	r3, [pc, #32]	; (8002050 <HAL_Init+0x40>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a07      	ldr	r2, [pc, #28]	; (8002050 <HAL_Init+0x40>)
 8002032:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002036:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002038:	2003      	movs	r0, #3
 800203a:	f000 fcd9 	bl	80029f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800203e:	2000      	movs	r0, #0
 8002040:	f000 f808 	bl	8002054 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002044:	f7ff fdda 	bl	8001bfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40023c00 	.word	0x40023c00

08002054 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800205c:	4b12      	ldr	r3, [pc, #72]	; (80020a8 <HAL_InitTick+0x54>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	4b12      	ldr	r3, [pc, #72]	; (80020ac <HAL_InitTick+0x58>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	4619      	mov	r1, r3
 8002066:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800206a:	fbb3 f3f1 	udiv	r3, r3, r1
 800206e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002072:	4618      	mov	r0, r3
 8002074:	f000 fce3 	bl	8002a3e <HAL_SYSTICK_Config>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e00e      	b.n	80020a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b0f      	cmp	r3, #15
 8002086:	d80a      	bhi.n	800209e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002088:	2200      	movs	r2, #0
 800208a:	6879      	ldr	r1, [r7, #4]
 800208c:	f04f 30ff 	mov.w	r0, #4294967295
 8002090:	f000 fcb9 	bl	8002a06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002094:	4a06      	ldr	r2, [pc, #24]	; (80020b0 <HAL_InitTick+0x5c>)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800209a:	2300      	movs	r3, #0
 800209c:	e000      	b.n	80020a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20000000 	.word	0x20000000
 80020ac:	20000008 	.word	0x20000008
 80020b0:	20000004 	.word	0x20000004

080020b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b8:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <HAL_IncTick+0x20>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	461a      	mov	r2, r3
 80020be:	4b06      	ldr	r3, [pc, #24]	; (80020d8 <HAL_IncTick+0x24>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4413      	add	r3, r2
 80020c4:	4a04      	ldr	r2, [pc, #16]	; (80020d8 <HAL_IncTick+0x24>)
 80020c6:	6013      	str	r3, [r2, #0]
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	20000008 	.word	0x20000008
 80020d8:	20000384 	.word	0x20000384

080020dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  return uwTick;
 80020e0:	4b03      	ldr	r3, [pc, #12]	; (80020f0 <HAL_GetTick+0x14>)
 80020e2:	681b      	ldr	r3, [r3, #0]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	20000384 	.word	0x20000384

080020f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020fc:	f7ff ffee 	bl	80020dc <HAL_GetTick>
 8002100:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800210c:	d005      	beq.n	800211a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800210e:	4b09      	ldr	r3, [pc, #36]	; (8002134 <HAL_Delay+0x40>)
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	461a      	mov	r2, r3
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	4413      	add	r3, r2
 8002118:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800211a:	bf00      	nop
 800211c:	f7ff ffde 	bl	80020dc <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	429a      	cmp	r2, r3
 800212a:	d8f7      	bhi.n	800211c <HAL_Delay+0x28>
  {
  }
}
 800212c:	bf00      	nop
 800212e:	3710      	adds	r7, #16
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000008 	.word	0x20000008

08002138 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002140:	2300      	movs	r3, #0
 8002142:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e033      	b.n	80021b6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002152:	2b00      	cmp	r3, #0
 8002154:	d109      	bne.n	800216a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7ff fd78 	bl	8001c4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f003 0310 	and.w	r3, r3, #16
 8002172:	2b00      	cmp	r3, #0
 8002174:	d118      	bne.n	80021a8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800217e:	f023 0302 	bic.w	r3, r3, #2
 8002182:	f043 0202 	orr.w	r2, r3, #2
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 fa82 	bl	8002694 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219a:	f023 0303 	bic.w	r3, r3, #3
 800219e:	f043 0201 	orr.w	r2, r3, #1
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	641a      	str	r2, [r3, #64]	; 0x40
 80021a6:	e001      	b.n	80021ac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
	...

080021c0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d101      	bne.n	80021da <HAL_ADC_Start+0x1a>
 80021d6:	2302      	movs	r3, #2
 80021d8:	e08a      	b.n	80022f0 <HAL_ADC_Start+0x130>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2201      	movs	r2, #1
 80021de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d018      	beq.n	8002222 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	689a      	ldr	r2, [r3, #8]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f042 0201 	orr.w	r2, r2, #1
 80021fe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002200:	4b3e      	ldr	r3, [pc, #248]	; (80022fc <HAL_ADC_Start+0x13c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a3e      	ldr	r2, [pc, #248]	; (8002300 <HAL_ADC_Start+0x140>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	0c9a      	lsrs	r2, r3, #18
 800220c:	4613      	mov	r3, r2
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	4413      	add	r3, r2
 8002212:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002214:	e002      	b.n	800221c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	3b01      	subs	r3, #1
 800221a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1f9      	bne.n	8002216 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b01      	cmp	r3, #1
 800222e:	d15e      	bne.n	80022ee <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002234:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002238:	f023 0301 	bic.w	r3, r3, #1
 800223c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800224e:	2b00      	cmp	r3, #0
 8002250:	d007      	beq.n	8002262 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002256:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800225a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800226a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800226e:	d106      	bne.n	800227e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002274:	f023 0206 	bic.w	r2, r3, #6
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	645a      	str	r2, [r3, #68]	; 0x44
 800227c:	e002      	b.n	8002284 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800228c:	4b1d      	ldr	r3, [pc, #116]	; (8002304 <HAL_ADC_Start+0x144>)
 800228e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002298:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f003 031f 	and.w	r3, r3, #31
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d10f      	bne.n	80022c6 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d11c      	bne.n	80022ee <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80022c2:	609a      	str	r2, [r3, #8]
 80022c4:	e013      	b.n	80022ee <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a0f      	ldr	r2, [pc, #60]	; (8002308 <HAL_ADC_Start+0x148>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d10e      	bne.n	80022ee <HAL_ADC_Start+0x12e>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d107      	bne.n	80022ee <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	689a      	ldr	r2, [r3, #8]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80022ec:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3714      	adds	r7, #20
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	20000000 	.word	0x20000000
 8002300:	431bde83 	.word	0x431bde83
 8002304:	40012300 	.word	0x40012300
 8002308:	40012000 	.word	0x40012000

0800230c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002316:	2300      	movs	r3, #0
 8002318:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002324:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002328:	d113      	bne.n	8002352 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002334:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002338:	d10b      	bne.n	8002352 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233e:	f043 0220 	orr.w	r2, r3, #32
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e05c      	b.n	800240c <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002352:	f7ff fec3 	bl	80020dc <HAL_GetTick>
 8002356:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002358:	e01a      	b.n	8002390 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002360:	d016      	beq.n	8002390 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d007      	beq.n	8002378 <HAL_ADC_PollForConversion+0x6c>
 8002368:	f7ff feb8 	bl	80020dc <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	683a      	ldr	r2, [r7, #0]
 8002374:	429a      	cmp	r2, r3
 8002376:	d20b      	bcs.n	8002390 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237c:	f043 0204 	orr.w	r2, r3, #4
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e03d      	b.n	800240c <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	2b02      	cmp	r3, #2
 800239c:	d1dd      	bne.n	800235a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f06f 0212 	mvn.w	r2, #18
 80023a6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ac:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d123      	bne.n	800240a <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d11f      	bne.n	800240a <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d006      	beq.n	80023e6 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d111      	bne.n	800240a <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d105      	bne.n	800240a <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002402:	f043 0201 	orr.w	r2, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002422:	4618      	mov	r0, r3
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
	...

08002430 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800243a:	2300      	movs	r3, #0
 800243c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002444:	2b01      	cmp	r3, #1
 8002446:	d101      	bne.n	800244c <HAL_ADC_ConfigChannel+0x1c>
 8002448:	2302      	movs	r3, #2
 800244a:	e113      	b.n	8002674 <HAL_ADC_ConfigChannel+0x244>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2201      	movs	r2, #1
 8002450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2b09      	cmp	r3, #9
 800245a:	d925      	bls.n	80024a8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68d9      	ldr	r1, [r3, #12]
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	b29b      	uxth	r3, r3
 8002468:	461a      	mov	r2, r3
 800246a:	4613      	mov	r3, r2
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	4413      	add	r3, r2
 8002470:	3b1e      	subs	r3, #30
 8002472:	2207      	movs	r2, #7
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	43da      	mvns	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	400a      	ands	r2, r1
 8002480:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68d9      	ldr	r1, [r3, #12]
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	689a      	ldr	r2, [r3, #8]
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	b29b      	uxth	r3, r3
 8002492:	4618      	mov	r0, r3
 8002494:	4603      	mov	r3, r0
 8002496:	005b      	lsls	r3, r3, #1
 8002498:	4403      	add	r3, r0
 800249a:	3b1e      	subs	r3, #30
 800249c:	409a      	lsls	r2, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	430a      	orrs	r2, r1
 80024a4:	60da      	str	r2, [r3, #12]
 80024a6:	e022      	b.n	80024ee <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6919      	ldr	r1, [r3, #16]
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	461a      	mov	r2, r3
 80024b6:	4613      	mov	r3, r2
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	4413      	add	r3, r2
 80024bc:	2207      	movs	r2, #7
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	43da      	mvns	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	400a      	ands	r2, r1
 80024ca:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	6919      	ldr	r1, [r3, #16]
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	689a      	ldr	r2, [r3, #8]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	b29b      	uxth	r3, r3
 80024dc:	4618      	mov	r0, r3
 80024de:	4603      	mov	r3, r0
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	4403      	add	r3, r0
 80024e4:	409a      	lsls	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	430a      	orrs	r2, r1
 80024ec:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	2b06      	cmp	r3, #6
 80024f4:	d824      	bhi.n	8002540 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685a      	ldr	r2, [r3, #4]
 8002500:	4613      	mov	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	3b05      	subs	r3, #5
 8002508:	221f      	movs	r2, #31
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43da      	mvns	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	400a      	ands	r2, r1
 8002516:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	b29b      	uxth	r3, r3
 8002524:	4618      	mov	r0, r3
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	4613      	mov	r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	4413      	add	r3, r2
 8002530:	3b05      	subs	r3, #5
 8002532:	fa00 f203 	lsl.w	r2, r0, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	430a      	orrs	r2, r1
 800253c:	635a      	str	r2, [r3, #52]	; 0x34
 800253e:	e04c      	b.n	80025da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2b0c      	cmp	r3, #12
 8002546:	d824      	bhi.n	8002592 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685a      	ldr	r2, [r3, #4]
 8002552:	4613      	mov	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	4413      	add	r3, r2
 8002558:	3b23      	subs	r3, #35	; 0x23
 800255a:	221f      	movs	r2, #31
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	43da      	mvns	r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	400a      	ands	r2, r1
 8002568:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	b29b      	uxth	r3, r3
 8002576:	4618      	mov	r0, r3
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	4613      	mov	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	4413      	add	r3, r2
 8002582:	3b23      	subs	r3, #35	; 0x23
 8002584:	fa00 f203 	lsl.w	r2, r0, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	430a      	orrs	r2, r1
 800258e:	631a      	str	r2, [r3, #48]	; 0x30
 8002590:	e023      	b.n	80025da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	4613      	mov	r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4413      	add	r3, r2
 80025a2:	3b41      	subs	r3, #65	; 0x41
 80025a4:	221f      	movs	r2, #31
 80025a6:	fa02 f303 	lsl.w	r3, r2, r3
 80025aa:	43da      	mvns	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	400a      	ands	r2, r1
 80025b2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	b29b      	uxth	r3, r3
 80025c0:	4618      	mov	r0, r3
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685a      	ldr	r2, [r3, #4]
 80025c6:	4613      	mov	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4413      	add	r3, r2
 80025cc:	3b41      	subs	r3, #65	; 0x41
 80025ce:	fa00 f203 	lsl.w	r2, r0, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	430a      	orrs	r2, r1
 80025d8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025da:	4b29      	ldr	r3, [pc, #164]	; (8002680 <HAL_ADC_ConfigChannel+0x250>)
 80025dc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a28      	ldr	r2, [pc, #160]	; (8002684 <HAL_ADC_ConfigChannel+0x254>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d10f      	bne.n	8002608 <HAL_ADC_ConfigChannel+0x1d8>
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2b12      	cmp	r3, #18
 80025ee:	d10b      	bne.n	8002608 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a1d      	ldr	r2, [pc, #116]	; (8002684 <HAL_ADC_ConfigChannel+0x254>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d12b      	bne.n	800266a <HAL_ADC_ConfigChannel+0x23a>
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a1c      	ldr	r2, [pc, #112]	; (8002688 <HAL_ADC_ConfigChannel+0x258>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d003      	beq.n	8002624 <HAL_ADC_ConfigChannel+0x1f4>
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2b11      	cmp	r3, #17
 8002622:	d122      	bne.n	800266a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a11      	ldr	r2, [pc, #68]	; (8002688 <HAL_ADC_ConfigChannel+0x258>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d111      	bne.n	800266a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002646:	4b11      	ldr	r3, [pc, #68]	; (800268c <HAL_ADC_ConfigChannel+0x25c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a11      	ldr	r2, [pc, #68]	; (8002690 <HAL_ADC_ConfigChannel+0x260>)
 800264c:	fba2 2303 	umull	r2, r3, r2, r3
 8002650:	0c9a      	lsrs	r2, r3, #18
 8002652:	4613      	mov	r3, r2
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	4413      	add	r3, r2
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800265c:	e002      	b.n	8002664 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	3b01      	subs	r3, #1
 8002662:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f9      	bne.n	800265e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	40012300 	.word	0x40012300
 8002684:	40012000 	.word	0x40012000
 8002688:	10000012 	.word	0x10000012
 800268c:	20000000 	.word	0x20000000
 8002690:	431bde83 	.word	0x431bde83

08002694 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800269c:	4b79      	ldr	r3, [pc, #484]	; (8002884 <ADC_Init+0x1f0>)
 800269e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	685a      	ldr	r2, [r3, #4]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	431a      	orrs	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6859      	ldr	r1, [r3, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	021a      	lsls	r2, r3, #8
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	430a      	orrs	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80026ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6859      	ldr	r1, [r3, #4]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800270e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6899      	ldr	r1, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002726:	4a58      	ldr	r2, [pc, #352]	; (8002888 <ADC_Init+0x1f4>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d022      	beq.n	8002772 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689a      	ldr	r2, [r3, #8]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800273a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6899      	ldr	r1, [r3, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689a      	ldr	r2, [r3, #8]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800275c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6899      	ldr	r1, [r3, #8]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	430a      	orrs	r2, r1
 800276e:	609a      	str	r2, [r3, #8]
 8002770:	e00f      	b.n	8002792 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002780:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002790:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 0202 	bic.w	r2, r2, #2
 80027a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6899      	ldr	r1, [r3, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	7e1b      	ldrb	r3, [r3, #24]
 80027ac:	005a      	lsls	r2, r3, #1
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d01b      	beq.n	80027f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027ce:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80027de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6859      	ldr	r1, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ea:	3b01      	subs	r3, #1
 80027ec:	035a      	lsls	r2, r3, #13
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	605a      	str	r2, [r3, #4]
 80027f6:	e007      	b.n	8002808 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685a      	ldr	r2, [r3, #4]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002806:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002816:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	3b01      	subs	r3, #1
 8002824:	051a      	lsls	r2, r3, #20
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800283c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6899      	ldr	r1, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800284a:	025a      	lsls	r2, r3, #9
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689a      	ldr	r2, [r3, #8]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002862:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6899      	ldr	r1, [r3, #8]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	029a      	lsls	r2, r3, #10
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	430a      	orrs	r2, r1
 8002876:	609a      	str	r2, [r3, #8]
}
 8002878:	bf00      	nop
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	40012300 	.word	0x40012300
 8002888:	0f000001 	.word	0x0f000001

0800288c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800289c:	4b0c      	ldr	r3, [pc, #48]	; (80028d0 <__NVIC_SetPriorityGrouping+0x44>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028a2:	68ba      	ldr	r2, [r7, #8]
 80028a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028a8:	4013      	ands	r3, r2
 80028aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028be:	4a04      	ldr	r2, [pc, #16]	; (80028d0 <__NVIC_SetPriorityGrouping+0x44>)
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	60d3      	str	r3, [r2, #12]
}
 80028c4:	bf00      	nop
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr
 80028d0:	e000ed00 	.word	0xe000ed00

080028d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028d8:	4b04      	ldr	r3, [pc, #16]	; (80028ec <__NVIC_GetPriorityGrouping+0x18>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	0a1b      	lsrs	r3, r3, #8
 80028de:	f003 0307 	and.w	r3, r3, #7
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr
 80028ec:	e000ed00 	.word	0xe000ed00

080028f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	6039      	str	r1, [r7, #0]
 80028fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002900:	2b00      	cmp	r3, #0
 8002902:	db0a      	blt.n	800291a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	b2da      	uxtb	r2, r3
 8002908:	490c      	ldr	r1, [pc, #48]	; (800293c <__NVIC_SetPriority+0x4c>)
 800290a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290e:	0112      	lsls	r2, r2, #4
 8002910:	b2d2      	uxtb	r2, r2
 8002912:	440b      	add	r3, r1
 8002914:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002918:	e00a      	b.n	8002930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	b2da      	uxtb	r2, r3
 800291e:	4908      	ldr	r1, [pc, #32]	; (8002940 <__NVIC_SetPriority+0x50>)
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	3b04      	subs	r3, #4
 8002928:	0112      	lsls	r2, r2, #4
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	440b      	add	r3, r1
 800292e:	761a      	strb	r2, [r3, #24]
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	e000e100 	.word	0xe000e100
 8002940:	e000ed00 	.word	0xe000ed00

08002944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002944:	b480      	push	{r7}
 8002946:	b089      	sub	sp, #36	; 0x24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	f1c3 0307 	rsb	r3, r3, #7
 800295e:	2b04      	cmp	r3, #4
 8002960:	bf28      	it	cs
 8002962:	2304      	movcs	r3, #4
 8002964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	3304      	adds	r3, #4
 800296a:	2b06      	cmp	r3, #6
 800296c:	d902      	bls.n	8002974 <NVIC_EncodePriority+0x30>
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	3b03      	subs	r3, #3
 8002972:	e000      	b.n	8002976 <NVIC_EncodePriority+0x32>
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002978:	f04f 32ff 	mov.w	r2, #4294967295
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43da      	mvns	r2, r3
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	401a      	ands	r2, r3
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800298c:	f04f 31ff 	mov.w	r1, #4294967295
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	fa01 f303 	lsl.w	r3, r1, r3
 8002996:	43d9      	mvns	r1, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800299c:	4313      	orrs	r3, r2
         );
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3724      	adds	r7, #36	; 0x24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
	...

080029ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029bc:	d301      	bcc.n	80029c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029be:	2301      	movs	r3, #1
 80029c0:	e00f      	b.n	80029e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029c2:	4a0a      	ldr	r2, [pc, #40]	; (80029ec <SysTick_Config+0x40>)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3b01      	subs	r3, #1
 80029c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ca:	210f      	movs	r1, #15
 80029cc:	f04f 30ff 	mov.w	r0, #4294967295
 80029d0:	f7ff ff8e 	bl	80028f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029d4:	4b05      	ldr	r3, [pc, #20]	; (80029ec <SysTick_Config+0x40>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029da:	4b04      	ldr	r3, [pc, #16]	; (80029ec <SysTick_Config+0x40>)
 80029dc:	2207      	movs	r2, #7
 80029de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	e000e010 	.word	0xe000e010

080029f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f7ff ff47 	bl	800288c <__NVIC_SetPriorityGrouping>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b086      	sub	sp, #24
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	60b9      	str	r1, [r7, #8]
 8002a10:	607a      	str	r2, [r7, #4]
 8002a12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a18:	f7ff ff5c 	bl	80028d4 <__NVIC_GetPriorityGrouping>
 8002a1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	68b9      	ldr	r1, [r7, #8]
 8002a22:	6978      	ldr	r0, [r7, #20]
 8002a24:	f7ff ff8e 	bl	8002944 <NVIC_EncodePriority>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a2e:	4611      	mov	r1, r2
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff ff5d 	bl	80028f0 <__NVIC_SetPriority>
}
 8002a36:	bf00      	nop
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7ff ffb0 	bl	80029ac <SysTick_Config>
 8002a4c:	4603      	mov	r3, r0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b089      	sub	sp, #36	; 0x24
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a66:	2300      	movs	r3, #0
 8002a68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a6e:	2300      	movs	r3, #0
 8002a70:	61fb      	str	r3, [r7, #28]
 8002a72:	e159      	b.n	8002d28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a74:	2201      	movs	r2, #1
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	697a      	ldr	r2, [r7, #20]
 8002a84:	4013      	ands	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	f040 8148 	bne.w	8002d22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d00b      	beq.n	8002ab2 <HAL_GPIO_Init+0x5a>
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d007      	beq.n	8002ab2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002aa6:	2b11      	cmp	r3, #17
 8002aa8:	d003      	beq.n	8002ab2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b12      	cmp	r3, #18
 8002ab0:	d130      	bne.n	8002b14 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	2203      	movs	r2, #3
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	43db      	mvns	r3, r3
 8002ac4:	69ba      	ldr	r2, [r7, #24]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	68da      	ldr	r2, [r3, #12]
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	69ba      	ldr	r2, [r7, #24]
 8002ae0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ae8:	2201      	movs	r2, #1
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	43db      	mvns	r3, r3
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	4013      	ands	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	091b      	lsrs	r3, r3, #4
 8002afe:	f003 0201 	and.w	r2, r3, #1
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	2203      	movs	r2, #3
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	43db      	mvns	r3, r3
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	fa02 f303 	lsl.w	r3, r2, r3
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d003      	beq.n	8002b54 <HAL_GPIO_Init+0xfc>
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b12      	cmp	r3, #18
 8002b52:	d123      	bne.n	8002b9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	08da      	lsrs	r2, r3, #3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3208      	adds	r2, #8
 8002b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	220f      	movs	r2, #15
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	43db      	mvns	r3, r3
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	4013      	ands	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	691a      	ldr	r2, [r3, #16]
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	08da      	lsrs	r2, r3, #3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3208      	adds	r2, #8
 8002b96:	69b9      	ldr	r1, [r7, #24]
 8002b98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 0203 	and.w	r2, r3, #3
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	f000 80a2 	beq.w	8002d22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bde:	2300      	movs	r3, #0
 8002be0:	60fb      	str	r3, [r7, #12]
 8002be2:	4b56      	ldr	r3, [pc, #344]	; (8002d3c <HAL_GPIO_Init+0x2e4>)
 8002be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be6:	4a55      	ldr	r2, [pc, #340]	; (8002d3c <HAL_GPIO_Init+0x2e4>)
 8002be8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bec:	6453      	str	r3, [r2, #68]	; 0x44
 8002bee:	4b53      	ldr	r3, [pc, #332]	; (8002d3c <HAL_GPIO_Init+0x2e4>)
 8002bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bfa:	4a51      	ldr	r2, [pc, #324]	; (8002d40 <HAL_GPIO_Init+0x2e8>)
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	089b      	lsrs	r3, r3, #2
 8002c00:	3302      	adds	r3, #2
 8002c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	f003 0303 	and.w	r3, r3, #3
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	220f      	movs	r2, #15
 8002c12:	fa02 f303 	lsl.w	r3, r2, r3
 8002c16:	43db      	mvns	r3, r3
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a48      	ldr	r2, [pc, #288]	; (8002d44 <HAL_GPIO_Init+0x2ec>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d019      	beq.n	8002c5a <HAL_GPIO_Init+0x202>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a47      	ldr	r2, [pc, #284]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d013      	beq.n	8002c56 <HAL_GPIO_Init+0x1fe>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a46      	ldr	r2, [pc, #280]	; (8002d4c <HAL_GPIO_Init+0x2f4>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d00d      	beq.n	8002c52 <HAL_GPIO_Init+0x1fa>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a45      	ldr	r2, [pc, #276]	; (8002d50 <HAL_GPIO_Init+0x2f8>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d007      	beq.n	8002c4e <HAL_GPIO_Init+0x1f6>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a44      	ldr	r2, [pc, #272]	; (8002d54 <HAL_GPIO_Init+0x2fc>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d101      	bne.n	8002c4a <HAL_GPIO_Init+0x1f2>
 8002c46:	2304      	movs	r3, #4
 8002c48:	e008      	b.n	8002c5c <HAL_GPIO_Init+0x204>
 8002c4a:	2307      	movs	r3, #7
 8002c4c:	e006      	b.n	8002c5c <HAL_GPIO_Init+0x204>
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e004      	b.n	8002c5c <HAL_GPIO_Init+0x204>
 8002c52:	2302      	movs	r3, #2
 8002c54:	e002      	b.n	8002c5c <HAL_GPIO_Init+0x204>
 8002c56:	2301      	movs	r3, #1
 8002c58:	e000      	b.n	8002c5c <HAL_GPIO_Init+0x204>
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	69fa      	ldr	r2, [r7, #28]
 8002c5e:	f002 0203 	and.w	r2, r2, #3
 8002c62:	0092      	lsls	r2, r2, #2
 8002c64:	4093      	lsls	r3, r2
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c6c:	4934      	ldr	r1, [pc, #208]	; (8002d40 <HAL_GPIO_Init+0x2e8>)
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	089b      	lsrs	r3, r3, #2
 8002c72:	3302      	adds	r3, #2
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c7a:	4b37      	ldr	r3, [pc, #220]	; (8002d58 <HAL_GPIO_Init+0x300>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	43db      	mvns	r3, r3
 8002c84:	69ba      	ldr	r2, [r7, #24]
 8002c86:	4013      	ands	r3, r2
 8002c88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c9e:	4a2e      	ldr	r2, [pc, #184]	; (8002d58 <HAL_GPIO_Init+0x300>)
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002ca4:	4b2c      	ldr	r3, [pc, #176]	; (8002d58 <HAL_GPIO_Init+0x300>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	43db      	mvns	r3, r3
 8002cae:	69ba      	ldr	r2, [r7, #24]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d003      	beq.n	8002cc8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cc8:	4a23      	ldr	r2, [pc, #140]	; (8002d58 <HAL_GPIO_Init+0x300>)
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cce:	4b22      	ldr	r3, [pc, #136]	; (8002d58 <HAL_GPIO_Init+0x300>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cf2:	4a19      	ldr	r2, [pc, #100]	; (8002d58 <HAL_GPIO_Init+0x300>)
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cf8:	4b17      	ldr	r3, [pc, #92]	; (8002d58 <HAL_GPIO_Init+0x300>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	43db      	mvns	r3, r3
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4013      	ands	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d1c:	4a0e      	ldr	r2, [pc, #56]	; (8002d58 <HAL_GPIO_Init+0x300>)
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3301      	adds	r3, #1
 8002d26:	61fb      	str	r3, [r7, #28]
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	2b0f      	cmp	r3, #15
 8002d2c:	f67f aea2 	bls.w	8002a74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d30:	bf00      	nop
 8002d32:	3724      	adds	r7, #36	; 0x24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	40013800 	.word	0x40013800
 8002d44:	40020000 	.word	0x40020000
 8002d48:	40020400 	.word	0x40020400
 8002d4c:	40020800 	.word	0x40020800
 8002d50:	40020c00 	.word	0x40020c00
 8002d54:	40021000 	.word	0x40021000
 8002d58:	40013c00 	.word	0x40013c00

08002d5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	460b      	mov	r3, r1
 8002d66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	691a      	ldr	r2, [r3, #16]
 8002d6c:	887b      	ldrh	r3, [r7, #2]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d002      	beq.n	8002d7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d74:	2301      	movs	r3, #1
 8002d76:	73fb      	strb	r3, [r7, #15]
 8002d78:	e001      	b.n	8002d7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3714      	adds	r7, #20
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	460b      	mov	r3, r1
 8002d96:	807b      	strh	r3, [r7, #2]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d9c:	787b      	ldrb	r3, [r7, #1]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002da2:	887a      	ldrh	r2, [r7, #2]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002da8:	e003      	b.n	8002db2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002daa:	887b      	ldrh	r3, [r7, #2]
 8002dac:	041a      	lsls	r2, r3, #16
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	619a      	str	r2, [r3, #24]
}
 8002db2:	bf00      	nop
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
	...

08002dc0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e11f      	b.n	8003012 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d106      	bne.n	8002dec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7fe ff74 	bl	8001cd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2224      	movs	r2, #36	; 0x24
 8002df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f022 0201 	bic.w	r2, r2, #1
 8002e02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e24:	f001 f8b8 	bl	8003f98 <HAL_RCC_GetPCLK1Freq>
 8002e28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	4a7b      	ldr	r2, [pc, #492]	; (800301c <HAL_I2C_Init+0x25c>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d807      	bhi.n	8002e44 <HAL_I2C_Init+0x84>
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	4a7a      	ldr	r2, [pc, #488]	; (8003020 <HAL_I2C_Init+0x260>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	bf94      	ite	ls
 8002e3c:	2301      	movls	r3, #1
 8002e3e:	2300      	movhi	r3, #0
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	e006      	b.n	8002e52 <HAL_I2C_Init+0x92>
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	4a77      	ldr	r2, [pc, #476]	; (8003024 <HAL_I2C_Init+0x264>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	bf94      	ite	ls
 8002e4c:	2301      	movls	r3, #1
 8002e4e:	2300      	movhi	r3, #0
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e0db      	b.n	8003012 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	4a72      	ldr	r2, [pc, #456]	; (8003028 <HAL_I2C_Init+0x268>)
 8002e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e62:	0c9b      	lsrs	r3, r3, #18
 8002e64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	68ba      	ldr	r2, [r7, #8]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6a1b      	ldr	r3, [r3, #32]
 8002e80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	4a64      	ldr	r2, [pc, #400]	; (800301c <HAL_I2C_Init+0x25c>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d802      	bhi.n	8002e94 <HAL_I2C_Init+0xd4>
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	3301      	adds	r3, #1
 8002e92:	e009      	b.n	8002ea8 <HAL_I2C_Init+0xe8>
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e9a:	fb02 f303 	mul.w	r3, r2, r3
 8002e9e:	4a63      	ldr	r2, [pc, #396]	; (800302c <HAL_I2C_Init+0x26c>)
 8002ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea4:	099b      	lsrs	r3, r3, #6
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	6812      	ldr	r2, [r2, #0]
 8002eac:	430b      	orrs	r3, r1
 8002eae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002eba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	4956      	ldr	r1, [pc, #344]	; (800301c <HAL_I2C_Init+0x25c>)
 8002ec4:	428b      	cmp	r3, r1
 8002ec6:	d80d      	bhi.n	8002ee4 <HAL_I2C_Init+0x124>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	1e59      	subs	r1, r3, #1
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002edc:	2b04      	cmp	r3, #4
 8002ede:	bf38      	it	cc
 8002ee0:	2304      	movcc	r3, #4
 8002ee2:	e04f      	b.n	8002f84 <HAL_I2C_Init+0x1c4>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d111      	bne.n	8002f10 <HAL_I2C_Init+0x150>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1e58      	subs	r0, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6859      	ldr	r1, [r3, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	440b      	add	r3, r1
 8002efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002efe:	3301      	adds	r3, #1
 8002f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	bf0c      	ite	eq
 8002f08:	2301      	moveq	r3, #1
 8002f0a:	2300      	movne	r3, #0
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	e012      	b.n	8002f36 <HAL_I2C_Init+0x176>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	1e58      	subs	r0, r3, #1
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6859      	ldr	r1, [r3, #4]
 8002f18:	460b      	mov	r3, r1
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	0099      	lsls	r1, r3, #2
 8002f20:	440b      	add	r3, r1
 8002f22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f26:	3301      	adds	r3, #1
 8002f28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	bf0c      	ite	eq
 8002f30:	2301      	moveq	r3, #1
 8002f32:	2300      	movne	r3, #0
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <HAL_I2C_Init+0x17e>
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e022      	b.n	8002f84 <HAL_I2C_Init+0x1c4>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d10e      	bne.n	8002f64 <HAL_I2C_Init+0x1a4>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	1e58      	subs	r0, r3, #1
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6859      	ldr	r1, [r3, #4]
 8002f4e:	460b      	mov	r3, r1
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	440b      	add	r3, r1
 8002f54:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f58:	3301      	adds	r3, #1
 8002f5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f62:	e00f      	b.n	8002f84 <HAL_I2C_Init+0x1c4>
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	1e58      	subs	r0, r3, #1
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6859      	ldr	r1, [r3, #4]
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	0099      	lsls	r1, r3, #2
 8002f74:	440b      	add	r3, r1
 8002f76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f84:	6879      	ldr	r1, [r7, #4]
 8002f86:	6809      	ldr	r1, [r1, #0]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	69da      	ldr	r2, [r3, #28]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a1b      	ldr	r3, [r3, #32]
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002fb2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	6911      	ldr	r1, [r2, #16]
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	68d2      	ldr	r2, [r2, #12]
 8002fbe:	4311      	orrs	r1, r2
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	6812      	ldr	r2, [r2, #0]
 8002fc4:	430b      	orrs	r3, r1
 8002fc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	695a      	ldr	r2, [r3, #20]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f042 0201 	orr.w	r2, r2, #1
 8002ff2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2220      	movs	r2, #32
 8002ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	000186a0 	.word	0x000186a0
 8003020:	001e847f 	.word	0x001e847f
 8003024:	003d08ff 	.word	0x003d08ff
 8003028:	431bde83 	.word	0x431bde83
 800302c:	10624dd3 	.word	0x10624dd3

08003030 <HAL_I2C_Slave_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	; 0x28
 8003034:	af02      	add	r7, sp, #8
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	603b      	str	r3, [r7, #0]
 800303c:	4613      	mov	r3, r2
 800303e:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003040:	f7ff f84c 	bl	80020dc <HAL_GetTick>
 8003044:	61f8      	str	r0, [r7, #28]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b20      	cmp	r3, #32
 8003050:	f040 80fb 	bne.w	800324a <HAL_I2C_Slave_Transmit+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d002      	beq.n	8003060 <HAL_I2C_Slave_Transmit+0x30>
 800305a:	88fb      	ldrh	r3, [r7, #6]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_I2C_Slave_Transmit+0x34>
    {
      return  HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e0f3      	b.n	800324c <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800306a:	2b01      	cmp	r3, #1
 800306c:	d101      	bne.n	8003072 <HAL_I2C_Slave_Transmit+0x42>
 800306e:	2302      	movs	r3, #2
 8003070:	e0ec      	b.n	800324c <HAL_I2C_Slave_Transmit+0x21c>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	2b01      	cmp	r3, #1
 8003086:	d007      	beq.n	8003098 <HAL_I2C_Slave_Transmit+0x68>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f042 0201 	orr.w	r2, r2, #1
 8003096:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030a6:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2221      	movs	r2, #33	; 0x21
 80030ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2220      	movs	r2, #32
 80030b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	68ba      	ldr	r2, [r7, #8]
 80030c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	88fa      	ldrh	r2, [r7, #6]
 80030c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	4a5f      	ldr	r2, [pc, #380]	; (8003254 <HAL_I2C_Slave_Transmit+0x224>)
 80030d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80030e8:	601a      	str	r2, [r3, #0]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	9300      	str	r3, [sp, #0]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	2200      	movs	r2, #0
 80030f2:	4959      	ldr	r1, [pc, #356]	; (8003258 <HAL_I2C_Slave_Transmit+0x228>)
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f000 f9bb 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <HAL_I2C_Slave_Transmit+0xd4>
    {
      return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e0a3      	b.n	800324c <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003104:	2300      	movs	r3, #0
 8003106:	61bb      	str	r3, [r7, #24]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	61bb      	str	r3, [r7, #24]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	61bb      	str	r3, [r7, #24]
 8003118:	69bb      	ldr	r3, [r7, #24]

    /* If 10bit addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003122:	d165      	bne.n	80031f0 <HAL_I2C_Slave_Transmit+0x1c0>
    {
      /* Wait until ADDR flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	2200      	movs	r2, #0
 800312c:	494a      	ldr	r1, [pc, #296]	; (8003258 <HAL_I2C_Slave_Transmit+0x228>)
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 f99e 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <HAL_I2C_Slave_Transmit+0x10e>
      {
        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e086      	b.n	800324c <HAL_I2C_Slave_Transmit+0x21c>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800313e:	2300      	movs	r3, #0
 8003140:	617b      	str	r3, [r7, #20]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	617b      	str	r3, [r7, #20]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003154:	e04c      	b.n	80031f0 <HAL_I2C_Slave_Transmit+0x1c0>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003156:	69fa      	ldr	r2, [r7, #28]
 8003158:	6839      	ldr	r1, [r7, #0]
 800315a:	68f8      	ldr	r0, [r7, #12]
 800315c:	f000 f9df 	bl	800351e <I2C_WaitOnTXEFlagUntilTimeout>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d009      	beq.n	800317a <HAL_I2C_Slave_Transmit+0x14a>
      {
        /* Disable Address Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003174:	601a      	str	r2, [r3, #0]

        return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e068      	b.n	800324c <HAL_I2C_Slave_Transmit+0x21c>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317e:	781a      	ldrb	r2, [r3, #0]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318a:	1c5a      	adds	r2, r3, #1
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003194:	b29b      	uxth	r3, r3
 8003196:	3b01      	subs	r3, #1
 8003198:	b29a      	uxth	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a2:	3b01      	subs	r3, #1
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	695b      	ldr	r3, [r3, #20]
 80031b0:	f003 0304 	and.w	r3, r3, #4
 80031b4:	2b04      	cmp	r3, #4
 80031b6:	d11b      	bne.n	80031f0 <HAL_I2C_Slave_Transmit+0x1c0>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d017      	beq.n	80031f0 <HAL_I2C_Slave_Transmit+0x1c0>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c4:	781a      	ldrb	r2, [r3, #0]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031da:	b29b      	uxth	r3, r3
 80031dc:	3b01      	subs	r3, #1
 80031de:	b29a      	uxth	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e8:	3b01      	subs	r3, #1
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	851a      	strh	r2, [r3, #40]	; 0x28
    while (hi2c->XferSize > 0U)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d1ae      	bne.n	8003156 <HAL_I2C_Slave_Transmit+0x126>
      }
    }

    /* Wait until AF flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_AF, RESET, Timeout, tickstart) != HAL_OK)
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	2200      	movs	r2, #0
 8003200:	f44f 3182 	mov.w	r1, #66560	; 0x10400
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f000 f933 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <HAL_I2C_Slave_Transmit+0x1e4>
    {
      return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e01b      	b.n	800324c <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800321c:	615a      	str	r2, [r3, #20]

    /* Disable Address Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800322c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2220      	movs	r2, #32
 8003232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003246:	2300      	movs	r3, #0
 8003248:	e000      	b.n	800324c <HAL_I2C_Slave_Transmit+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800324a:	2302      	movs	r3, #2
  }
}
 800324c:	4618      	mov	r0, r3
 800324e:	3720      	adds	r7, #32
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	ffff0000 	.word	0xffff0000
 8003258:	00010002 	.word	0x00010002

0800325c <HAL_I2C_Slave_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08a      	sub	sp, #40	; 0x28
 8003260:	af02      	add	r7, sp, #8
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	603b      	str	r3, [r7, #0]
 8003268:	4613      	mov	r3, r2
 800326a:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800326c:	f7fe ff36 	bl	80020dc <HAL_GetTick>
 8003270:	61f8      	str	r0, [r7, #28]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b20      	cmp	r3, #32
 800327c:	f040 80ee 	bne.w	800345c <HAL_I2C_Slave_Receive+0x200>
  {
    if ((pData == NULL) || (Size == (uint16_t)0))
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d002      	beq.n	800328c <HAL_I2C_Slave_Receive+0x30>
 8003286:	88fb      	ldrh	r3, [r7, #6]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d101      	bne.n	8003290 <HAL_I2C_Slave_Receive+0x34>
    {
      return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e0e6      	b.n	800345e <HAL_I2C_Slave_Receive+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_I2C_Slave_Receive+0x42>
 800329a:	2302      	movs	r3, #2
 800329c:	e0df      	b.n	800345e <HAL_I2C_Slave_Receive+0x202>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d007      	beq.n	80032c4 <HAL_I2C_Slave_Receive+0x68>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032d2:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2222      	movs	r2, #34	; 0x22
 80032d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2220      	movs	r2, #32
 80032e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2200      	movs	r2, #0
 80032e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	68ba      	ldr	r2, [r7, #8]
 80032ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	88fa      	ldrh	r2, [r7, #6]
 80032f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4a59      	ldr	r2, [pc, #356]	; (8003468 <HAL_I2C_Slave_Receive+0x20c>)
 8003304:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003314:	601a      	str	r2, [r3, #0]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	9300      	str	r3, [sp, #0]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	2200      	movs	r2, #0
 800331e:	4953      	ldr	r1, [pc, #332]	; (800346c <HAL_I2C_Slave_Receive+0x210>)
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f000 f8a5 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d001      	beq.n	8003330 <HAL_I2C_Slave_Receive+0xd4>
    {
      return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e096      	b.n	800345e <HAL_I2C_Slave_Receive+0x202>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003330:	2300      	movs	r3, #0
 8003332:	61bb      	str	r3, [r7, #24]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	61bb      	str	r3, [r7, #24]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	61bb      	str	r3, [r7, #24]
 8003344:	69bb      	ldr	r3, [r7, #24]

    while (hi2c->XferSize > 0U)
 8003346:	e04e      	b.n	80033e6 <HAL_I2C_Slave_Receive+0x18a>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003348:	69fa      	ldr	r2, [r7, #28]
 800334a:	6839      	ldr	r1, [r7, #0]
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 f964 	bl	800361a <I2C_WaitOnRXNEFlagUntilTimeout>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d009      	beq.n	800336c <HAL_I2C_Slave_Receive+0x110>
      {
        /* Disable Address Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003366:	601a      	str	r2, [r3, #0]

        return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e078      	b.n	800345e <HAL_I2C_Slave_Receive+0x202>
      }

      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	691a      	ldr	r2, [r3, #16]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003376:	b2d2      	uxtb	r2, r2
 8003378:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337e:	1c5a      	adds	r2, r3, #1
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003388:	3b01      	subs	r3, #1
 800338a:	b29a      	uxth	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003394:	b29b      	uxth	r3, r3
 8003396:	3b01      	subs	r3, #1
 8003398:	b29a      	uxth	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	695b      	ldr	r3, [r3, #20]
 80033a4:	f003 0304 	and.w	r3, r3, #4
 80033a8:	2b04      	cmp	r3, #4
 80033aa:	d11c      	bne.n	80033e6 <HAL_I2C_Slave_Receive+0x18a>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d018      	beq.n	80033e6 <HAL_I2C_Slave_Receive+0x18a>
      {
        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	691a      	ldr	r2, [r3, #16]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033be:	b2d2      	uxtb	r2, r2
 80033c0:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c6:	1c5a      	adds	r2, r3, #1
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033dc:	b29b      	uxth	r3, r3
 80033de:	3b01      	subs	r3, #1
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1ac      	bne.n	8003348 <HAL_I2C_Slave_Receive+0xec>
      }
    }

    /* Wait until STOP flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033ee:	69fa      	ldr	r2, [r7, #28]
 80033f0:	6839      	ldr	r1, [r7, #0]
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 f8d4 	bl	80035a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d009      	beq.n	8003412 <HAL_I2C_Slave_Receive+0x1b6>
    {
      /* Disable Address Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800340c:	601a      	str	r2, [r3, #0]

      return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e025      	b.n	800345e <HAL_I2C_Slave_Receive+0x202>
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	695b      	ldr	r3, [r3, #20]
 800341c:	617b      	str	r3, [r7, #20]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f042 0201 	orr.w	r2, r2, #1
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	697b      	ldr	r3, [r7, #20]

    /* Disable Address Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800343e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2220      	movs	r2, #32
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003458:	2300      	movs	r3, #0
 800345a:	e000      	b.n	800345e <HAL_I2C_Slave_Receive+0x202>
  }
  else
  {
    return HAL_BUSY;
 800345c:	2302      	movs	r3, #2
  }
}
 800345e:	4618      	mov	r0, r3
 8003460:	3720      	adds	r7, #32
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	ffff0000 	.word	0xffff0000
 800346c:	00010002 	.word	0x00010002

08003470 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	603b      	str	r3, [r7, #0]
 800347c:	4613      	mov	r3, r2
 800347e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003480:	e025      	b.n	80034ce <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003488:	d021      	beq.n	80034ce <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800348a:	f7fe fe27 	bl	80020dc <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	429a      	cmp	r2, r3
 8003498:	d302      	bcc.n	80034a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d116      	bne.n	80034ce <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2200      	movs	r2, #0
 80034a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2220      	movs	r2, #32
 80034aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ba:	f043 0220 	orr.w	r2, r3, #32
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e023      	b.n	8003516 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	0c1b      	lsrs	r3, r3, #16
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d10d      	bne.n	80034f4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	43da      	mvns	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	4013      	ands	r3, r2
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	bf0c      	ite	eq
 80034ea:	2301      	moveq	r3, #1
 80034ec:	2300      	movne	r3, #0
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	461a      	mov	r2, r3
 80034f2:	e00c      	b.n	800350e <I2C_WaitOnFlagUntilTimeout+0x9e>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	43da      	mvns	r2, r3
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	4013      	ands	r3, r2
 8003500:	b29b      	uxth	r3, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	bf0c      	ite	eq
 8003506:	2301      	moveq	r3, #1
 8003508:	2300      	movne	r3, #0
 800350a:	b2db      	uxtb	r3, r3
 800350c:	461a      	mov	r2, r3
 800350e:	79fb      	ldrb	r3, [r7, #7]
 8003510:	429a      	cmp	r2, r3
 8003512:	d0b6      	beq.n	8003482 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b084      	sub	sp, #16
 8003522:	af00      	add	r7, sp, #0
 8003524:	60f8      	str	r0, [r7, #12]
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800352a:	e02d      	b.n	8003588 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800352c:	68f8      	ldr	r0, [r7, #12]
 800352e:	f000 f8ca 	bl	80036c6 <I2C_IsAcknowledgeFailed>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d001      	beq.n	800353c <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e02d      	b.n	8003598 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003542:	d021      	beq.n	8003588 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003544:	f7fe fdca 	bl	80020dc <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	68ba      	ldr	r2, [r7, #8]
 8003550:	429a      	cmp	r2, r3
 8003552:	d302      	bcc.n	800355a <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d116      	bne.n	8003588 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2220      	movs	r2, #32
 8003564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2200      	movs	r2, #0
 800356c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003574:	f043 0220 	orr.w	r2, r3, #32
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e007      	b.n	8003598 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003592:	2b80      	cmp	r3, #128	; 0x80
 8003594:	d1ca      	bne.n	800352c <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003596:	2300      	movs	r3, #0
}
 8003598:	4618      	mov	r0, r3
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035ac:	e029      	b.n	8003602 <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035ae:	68f8      	ldr	r0, [r7, #12]
 80035b0:	f000 f889 	bl	80036c6 <I2C_IsAcknowledgeFailed>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <I2C_WaitOnSTOPFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e029      	b.n	8003612 <I2C_WaitOnSTOPFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035be:	f7fe fd8d 	bl	80020dc <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	68ba      	ldr	r2, [r7, #8]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d302      	bcc.n	80035d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d116      	bne.n	8003602 <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2220      	movs	r2, #32
 80035de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	f043 0220 	orr.w	r2, r3, #32
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e007      	b.n	8003612 <I2C_WaitOnSTOPFlagUntilTimeout+0x72>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	695b      	ldr	r3, [r3, #20]
 8003608:	f003 0310 	and.w	r3, r3, #16
 800360c:	2b10      	cmp	r3, #16
 800360e:	d1ce      	bne.n	80035ae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b084      	sub	sp, #16
 800361e:	af00      	add	r7, sp, #0
 8003620:	60f8      	str	r0, [r7, #12]
 8003622:	60b9      	str	r1, [r7, #8]
 8003624:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003626:	e042      	b.n	80036ae <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	f003 0310 	and.w	r3, r3, #16
 8003632:	2b10      	cmp	r3, #16
 8003634:	d119      	bne.n	800366a <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f06f 0210 	mvn.w	r2, #16
 800363e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2220      	movs	r2, #32
 800364a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e029      	b.n	80036be <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800366a:	f7fe fd37 	bl	80020dc <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	68ba      	ldr	r2, [r7, #8]
 8003676:	429a      	cmp	r2, r3
 8003678:	d302      	bcc.n	8003680 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d116      	bne.n	80036ae <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2220      	movs	r2, #32
 800368a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369a:	f043 0220 	orr.w	r2, r3, #32
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e007      	b.n	80036be <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	695b      	ldr	r3, [r3, #20]
 80036b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b8:	2b40      	cmp	r3, #64	; 0x40
 80036ba:	d1b5      	bne.n	8003628 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b083      	sub	sp, #12
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036dc:	d11b      	bne.n	8003716 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036e6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2220      	movs	r2, #32
 80036f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003702:	f043 0204 	orr.w	r2, r3, #4
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e000      	b.n	8003718 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e25b      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	2b00      	cmp	r3, #0
 8003740:	d075      	beq.n	800382e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003742:	4ba3      	ldr	r3, [pc, #652]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 030c 	and.w	r3, r3, #12
 800374a:	2b04      	cmp	r3, #4
 800374c:	d00c      	beq.n	8003768 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800374e:	4ba0      	ldr	r3, [pc, #640]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003756:	2b08      	cmp	r3, #8
 8003758:	d112      	bne.n	8003780 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800375a:	4b9d      	ldr	r3, [pc, #628]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003762:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003766:	d10b      	bne.n	8003780 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003768:	4b99      	ldr	r3, [pc, #612]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d05b      	beq.n	800382c <HAL_RCC_OscConfig+0x108>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d157      	bne.n	800382c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e236      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003788:	d106      	bne.n	8003798 <HAL_RCC_OscConfig+0x74>
 800378a:	4b91      	ldr	r3, [pc, #580]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a90      	ldr	r2, [pc, #576]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003790:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003794:	6013      	str	r3, [r2, #0]
 8003796:	e01d      	b.n	80037d4 <HAL_RCC_OscConfig+0xb0>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037a0:	d10c      	bne.n	80037bc <HAL_RCC_OscConfig+0x98>
 80037a2:	4b8b      	ldr	r3, [pc, #556]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a8a      	ldr	r2, [pc, #552]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80037a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037ac:	6013      	str	r3, [r2, #0]
 80037ae:	4b88      	ldr	r3, [pc, #544]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a87      	ldr	r2, [pc, #540]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80037b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037b8:	6013      	str	r3, [r2, #0]
 80037ba:	e00b      	b.n	80037d4 <HAL_RCC_OscConfig+0xb0>
 80037bc:	4b84      	ldr	r3, [pc, #528]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a83      	ldr	r2, [pc, #524]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80037c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037c6:	6013      	str	r3, [r2, #0]
 80037c8:	4b81      	ldr	r3, [pc, #516]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a80      	ldr	r2, [pc, #512]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80037ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d013      	beq.n	8003804 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037dc:	f7fe fc7e 	bl	80020dc <HAL_GetTick>
 80037e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037e2:	e008      	b.n	80037f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037e4:	f7fe fc7a 	bl	80020dc <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	2b64      	cmp	r3, #100	; 0x64
 80037f0:	d901      	bls.n	80037f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e1fb      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037f6:	4b76      	ldr	r3, [pc, #472]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d0f0      	beq.n	80037e4 <HAL_RCC_OscConfig+0xc0>
 8003802:	e014      	b.n	800382e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003804:	f7fe fc6a 	bl	80020dc <HAL_GetTick>
 8003808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800380c:	f7fe fc66 	bl	80020dc <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b64      	cmp	r3, #100	; 0x64
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e1e7      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800381e:	4b6c      	ldr	r3, [pc, #432]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f0      	bne.n	800380c <HAL_RCC_OscConfig+0xe8>
 800382a:	e000      	b.n	800382e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800382c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d063      	beq.n	8003902 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800383a:	4b65      	ldr	r3, [pc, #404]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f003 030c 	and.w	r3, r3, #12
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00b      	beq.n	800385e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003846:	4b62      	ldr	r3, [pc, #392]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800384e:	2b08      	cmp	r3, #8
 8003850:	d11c      	bne.n	800388c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003852:	4b5f      	ldr	r3, [pc, #380]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d116      	bne.n	800388c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800385e:	4b5c      	ldr	r3, [pc, #368]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d005      	beq.n	8003876 <HAL_RCC_OscConfig+0x152>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d001      	beq.n	8003876 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e1bb      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003876:	4b56      	ldr	r3, [pc, #344]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	00db      	lsls	r3, r3, #3
 8003884:	4952      	ldr	r1, [pc, #328]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003886:	4313      	orrs	r3, r2
 8003888:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800388a:	e03a      	b.n	8003902 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d020      	beq.n	80038d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003894:	4b4f      	ldr	r3, [pc, #316]	; (80039d4 <HAL_RCC_OscConfig+0x2b0>)
 8003896:	2201      	movs	r2, #1
 8003898:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389a:	f7fe fc1f 	bl	80020dc <HAL_GetTick>
 800389e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038a0:	e008      	b.n	80038b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038a2:	f7fe fc1b 	bl	80020dc <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d901      	bls.n	80038b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e19c      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038b4:	4b46      	ldr	r3, [pc, #280]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d0f0      	beq.n	80038a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038c0:	4b43      	ldr	r3, [pc, #268]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	00db      	lsls	r3, r3, #3
 80038ce:	4940      	ldr	r1, [pc, #256]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	600b      	str	r3, [r1, #0]
 80038d4:	e015      	b.n	8003902 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038d6:	4b3f      	ldr	r3, [pc, #252]	; (80039d4 <HAL_RCC_OscConfig+0x2b0>)
 80038d8:	2200      	movs	r2, #0
 80038da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038dc:	f7fe fbfe 	bl	80020dc <HAL_GetTick>
 80038e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038e2:	e008      	b.n	80038f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038e4:	f7fe fbfa 	bl	80020dc <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e17b      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038f6:	4b36      	ldr	r3, [pc, #216]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1f0      	bne.n	80038e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0308 	and.w	r3, r3, #8
 800390a:	2b00      	cmp	r3, #0
 800390c:	d030      	beq.n	8003970 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d016      	beq.n	8003944 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003916:	4b30      	ldr	r3, [pc, #192]	; (80039d8 <HAL_RCC_OscConfig+0x2b4>)
 8003918:	2201      	movs	r2, #1
 800391a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800391c:	f7fe fbde 	bl	80020dc <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003924:	f7fe fbda 	bl	80020dc <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e15b      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003936:	4b26      	ldr	r3, [pc, #152]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003938:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d0f0      	beq.n	8003924 <HAL_RCC_OscConfig+0x200>
 8003942:	e015      	b.n	8003970 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003944:	4b24      	ldr	r3, [pc, #144]	; (80039d8 <HAL_RCC_OscConfig+0x2b4>)
 8003946:	2200      	movs	r2, #0
 8003948:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800394a:	f7fe fbc7 	bl	80020dc <HAL_GetTick>
 800394e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003950:	e008      	b.n	8003964 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003952:	f7fe fbc3 	bl	80020dc <HAL_GetTick>
 8003956:	4602      	mov	r2, r0
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d901      	bls.n	8003964 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e144      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003964:	4b1a      	ldr	r3, [pc, #104]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003966:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1f0      	bne.n	8003952 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b00      	cmp	r3, #0
 800397a:	f000 80a0 	beq.w	8003abe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800397e:	2300      	movs	r3, #0
 8003980:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003982:	4b13      	ldr	r3, [pc, #76]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10f      	bne.n	80039ae <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800398e:	2300      	movs	r3, #0
 8003990:	60bb      	str	r3, [r7, #8]
 8003992:	4b0f      	ldr	r3, [pc, #60]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003996:	4a0e      	ldr	r2, [pc, #56]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 8003998:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800399c:	6413      	str	r3, [r2, #64]	; 0x40
 800399e:	4b0c      	ldr	r3, [pc, #48]	; (80039d0 <HAL_RCC_OscConfig+0x2ac>)
 80039a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039a6:	60bb      	str	r3, [r7, #8]
 80039a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039aa:	2301      	movs	r3, #1
 80039ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ae:	4b0b      	ldr	r3, [pc, #44]	; (80039dc <HAL_RCC_OscConfig+0x2b8>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d121      	bne.n	80039fe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039ba:	4b08      	ldr	r3, [pc, #32]	; (80039dc <HAL_RCC_OscConfig+0x2b8>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a07      	ldr	r2, [pc, #28]	; (80039dc <HAL_RCC_OscConfig+0x2b8>)
 80039c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039c6:	f7fe fb89 	bl	80020dc <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039cc:	e011      	b.n	80039f2 <HAL_RCC_OscConfig+0x2ce>
 80039ce:	bf00      	nop
 80039d0:	40023800 	.word	0x40023800
 80039d4:	42470000 	.word	0x42470000
 80039d8:	42470e80 	.word	0x42470e80
 80039dc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039e0:	f7fe fb7c 	bl	80020dc <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d901      	bls.n	80039f2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e0fd      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039f2:	4b81      	ldr	r3, [pc, #516]	; (8003bf8 <HAL_RCC_OscConfig+0x4d4>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d0f0      	beq.n	80039e0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d106      	bne.n	8003a14 <HAL_RCC_OscConfig+0x2f0>
 8003a06:	4b7d      	ldr	r3, [pc, #500]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a0a:	4a7c      	ldr	r2, [pc, #496]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003a0c:	f043 0301 	orr.w	r3, r3, #1
 8003a10:	6713      	str	r3, [r2, #112]	; 0x70
 8003a12:	e01c      	b.n	8003a4e <HAL_RCC_OscConfig+0x32a>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	2b05      	cmp	r3, #5
 8003a1a:	d10c      	bne.n	8003a36 <HAL_RCC_OscConfig+0x312>
 8003a1c:	4b77      	ldr	r3, [pc, #476]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003a1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a20:	4a76      	ldr	r2, [pc, #472]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003a22:	f043 0304 	orr.w	r3, r3, #4
 8003a26:	6713      	str	r3, [r2, #112]	; 0x70
 8003a28:	4b74      	ldr	r3, [pc, #464]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a2c:	4a73      	ldr	r2, [pc, #460]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003a2e:	f043 0301 	orr.w	r3, r3, #1
 8003a32:	6713      	str	r3, [r2, #112]	; 0x70
 8003a34:	e00b      	b.n	8003a4e <HAL_RCC_OscConfig+0x32a>
 8003a36:	4b71      	ldr	r3, [pc, #452]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a3a:	4a70      	ldr	r2, [pc, #448]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003a3c:	f023 0301 	bic.w	r3, r3, #1
 8003a40:	6713      	str	r3, [r2, #112]	; 0x70
 8003a42:	4b6e      	ldr	r3, [pc, #440]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a46:	4a6d      	ldr	r2, [pc, #436]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003a48:	f023 0304 	bic.w	r3, r3, #4
 8003a4c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d015      	beq.n	8003a82 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a56:	f7fe fb41 	bl	80020dc <HAL_GetTick>
 8003a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a5c:	e00a      	b.n	8003a74 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a5e:	f7fe fb3d 	bl	80020dc <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d901      	bls.n	8003a74 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e0bc      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a74:	4b61      	ldr	r3, [pc, #388]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d0ee      	beq.n	8003a5e <HAL_RCC_OscConfig+0x33a>
 8003a80:	e014      	b.n	8003aac <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a82:	f7fe fb2b 	bl	80020dc <HAL_GetTick>
 8003a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a88:	e00a      	b.n	8003aa0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a8a:	f7fe fb27 	bl	80020dc <HAL_GetTick>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d901      	bls.n	8003aa0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e0a6      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aa0:	4b56      	ldr	r3, [pc, #344]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003aa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d1ee      	bne.n	8003a8a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003aac:	7dfb      	ldrb	r3, [r7, #23]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d105      	bne.n	8003abe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ab2:	4b52      	ldr	r3, [pc, #328]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab6:	4a51      	ldr	r2, [pc, #324]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003ab8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003abc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	f000 8092 	beq.w	8003bec <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ac8:	4b4c      	ldr	r3, [pc, #304]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f003 030c 	and.w	r3, r3, #12
 8003ad0:	2b08      	cmp	r3, #8
 8003ad2:	d05c      	beq.n	8003b8e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d141      	bne.n	8003b60 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003adc:	4b48      	ldr	r3, [pc, #288]	; (8003c00 <HAL_RCC_OscConfig+0x4dc>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae2:	f7fe fafb 	bl	80020dc <HAL_GetTick>
 8003ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ae8:	e008      	b.n	8003afc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aea:	f7fe faf7 	bl	80020dc <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d901      	bls.n	8003afc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e078      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003afc:	4b3f      	ldr	r3, [pc, #252]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1f0      	bne.n	8003aea <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	69da      	ldr	r2, [r3, #28]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a1b      	ldr	r3, [r3, #32]
 8003b10:	431a      	orrs	r2, r3
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b16:	019b      	lsls	r3, r3, #6
 8003b18:	431a      	orrs	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1e:	085b      	lsrs	r3, r3, #1
 8003b20:	3b01      	subs	r3, #1
 8003b22:	041b      	lsls	r3, r3, #16
 8003b24:	431a      	orrs	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2a:	061b      	lsls	r3, r3, #24
 8003b2c:	4933      	ldr	r1, [pc, #204]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b32:	4b33      	ldr	r3, [pc, #204]	; (8003c00 <HAL_RCC_OscConfig+0x4dc>)
 8003b34:	2201      	movs	r2, #1
 8003b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b38:	f7fe fad0 	bl	80020dc <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b40:	f7fe facc 	bl	80020dc <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e04d      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b52:	4b2a      	ldr	r3, [pc, #168]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d0f0      	beq.n	8003b40 <HAL_RCC_OscConfig+0x41c>
 8003b5e:	e045      	b.n	8003bec <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b60:	4b27      	ldr	r3, [pc, #156]	; (8003c00 <HAL_RCC_OscConfig+0x4dc>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b66:	f7fe fab9 	bl	80020dc <HAL_GetTick>
 8003b6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b6c:	e008      	b.n	8003b80 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b6e:	f7fe fab5 	bl	80020dc <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d901      	bls.n	8003b80 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e036      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b80:	4b1e      	ldr	r3, [pc, #120]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d1f0      	bne.n	8003b6e <HAL_RCC_OscConfig+0x44a>
 8003b8c:	e02e      	b.n	8003bec <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d101      	bne.n	8003b9a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e029      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b9a:	4b18      	ldr	r3, [pc, #96]	; (8003bfc <HAL_RCC_OscConfig+0x4d8>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d11c      	bne.n	8003be8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d115      	bne.n	8003be8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003bbc:	68fa      	ldr	r2, [r7, #12]
 8003bbe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d10d      	bne.n	8003be8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d106      	bne.n	8003be8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d001      	beq.n	8003bec <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e000      	b.n	8003bee <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3718      	adds	r7, #24
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	40007000 	.word	0x40007000
 8003bfc:	40023800 	.word	0x40023800
 8003c00:	42470060 	.word	0x42470060

08003c04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d101      	bne.n	8003c18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e0cc      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c18:	4b68      	ldr	r3, [pc, #416]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 030f 	and.w	r3, r3, #15
 8003c20:	683a      	ldr	r2, [r7, #0]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d90c      	bls.n	8003c40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c26:	4b65      	ldr	r3, [pc, #404]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c28:	683a      	ldr	r2, [r7, #0]
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c2e:	4b63      	ldr	r3, [pc, #396]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d001      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e0b8      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d020      	beq.n	8003c8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d005      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c58:	4b59      	ldr	r3, [pc, #356]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	4a58      	ldr	r2, [pc, #352]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003c62:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0308 	and.w	r3, r3, #8
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d005      	beq.n	8003c7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c70:	4b53      	ldr	r3, [pc, #332]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	4a52      	ldr	r2, [pc, #328]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c7c:	4b50      	ldr	r3, [pc, #320]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	494d      	ldr	r1, [pc, #308]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d044      	beq.n	8003d24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d107      	bne.n	8003cb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ca2:	4b47      	ldr	r3, [pc, #284]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d119      	bne.n	8003ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e07f      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d003      	beq.n	8003cc2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cbe:	2b03      	cmp	r3, #3
 8003cc0:	d107      	bne.n	8003cd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cc2:	4b3f      	ldr	r3, [pc, #252]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d109      	bne.n	8003ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e06f      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd2:	4b3b      	ldr	r3, [pc, #236]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e067      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ce2:	4b37      	ldr	r3, [pc, #220]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f023 0203 	bic.w	r2, r3, #3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	4934      	ldr	r1, [pc, #208]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cf4:	f7fe f9f2 	bl	80020dc <HAL_GetTick>
 8003cf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cfa:	e00a      	b.n	8003d12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cfc:	f7fe f9ee 	bl	80020dc <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d901      	bls.n	8003d12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e04f      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d12:	4b2b      	ldr	r3, [pc, #172]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 020c 	and.w	r2, r3, #12
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d1eb      	bne.n	8003cfc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d24:	4b25      	ldr	r3, [pc, #148]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 030f 	and.w	r3, r3, #15
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d20c      	bcs.n	8003d4c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d32:	4b22      	ldr	r3, [pc, #136]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	b2d2      	uxtb	r2, r2
 8003d38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d3a:	4b20      	ldr	r3, [pc, #128]	; (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e032      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d008      	beq.n	8003d6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d58:	4b19      	ldr	r3, [pc, #100]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	4916      	ldr	r1, [pc, #88]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d009      	beq.n	8003d8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d76:	4b12      	ldr	r3, [pc, #72]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	00db      	lsls	r3, r3, #3
 8003d84:	490e      	ldr	r1, [pc, #56]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d8a:	f000 f821 	bl	8003dd0 <HAL_RCC_GetSysClockFreq>
 8003d8e:	4601      	mov	r1, r0
 8003d90:	4b0b      	ldr	r3, [pc, #44]	; (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	091b      	lsrs	r3, r3, #4
 8003d96:	f003 030f 	and.w	r3, r3, #15
 8003d9a:	4a0a      	ldr	r2, [pc, #40]	; (8003dc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d9c:	5cd3      	ldrb	r3, [r2, r3]
 8003d9e:	fa21 f303 	lsr.w	r3, r1, r3
 8003da2:	4a09      	ldr	r2, [pc, #36]	; (8003dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003da4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003da6:	4b09      	ldr	r3, [pc, #36]	; (8003dcc <HAL_RCC_ClockConfig+0x1c8>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7fe f952 	bl	8002054 <HAL_InitTick>

  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	40023c00 	.word	0x40023c00
 8003dc0:	40023800 	.word	0x40023800
 8003dc4:	08008f98 	.word	0x08008f98
 8003dc8:	20000000 	.word	0x20000000
 8003dcc:	20000004 	.word	0x20000004

08003dd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	607b      	str	r3, [r7, #4]
 8003dda:	2300      	movs	r3, #0
 8003ddc:	60fb      	str	r3, [r7, #12]
 8003dde:	2300      	movs	r3, #0
 8003de0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003de2:	2300      	movs	r3, #0
 8003de4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003de6:	4b63      	ldr	r3, [pc, #396]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	f003 030c 	and.w	r3, r3, #12
 8003dee:	2b04      	cmp	r3, #4
 8003df0:	d007      	beq.n	8003e02 <HAL_RCC_GetSysClockFreq+0x32>
 8003df2:	2b08      	cmp	r3, #8
 8003df4:	d008      	beq.n	8003e08 <HAL_RCC_GetSysClockFreq+0x38>
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f040 80b4 	bne.w	8003f64 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003dfc:	4b5e      	ldr	r3, [pc, #376]	; (8003f78 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003dfe:	60bb      	str	r3, [r7, #8]
       break;
 8003e00:	e0b3      	b.n	8003f6a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e02:	4b5e      	ldr	r3, [pc, #376]	; (8003f7c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003e04:	60bb      	str	r3, [r7, #8]
      break;
 8003e06:	e0b0      	b.n	8003f6a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e08:	4b5a      	ldr	r3, [pc, #360]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e10:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e12:	4b58      	ldr	r3, [pc, #352]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d04a      	beq.n	8003eb4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e1e:	4b55      	ldr	r3, [pc, #340]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	099b      	lsrs	r3, r3, #6
 8003e24:	f04f 0400 	mov.w	r4, #0
 8003e28:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003e2c:	f04f 0200 	mov.w	r2, #0
 8003e30:	ea03 0501 	and.w	r5, r3, r1
 8003e34:	ea04 0602 	and.w	r6, r4, r2
 8003e38:	4629      	mov	r1, r5
 8003e3a:	4632      	mov	r2, r6
 8003e3c:	f04f 0300 	mov.w	r3, #0
 8003e40:	f04f 0400 	mov.w	r4, #0
 8003e44:	0154      	lsls	r4, r2, #5
 8003e46:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003e4a:	014b      	lsls	r3, r1, #5
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	4622      	mov	r2, r4
 8003e50:	1b49      	subs	r1, r1, r5
 8003e52:	eb62 0206 	sbc.w	r2, r2, r6
 8003e56:	f04f 0300 	mov.w	r3, #0
 8003e5a:	f04f 0400 	mov.w	r4, #0
 8003e5e:	0194      	lsls	r4, r2, #6
 8003e60:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003e64:	018b      	lsls	r3, r1, #6
 8003e66:	1a5b      	subs	r3, r3, r1
 8003e68:	eb64 0402 	sbc.w	r4, r4, r2
 8003e6c:	f04f 0100 	mov.w	r1, #0
 8003e70:	f04f 0200 	mov.w	r2, #0
 8003e74:	00e2      	lsls	r2, r4, #3
 8003e76:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003e7a:	00d9      	lsls	r1, r3, #3
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	4614      	mov	r4, r2
 8003e80:	195b      	adds	r3, r3, r5
 8003e82:	eb44 0406 	adc.w	r4, r4, r6
 8003e86:	f04f 0100 	mov.w	r1, #0
 8003e8a:	f04f 0200 	mov.w	r2, #0
 8003e8e:	0262      	lsls	r2, r4, #9
 8003e90:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003e94:	0259      	lsls	r1, r3, #9
 8003e96:	460b      	mov	r3, r1
 8003e98:	4614      	mov	r4, r2
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	4621      	mov	r1, r4
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f04f 0400 	mov.w	r4, #0
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	4623      	mov	r3, r4
 8003ea8:	f7fd f804 	bl	8000eb4 <__aeabi_uldivmod>
 8003eac:	4603      	mov	r3, r0
 8003eae:	460c      	mov	r4, r1
 8003eb0:	60fb      	str	r3, [r7, #12]
 8003eb2:	e049      	b.n	8003f48 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eb4:	4b2f      	ldr	r3, [pc, #188]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	099b      	lsrs	r3, r3, #6
 8003eba:	f04f 0400 	mov.w	r4, #0
 8003ebe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003ec2:	f04f 0200 	mov.w	r2, #0
 8003ec6:	ea03 0501 	and.w	r5, r3, r1
 8003eca:	ea04 0602 	and.w	r6, r4, r2
 8003ece:	4629      	mov	r1, r5
 8003ed0:	4632      	mov	r2, r6
 8003ed2:	f04f 0300 	mov.w	r3, #0
 8003ed6:	f04f 0400 	mov.w	r4, #0
 8003eda:	0154      	lsls	r4, r2, #5
 8003edc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003ee0:	014b      	lsls	r3, r1, #5
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4622      	mov	r2, r4
 8003ee6:	1b49      	subs	r1, r1, r5
 8003ee8:	eb62 0206 	sbc.w	r2, r2, r6
 8003eec:	f04f 0300 	mov.w	r3, #0
 8003ef0:	f04f 0400 	mov.w	r4, #0
 8003ef4:	0194      	lsls	r4, r2, #6
 8003ef6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003efa:	018b      	lsls	r3, r1, #6
 8003efc:	1a5b      	subs	r3, r3, r1
 8003efe:	eb64 0402 	sbc.w	r4, r4, r2
 8003f02:	f04f 0100 	mov.w	r1, #0
 8003f06:	f04f 0200 	mov.w	r2, #0
 8003f0a:	00e2      	lsls	r2, r4, #3
 8003f0c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003f10:	00d9      	lsls	r1, r3, #3
 8003f12:	460b      	mov	r3, r1
 8003f14:	4614      	mov	r4, r2
 8003f16:	195b      	adds	r3, r3, r5
 8003f18:	eb44 0406 	adc.w	r4, r4, r6
 8003f1c:	f04f 0100 	mov.w	r1, #0
 8003f20:	f04f 0200 	mov.w	r2, #0
 8003f24:	02a2      	lsls	r2, r4, #10
 8003f26:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003f2a:	0299      	lsls	r1, r3, #10
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	4614      	mov	r4, r2
 8003f30:	4618      	mov	r0, r3
 8003f32:	4621      	mov	r1, r4
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	f04f 0400 	mov.w	r4, #0
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	4623      	mov	r3, r4
 8003f3e:	f7fc ffb9 	bl	8000eb4 <__aeabi_uldivmod>
 8003f42:	4603      	mov	r3, r0
 8003f44:	460c      	mov	r4, r1
 8003f46:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f48:	4b0a      	ldr	r3, [pc, #40]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	0c1b      	lsrs	r3, r3, #16
 8003f4e:	f003 0303 	and.w	r3, r3, #3
 8003f52:	3301      	adds	r3, #1
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f60:	60bb      	str	r3, [r7, #8]
      break;
 8003f62:	e002      	b.n	8003f6a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f64:	4b04      	ldr	r3, [pc, #16]	; (8003f78 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003f66:	60bb      	str	r3, [r7, #8]
      break;
 8003f68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f6a:	68bb      	ldr	r3, [r7, #8]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f74:	40023800 	.word	0x40023800
 8003f78:	00f42400 	.word	0x00f42400
 8003f7c:	007a1200 	.word	0x007a1200

08003f80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f84:	4b03      	ldr	r3, [pc, #12]	; (8003f94 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f86:	681b      	ldr	r3, [r3, #0]
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	20000000 	.word	0x20000000

08003f98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f9c:	f7ff fff0 	bl	8003f80 <HAL_RCC_GetHCLKFreq>
 8003fa0:	4601      	mov	r1, r0
 8003fa2:	4b05      	ldr	r3, [pc, #20]	; (8003fb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	0a9b      	lsrs	r3, r3, #10
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	4a03      	ldr	r2, [pc, #12]	; (8003fbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fae:	5cd3      	ldrb	r3, [r2, r3]
 8003fb0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	40023800 	.word	0x40023800
 8003fbc:	08008fa8 	.word	0x08008fa8

08003fc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003fc4:	f7ff ffdc 	bl	8003f80 <HAL_RCC_GetHCLKFreq>
 8003fc8:	4601      	mov	r1, r0
 8003fca:	4b05      	ldr	r3, [pc, #20]	; (8003fe0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	0b5b      	lsrs	r3, r3, #13
 8003fd0:	f003 0307 	and.w	r3, r3, #7
 8003fd4:	4a03      	ldr	r2, [pc, #12]	; (8003fe4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fd6:	5cd3      	ldrb	r3, [r2, r3]
 8003fd8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	40023800 	.word	0x40023800
 8003fe4:	08008fa8 	.word	0x08008fa8

08003fe8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e01d      	b.n	8004036 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d106      	bne.n	8004014 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f7fd fea8 	bl	8001d64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2202      	movs	r2, #2
 8004018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	3304      	adds	r3, #4
 8004024:	4619      	mov	r1, r3
 8004026:	4610      	mov	r0, r2
 8004028:	f000 fa12 	bl	8004450 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3708      	adds	r7, #8
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800403e:	b480      	push	{r7}
 8004040:	b085      	sub	sp, #20
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2202      	movs	r2, #2
 800404a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f003 0307 	and.w	r3, r3, #7
 8004058:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2b06      	cmp	r3, #6
 800405e:	d007      	beq.n	8004070 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f042 0201 	orr.w	r2, r2, #1
 800406e:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3714      	adds	r7, #20
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr

08004086 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b082      	sub	sp, #8
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d101      	bne.n	8004098 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e01d      	b.n	80040d4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d106      	bne.n	80040b2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f000 f815 	bl	80040dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2202      	movs	r2, #2
 80040b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	3304      	adds	r3, #4
 80040c2:	4619      	mov	r1, r3
 80040c4:	4610      	mov	r0, r2
 80040c6:	f000 f9c3 	bl	8004450 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2201      	movs	r2, #1
 80040ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2201      	movs	r2, #1
 8004100:	6839      	ldr	r1, [r7, #0]
 8004102:	4618      	mov	r0, r3
 8004104:	f000 fc4a 	bl	800499c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a10      	ldr	r2, [pc, #64]	; (8004150 <HAL_TIM_PWM_Start+0x60>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d107      	bne.n	8004122 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004120:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f003 0307 	and.w	r3, r3, #7
 800412c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2b06      	cmp	r3, #6
 8004132:	d007      	beq.n	8004144 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f042 0201 	orr.w	r2, r2, #1
 8004142:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3710      	adds	r7, #16
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40010000 	.word	0x40010000

08004154 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004166:	2b01      	cmp	r3, #1
 8004168:	d101      	bne.n	800416e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800416a:	2302      	movs	r3, #2
 800416c:	e0b4      	b.n	80042d8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2202      	movs	r2, #2
 800417a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b0c      	cmp	r3, #12
 8004182:	f200 809f 	bhi.w	80042c4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004186:	a201      	add	r2, pc, #4	; (adr r2, 800418c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800418c:	080041c1 	.word	0x080041c1
 8004190:	080042c5 	.word	0x080042c5
 8004194:	080042c5 	.word	0x080042c5
 8004198:	080042c5 	.word	0x080042c5
 800419c:	08004201 	.word	0x08004201
 80041a0:	080042c5 	.word	0x080042c5
 80041a4:	080042c5 	.word	0x080042c5
 80041a8:	080042c5 	.word	0x080042c5
 80041ac:	08004243 	.word	0x08004243
 80041b0:	080042c5 	.word	0x080042c5
 80041b4:	080042c5 	.word	0x080042c5
 80041b8:	080042c5 	.word	0x080042c5
 80041bc:	08004283 	.word	0x08004283
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68b9      	ldr	r1, [r7, #8]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 f9c2 	bl	8004550 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699a      	ldr	r2, [r3, #24]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f042 0208 	orr.w	r2, r2, #8
 80041da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	699a      	ldr	r2, [r3, #24]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 0204 	bic.w	r2, r2, #4
 80041ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	6999      	ldr	r1, [r3, #24]
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	691a      	ldr	r2, [r3, #16]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	430a      	orrs	r2, r1
 80041fc:	619a      	str	r2, [r3, #24]
      break;
 80041fe:	e062      	b.n	80042c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68b9      	ldr	r1, [r7, #8]
 8004206:	4618      	mov	r0, r3
 8004208:	f000 fa08 	bl	800461c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	699a      	ldr	r2, [r3, #24]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800421a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	699a      	ldr	r2, [r3, #24]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800422a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	6999      	ldr	r1, [r3, #24]
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	691b      	ldr	r3, [r3, #16]
 8004236:	021a      	lsls	r2, r3, #8
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	430a      	orrs	r2, r1
 800423e:	619a      	str	r2, [r3, #24]
      break;
 8004240:	e041      	b.n	80042c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	68b9      	ldr	r1, [r7, #8]
 8004248:	4618      	mov	r0, r3
 800424a:	f000 fa53 	bl	80046f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	69da      	ldr	r2, [r3, #28]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f042 0208 	orr.w	r2, r2, #8
 800425c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	69da      	ldr	r2, [r3, #28]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 0204 	bic.w	r2, r2, #4
 800426c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	69d9      	ldr	r1, [r3, #28]
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	691a      	ldr	r2, [r3, #16]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	430a      	orrs	r2, r1
 800427e:	61da      	str	r2, [r3, #28]
      break;
 8004280:	e021      	b.n	80042c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68b9      	ldr	r1, [r7, #8]
 8004288:	4618      	mov	r0, r3
 800428a:	f000 fa9d 	bl	80047c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	69da      	ldr	r2, [r3, #28]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800429c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	69da      	ldr	r2, [r3, #28]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	69d9      	ldr	r1, [r3, #28]
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	691b      	ldr	r3, [r3, #16]
 80042b8:	021a      	lsls	r2, r3, #8
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	61da      	str	r2, [r3, #28]
      break;
 80042c2:	e000      	b.n	80042c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80042c4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2201      	movs	r2, #1
 80042ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3710      	adds	r7, #16
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d101      	bne.n	80042f8 <HAL_TIM_ConfigClockSource+0x18>
 80042f4:	2302      	movs	r3, #2
 80042f6:	e0a6      	b.n	8004446 <HAL_TIM_ConfigClockSource+0x166>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2202      	movs	r2, #2
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004316:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800431e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b40      	cmp	r3, #64	; 0x40
 800432e:	d067      	beq.n	8004400 <HAL_TIM_ConfigClockSource+0x120>
 8004330:	2b40      	cmp	r3, #64	; 0x40
 8004332:	d80b      	bhi.n	800434c <HAL_TIM_ConfigClockSource+0x6c>
 8004334:	2b10      	cmp	r3, #16
 8004336:	d073      	beq.n	8004420 <HAL_TIM_ConfigClockSource+0x140>
 8004338:	2b10      	cmp	r3, #16
 800433a:	d802      	bhi.n	8004342 <HAL_TIM_ConfigClockSource+0x62>
 800433c:	2b00      	cmp	r3, #0
 800433e:	d06f      	beq.n	8004420 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004340:	e078      	b.n	8004434 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004342:	2b20      	cmp	r3, #32
 8004344:	d06c      	beq.n	8004420 <HAL_TIM_ConfigClockSource+0x140>
 8004346:	2b30      	cmp	r3, #48	; 0x30
 8004348:	d06a      	beq.n	8004420 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800434a:	e073      	b.n	8004434 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800434c:	2b70      	cmp	r3, #112	; 0x70
 800434e:	d00d      	beq.n	800436c <HAL_TIM_ConfigClockSource+0x8c>
 8004350:	2b70      	cmp	r3, #112	; 0x70
 8004352:	d804      	bhi.n	800435e <HAL_TIM_ConfigClockSource+0x7e>
 8004354:	2b50      	cmp	r3, #80	; 0x50
 8004356:	d033      	beq.n	80043c0 <HAL_TIM_ConfigClockSource+0xe0>
 8004358:	2b60      	cmp	r3, #96	; 0x60
 800435a:	d041      	beq.n	80043e0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800435c:	e06a      	b.n	8004434 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800435e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004362:	d066      	beq.n	8004432 <HAL_TIM_ConfigClockSource+0x152>
 8004364:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004368:	d017      	beq.n	800439a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800436a:	e063      	b.n	8004434 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6818      	ldr	r0, [r3, #0]
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	6899      	ldr	r1, [r3, #8]
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685a      	ldr	r2, [r3, #4]
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	f000 faee 	bl	800495c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800438e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	609a      	str	r2, [r3, #8]
      break;
 8004398:	e04c      	b.n	8004434 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6818      	ldr	r0, [r3, #0]
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	6899      	ldr	r1, [r3, #8]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685a      	ldr	r2, [r3, #4]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	f000 fad7 	bl	800495c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	689a      	ldr	r2, [r3, #8]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043bc:	609a      	str	r2, [r3, #8]
      break;
 80043be:	e039      	b.n	8004434 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6818      	ldr	r0, [r3, #0]
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	6859      	ldr	r1, [r3, #4]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	461a      	mov	r2, r3
 80043ce:	f000 fa4b 	bl	8004868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2150      	movs	r1, #80	; 0x50
 80043d8:	4618      	mov	r0, r3
 80043da:	f000 faa4 	bl	8004926 <TIM_ITRx_SetConfig>
      break;
 80043de:	e029      	b.n	8004434 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6818      	ldr	r0, [r3, #0]
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	6859      	ldr	r1, [r3, #4]
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	461a      	mov	r2, r3
 80043ee:	f000 fa6a 	bl	80048c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2160      	movs	r1, #96	; 0x60
 80043f8:	4618      	mov	r0, r3
 80043fa:	f000 fa94 	bl	8004926 <TIM_ITRx_SetConfig>
      break;
 80043fe:	e019      	b.n	8004434 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6818      	ldr	r0, [r3, #0]
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	6859      	ldr	r1, [r3, #4]
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	461a      	mov	r2, r3
 800440e:	f000 fa2b 	bl	8004868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2140      	movs	r1, #64	; 0x40
 8004418:	4618      	mov	r0, r3
 800441a:	f000 fa84 	bl	8004926 <TIM_ITRx_SetConfig>
      break;
 800441e:	e009      	b.n	8004434 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4619      	mov	r1, r3
 800442a:	4610      	mov	r0, r2
 800442c:	f000 fa7b 	bl	8004926 <TIM_ITRx_SetConfig>
      break;
 8004430:	e000      	b.n	8004434 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004432:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3710      	adds	r7, #16
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
	...

08004450 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a34      	ldr	r2, [pc, #208]	; (8004534 <TIM_Base_SetConfig+0xe4>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d00f      	beq.n	8004488 <TIM_Base_SetConfig+0x38>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800446e:	d00b      	beq.n	8004488 <TIM_Base_SetConfig+0x38>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a31      	ldr	r2, [pc, #196]	; (8004538 <TIM_Base_SetConfig+0xe8>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d007      	beq.n	8004488 <TIM_Base_SetConfig+0x38>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a30      	ldr	r2, [pc, #192]	; (800453c <TIM_Base_SetConfig+0xec>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d003      	beq.n	8004488 <TIM_Base_SetConfig+0x38>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a2f      	ldr	r2, [pc, #188]	; (8004540 <TIM_Base_SetConfig+0xf0>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d108      	bne.n	800449a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800448e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	4313      	orrs	r3, r2
 8004498:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a25      	ldr	r2, [pc, #148]	; (8004534 <TIM_Base_SetConfig+0xe4>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d01b      	beq.n	80044da <TIM_Base_SetConfig+0x8a>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044a8:	d017      	beq.n	80044da <TIM_Base_SetConfig+0x8a>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a22      	ldr	r2, [pc, #136]	; (8004538 <TIM_Base_SetConfig+0xe8>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d013      	beq.n	80044da <TIM_Base_SetConfig+0x8a>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a21      	ldr	r2, [pc, #132]	; (800453c <TIM_Base_SetConfig+0xec>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d00f      	beq.n	80044da <TIM_Base_SetConfig+0x8a>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a20      	ldr	r2, [pc, #128]	; (8004540 <TIM_Base_SetConfig+0xf0>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d00b      	beq.n	80044da <TIM_Base_SetConfig+0x8a>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a1f      	ldr	r2, [pc, #124]	; (8004544 <TIM_Base_SetConfig+0xf4>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d007      	beq.n	80044da <TIM_Base_SetConfig+0x8a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a1e      	ldr	r2, [pc, #120]	; (8004548 <TIM_Base_SetConfig+0xf8>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d003      	beq.n	80044da <TIM_Base_SetConfig+0x8a>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a1d      	ldr	r2, [pc, #116]	; (800454c <TIM_Base_SetConfig+0xfc>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d108      	bne.n	80044ec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68fa      	ldr	r2, [r7, #12]
 80044fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	689a      	ldr	r2, [r3, #8]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a08      	ldr	r2, [pc, #32]	; (8004534 <TIM_Base_SetConfig+0xe4>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d103      	bne.n	8004520 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	691a      	ldr	r2, [r3, #16]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	615a      	str	r2, [r3, #20]
}
 8004526:	bf00      	nop
 8004528:	3714      	adds	r7, #20
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	40010000 	.word	0x40010000
 8004538:	40000400 	.word	0x40000400
 800453c:	40000800 	.word	0x40000800
 8004540:	40000c00 	.word	0x40000c00
 8004544:	40014000 	.word	0x40014000
 8004548:	40014400 	.word	0x40014400
 800454c:	40014800 	.word	0x40014800

08004550 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004550:	b480      	push	{r7}
 8004552:	b087      	sub	sp, #28
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	f023 0201 	bic.w	r2, r3, #1
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800457e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f023 0303 	bic.w	r3, r3, #3
 8004586:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68fa      	ldr	r2, [r7, #12]
 800458e:	4313      	orrs	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f023 0302 	bic.w	r3, r3, #2
 8004598:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a1c      	ldr	r2, [pc, #112]	; (8004618 <TIM_OC1_SetConfig+0xc8>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d10c      	bne.n	80045c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	f023 0308 	bic.w	r3, r3, #8
 80045b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	697a      	ldr	r2, [r7, #20]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f023 0304 	bic.w	r3, r3, #4
 80045c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a13      	ldr	r2, [pc, #76]	; (8004618 <TIM_OC1_SetConfig+0xc8>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d111      	bne.n	80045f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80045dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	699b      	ldr	r3, [r3, #24]
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	685a      	ldr	r2, [r3, #4]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	621a      	str	r2, [r3, #32]
}
 800460c:	bf00      	nop
 800460e:	371c      	adds	r7, #28
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr
 8004618:	40010000 	.word	0x40010000

0800461c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800461c:	b480      	push	{r7}
 800461e:	b087      	sub	sp, #28
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a1b      	ldr	r3, [r3, #32]
 800462a:	f023 0210 	bic.w	r2, r3, #16
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a1b      	ldr	r3, [r3, #32]
 8004636:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800464a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004652:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	021b      	lsls	r3, r3, #8
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	4313      	orrs	r3, r2
 800465e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	f023 0320 	bic.w	r3, r3, #32
 8004666:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	011b      	lsls	r3, r3, #4
 800466e:	697a      	ldr	r2, [r7, #20]
 8004670:	4313      	orrs	r3, r2
 8004672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a1e      	ldr	r2, [pc, #120]	; (80046f0 <TIM_OC2_SetConfig+0xd4>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d10d      	bne.n	8004698 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004682:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4313      	orrs	r3, r2
 800468e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004696:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a15      	ldr	r2, [pc, #84]	; (80046f0 <TIM_OC2_SetConfig+0xd4>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d113      	bne.n	80046c8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	695b      	ldr	r3, [r3, #20]
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685a      	ldr	r2, [r3, #4]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	621a      	str	r2, [r3, #32]
}
 80046e2:	bf00      	nop
 80046e4:	371c      	adds	r7, #28
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	40010000 	.word	0x40010000

080046f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b087      	sub	sp, #28
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f023 0303 	bic.w	r3, r3, #3
 800472a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	4313      	orrs	r3, r2
 8004734:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800473c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	021b      	lsls	r3, r3, #8
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	4313      	orrs	r3, r2
 8004748:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a1d      	ldr	r2, [pc, #116]	; (80047c4 <TIM_OC3_SetConfig+0xd0>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d10d      	bne.n	800476e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004758:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	021b      	lsls	r3, r3, #8
 8004760:	697a      	ldr	r2, [r7, #20]
 8004762:	4313      	orrs	r3, r2
 8004764:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800476c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a14      	ldr	r2, [pc, #80]	; (80047c4 <TIM_OC3_SetConfig+0xd0>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d113      	bne.n	800479e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800477c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004784:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	011b      	lsls	r3, r3, #4
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	4313      	orrs	r3, r2
 8004790:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	011b      	lsls	r3, r3, #4
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	4313      	orrs	r3, r2
 800479c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	68fa      	ldr	r2, [r7, #12]
 80047a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	685a      	ldr	r2, [r3, #4]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	697a      	ldr	r2, [r7, #20]
 80047b6:	621a      	str	r2, [r3, #32]
}
 80047b8:	bf00      	nop
 80047ba:	371c      	adds	r7, #28
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr
 80047c4:	40010000 	.word	0x40010000

080047c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b087      	sub	sp, #28
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a1b      	ldr	r3, [r3, #32]
 80047d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a1b      	ldr	r3, [r3, #32]
 80047e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	69db      	ldr	r3, [r3, #28]
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	021b      	lsls	r3, r3, #8
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	4313      	orrs	r3, r2
 800480a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004812:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	031b      	lsls	r3, r3, #12
 800481a:	693a      	ldr	r2, [r7, #16]
 800481c:	4313      	orrs	r3, r2
 800481e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a10      	ldr	r2, [pc, #64]	; (8004864 <TIM_OC4_SetConfig+0x9c>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d109      	bne.n	800483c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800482e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	695b      	ldr	r3, [r3, #20]
 8004834:	019b      	lsls	r3, r3, #6
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	4313      	orrs	r3, r2
 800483a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68fa      	ldr	r2, [r7, #12]
 8004846:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	621a      	str	r2, [r3, #32]
}
 8004856:	bf00      	nop
 8004858:	371c      	adds	r7, #28
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	40010000 	.word	0x40010000

08004868 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004868:	b480      	push	{r7}
 800486a:	b087      	sub	sp, #28
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6a1b      	ldr	r3, [r3, #32]
 8004878:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6a1b      	ldr	r3, [r3, #32]
 800487e:	f023 0201 	bic.w	r2, r3, #1
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	011b      	lsls	r3, r3, #4
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	4313      	orrs	r3, r2
 800489c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	f023 030a 	bic.w	r3, r3, #10
 80048a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	621a      	str	r2, [r3, #32]
}
 80048ba:	bf00      	nop
 80048bc:	371c      	adds	r7, #28
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b087      	sub	sp, #28
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	60f8      	str	r0, [r7, #12]
 80048ce:	60b9      	str	r1, [r7, #8]
 80048d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	f023 0210 	bic.w	r2, r3, #16
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	699b      	ldr	r3, [r3, #24]
 80048e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6a1b      	ldr	r3, [r3, #32]
 80048e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	031b      	lsls	r3, r3, #12
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004902:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	011b      	lsls	r3, r3, #4
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	4313      	orrs	r3, r2
 800490c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	697a      	ldr	r2, [r7, #20]
 8004912:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	621a      	str	r2, [r3, #32]
}
 800491a:	bf00      	nop
 800491c:	371c      	adds	r7, #28
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004926:	b480      	push	{r7}
 8004928:	b085      	sub	sp, #20
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
 800492e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800493e:	683a      	ldr	r2, [r7, #0]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	4313      	orrs	r3, r2
 8004944:	f043 0307 	orr.w	r3, r3, #7
 8004948:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	609a      	str	r2, [r3, #8]
}
 8004950:	bf00      	nop
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800495c:	b480      	push	{r7}
 800495e:	b087      	sub	sp, #28
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
 8004968:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004976:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	021a      	lsls	r2, r3, #8
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	431a      	orrs	r2, r3
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	4313      	orrs	r3, r2
 8004984:	697a      	ldr	r2, [r7, #20]
 8004986:	4313      	orrs	r3, r2
 8004988:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	697a      	ldr	r2, [r7, #20]
 800498e:	609a      	str	r2, [r3, #8]
}
 8004990:	bf00      	nop
 8004992:	371c      	adds	r7, #28
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800499c:	b480      	push	{r7}
 800499e:	b087      	sub	sp, #28
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	f003 031f 	and.w	r3, r3, #31
 80049ae:	2201      	movs	r2, #1
 80049b0:	fa02 f303 	lsl.w	r3, r2, r3
 80049b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6a1a      	ldr	r2, [r3, #32]
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	43db      	mvns	r3, r3
 80049be:	401a      	ands	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6a1a      	ldr	r2, [r3, #32]
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	f003 031f 	and.w	r3, r3, #31
 80049ce:	6879      	ldr	r1, [r7, #4]
 80049d0:	fa01 f303 	lsl.w	r3, r1, r3
 80049d4:	431a      	orrs	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	621a      	str	r2, [r3, #32]
}
 80049da:	bf00      	nop
 80049dc:	371c      	adds	r7, #28
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
	...

080049e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d101      	bne.n	8004a00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049fc:	2302      	movs	r3, #2
 80049fe:	e050      	b.n	8004aa2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a1c      	ldr	r2, [pc, #112]	; (8004ab0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d018      	beq.n	8004a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a4c:	d013      	beq.n	8004a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a18      	ldr	r2, [pc, #96]	; (8004ab4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d00e      	beq.n	8004a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a16      	ldr	r2, [pc, #88]	; (8004ab8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d009      	beq.n	8004a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a15      	ldr	r2, [pc, #84]	; (8004abc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d004      	beq.n	8004a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a13      	ldr	r2, [pc, #76]	; (8004ac0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d10c      	bne.n	8004a90 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3714      	adds	r7, #20
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	40010000 	.word	0x40010000
 8004ab4:	40000400 	.word	0x40000400
 8004ab8:	40000800 	.word	0x40000800
 8004abc:	40000c00 	.word	0x40000c00
 8004ac0:	40014000 	.word	0x40014000

08004ac4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b082      	sub	sp, #8
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d101      	bne.n	8004ad6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e03f      	b.n	8004b56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d106      	bne.n	8004af0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f7fd f9a8 	bl	8001e40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2224      	movs	r2, #36	; 0x24
 8004af4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68da      	ldr	r2, [r3, #12]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 f90b 	bl	8004d24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	691a      	ldr	r2, [r3, #16]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	695a      	ldr	r2, [r3, #20]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68da      	ldr	r2, [r3, #12]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2220      	movs	r2, #32
 8004b48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004b54:	2300      	movs	r3, #0
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3708      	adds	r7, #8
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b088      	sub	sp, #32
 8004b62:	af02      	add	r7, sp, #8
 8004b64:	60f8      	str	r0, [r7, #12]
 8004b66:	60b9      	str	r1, [r7, #8]
 8004b68:	603b      	str	r3, [r7, #0]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b20      	cmp	r3, #32
 8004b7c:	f040 8083 	bne.w	8004c86 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d002      	beq.n	8004b8c <HAL_UART_Transmit+0x2e>
 8004b86:	88fb      	ldrh	r3, [r7, #6]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d101      	bne.n	8004b90 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e07b      	b.n	8004c88 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d101      	bne.n	8004b9e <HAL_UART_Transmit+0x40>
 8004b9a:	2302      	movs	r3, #2
 8004b9c:	e074      	b.n	8004c88 <HAL_UART_Transmit+0x12a>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2221      	movs	r2, #33	; 0x21
 8004bb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004bb4:	f7fd fa92 	bl	80020dc <HAL_GetTick>
 8004bb8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	88fa      	ldrh	r2, [r7, #6]
 8004bbe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	88fa      	ldrh	r2, [r7, #6]
 8004bc4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004bce:	e042      	b.n	8004c56 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004be6:	d122      	bne.n	8004c2e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	2180      	movs	r1, #128	; 0x80
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	f000 f84c 	bl	8004c90 <UART_WaitOnFlagUntilTimeout>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e042      	b.n	8004c88 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	881b      	ldrh	r3, [r3, #0]
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c14:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d103      	bne.n	8004c26 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	3302      	adds	r3, #2
 8004c22:	60bb      	str	r3, [r7, #8]
 8004c24:	e017      	b.n	8004c56 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	3301      	adds	r3, #1
 8004c2a:	60bb      	str	r3, [r7, #8]
 8004c2c:	e013      	b.n	8004c56 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	9300      	str	r3, [sp, #0]
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	2200      	movs	r2, #0
 8004c36:	2180      	movs	r1, #128	; 0x80
 8004c38:	68f8      	ldr	r0, [r7, #12]
 8004c3a:	f000 f829 	bl	8004c90 <UART_WaitOnFlagUntilTimeout>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e01f      	b.n	8004c88 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	1c5a      	adds	r2, r3, #1
 8004c4c:	60ba      	str	r2, [r7, #8]
 8004c4e:	781a      	ldrb	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1b7      	bne.n	8004bd0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	9300      	str	r3, [sp, #0]
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	2200      	movs	r2, #0
 8004c68:	2140      	movs	r1, #64	; 0x40
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f000 f810 	bl	8004c90 <UART_WaitOnFlagUntilTimeout>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e006      	b.n	8004c88 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2220      	movs	r2, #32
 8004c7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004c82:	2300      	movs	r3, #0
 8004c84:	e000      	b.n	8004c88 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004c86:	2302      	movs	r3, #2
  }
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3718      	adds	r7, #24
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}

08004c90 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	60f8      	str	r0, [r7, #12]
 8004c98:	60b9      	str	r1, [r7, #8]
 8004c9a:	603b      	str	r3, [r7, #0]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ca0:	e02c      	b.n	8004cfc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca8:	d028      	beq.n	8004cfc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d007      	beq.n	8004cc0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004cb0:	f7fd fa14 	bl	80020dc <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d21d      	bcs.n	8004cfc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68da      	ldr	r2, [r3, #12]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004cce:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	695a      	ldr	r2, [r3, #20]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f022 0201 	bic.w	r2, r2, #1
 8004cde:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2220      	movs	r2, #32
 8004cec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e00f      	b.n	8004d1c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	4013      	ands	r3, r2
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	bf0c      	ite	eq
 8004d0c:	2301      	moveq	r3, #1
 8004d0e:	2300      	movne	r3, #0
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	461a      	mov	r2, r3
 8004d14:	79fb      	ldrb	r3, [r7, #7]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d0c3      	beq.n	8004ca2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d28:	b085      	sub	sp, #20
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68da      	ldr	r2, [r3, #12]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	430a      	orrs	r2, r1
 8004d42:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689a      	ldr	r2, [r3, #8]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	431a      	orrs	r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	69db      	ldr	r3, [r3, #28]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004d66:	f023 030c 	bic.w	r3, r3, #12
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	6812      	ldr	r2, [r2, #0]
 8004d6e:	68f9      	ldr	r1, [r7, #12]
 8004d70:	430b      	orrs	r3, r1
 8004d72:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	695b      	ldr	r3, [r3, #20]
 8004d7a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	699a      	ldr	r2, [r3, #24]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	430a      	orrs	r2, r1
 8004d88:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	69db      	ldr	r3, [r3, #28]
 8004d8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d92:	f040 818b 	bne.w	80050ac <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4ac1      	ldr	r2, [pc, #772]	; (80050a0 <UART_SetConfig+0x37c>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d005      	beq.n	8004dac <UART_SetConfig+0x88>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4abf      	ldr	r2, [pc, #764]	; (80050a4 <UART_SetConfig+0x380>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	f040 80bd 	bne.w	8004f26 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004dac:	f7ff f908 	bl	8003fc0 <HAL_RCC_GetPCLK2Freq>
 8004db0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	461d      	mov	r5, r3
 8004db6:	f04f 0600 	mov.w	r6, #0
 8004dba:	46a8      	mov	r8, r5
 8004dbc:	46b1      	mov	r9, r6
 8004dbe:	eb18 0308 	adds.w	r3, r8, r8
 8004dc2:	eb49 0409 	adc.w	r4, r9, r9
 8004dc6:	4698      	mov	r8, r3
 8004dc8:	46a1      	mov	r9, r4
 8004dca:	eb18 0805 	adds.w	r8, r8, r5
 8004dce:	eb49 0906 	adc.w	r9, r9, r6
 8004dd2:	f04f 0100 	mov.w	r1, #0
 8004dd6:	f04f 0200 	mov.w	r2, #0
 8004dda:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004dde:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004de2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004de6:	4688      	mov	r8, r1
 8004de8:	4691      	mov	r9, r2
 8004dea:	eb18 0005 	adds.w	r0, r8, r5
 8004dee:	eb49 0106 	adc.w	r1, r9, r6
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	461d      	mov	r5, r3
 8004df8:	f04f 0600 	mov.w	r6, #0
 8004dfc:	196b      	adds	r3, r5, r5
 8004dfe:	eb46 0406 	adc.w	r4, r6, r6
 8004e02:	461a      	mov	r2, r3
 8004e04:	4623      	mov	r3, r4
 8004e06:	f7fc f855 	bl	8000eb4 <__aeabi_uldivmod>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	460c      	mov	r4, r1
 8004e0e:	461a      	mov	r2, r3
 8004e10:	4ba5      	ldr	r3, [pc, #660]	; (80050a8 <UART_SetConfig+0x384>)
 8004e12:	fba3 2302 	umull	r2, r3, r3, r2
 8004e16:	095b      	lsrs	r3, r3, #5
 8004e18:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	461d      	mov	r5, r3
 8004e20:	f04f 0600 	mov.w	r6, #0
 8004e24:	46a9      	mov	r9, r5
 8004e26:	46b2      	mov	sl, r6
 8004e28:	eb19 0309 	adds.w	r3, r9, r9
 8004e2c:	eb4a 040a 	adc.w	r4, sl, sl
 8004e30:	4699      	mov	r9, r3
 8004e32:	46a2      	mov	sl, r4
 8004e34:	eb19 0905 	adds.w	r9, r9, r5
 8004e38:	eb4a 0a06 	adc.w	sl, sl, r6
 8004e3c:	f04f 0100 	mov.w	r1, #0
 8004e40:	f04f 0200 	mov.w	r2, #0
 8004e44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e48:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004e4c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004e50:	4689      	mov	r9, r1
 8004e52:	4692      	mov	sl, r2
 8004e54:	eb19 0005 	adds.w	r0, r9, r5
 8004e58:	eb4a 0106 	adc.w	r1, sl, r6
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	461d      	mov	r5, r3
 8004e62:	f04f 0600 	mov.w	r6, #0
 8004e66:	196b      	adds	r3, r5, r5
 8004e68:	eb46 0406 	adc.w	r4, r6, r6
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	4623      	mov	r3, r4
 8004e70:	f7fc f820 	bl	8000eb4 <__aeabi_uldivmod>
 8004e74:	4603      	mov	r3, r0
 8004e76:	460c      	mov	r4, r1
 8004e78:	461a      	mov	r2, r3
 8004e7a:	4b8b      	ldr	r3, [pc, #556]	; (80050a8 <UART_SetConfig+0x384>)
 8004e7c:	fba3 1302 	umull	r1, r3, r3, r2
 8004e80:	095b      	lsrs	r3, r3, #5
 8004e82:	2164      	movs	r1, #100	; 0x64
 8004e84:	fb01 f303 	mul.w	r3, r1, r3
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	00db      	lsls	r3, r3, #3
 8004e8c:	3332      	adds	r3, #50	; 0x32
 8004e8e:	4a86      	ldr	r2, [pc, #536]	; (80050a8 <UART_SetConfig+0x384>)
 8004e90:	fba2 2303 	umull	r2, r3, r2, r3
 8004e94:	095b      	lsrs	r3, r3, #5
 8004e96:	005b      	lsls	r3, r3, #1
 8004e98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e9c:	4498      	add	r8, r3
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	461d      	mov	r5, r3
 8004ea2:	f04f 0600 	mov.w	r6, #0
 8004ea6:	46a9      	mov	r9, r5
 8004ea8:	46b2      	mov	sl, r6
 8004eaa:	eb19 0309 	adds.w	r3, r9, r9
 8004eae:	eb4a 040a 	adc.w	r4, sl, sl
 8004eb2:	4699      	mov	r9, r3
 8004eb4:	46a2      	mov	sl, r4
 8004eb6:	eb19 0905 	adds.w	r9, r9, r5
 8004eba:	eb4a 0a06 	adc.w	sl, sl, r6
 8004ebe:	f04f 0100 	mov.w	r1, #0
 8004ec2:	f04f 0200 	mov.w	r2, #0
 8004ec6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004eca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ece:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ed2:	4689      	mov	r9, r1
 8004ed4:	4692      	mov	sl, r2
 8004ed6:	eb19 0005 	adds.w	r0, r9, r5
 8004eda:	eb4a 0106 	adc.w	r1, sl, r6
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	461d      	mov	r5, r3
 8004ee4:	f04f 0600 	mov.w	r6, #0
 8004ee8:	196b      	adds	r3, r5, r5
 8004eea:	eb46 0406 	adc.w	r4, r6, r6
 8004eee:	461a      	mov	r2, r3
 8004ef0:	4623      	mov	r3, r4
 8004ef2:	f7fb ffdf 	bl	8000eb4 <__aeabi_uldivmod>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	460c      	mov	r4, r1
 8004efa:	461a      	mov	r2, r3
 8004efc:	4b6a      	ldr	r3, [pc, #424]	; (80050a8 <UART_SetConfig+0x384>)
 8004efe:	fba3 1302 	umull	r1, r3, r3, r2
 8004f02:	095b      	lsrs	r3, r3, #5
 8004f04:	2164      	movs	r1, #100	; 0x64
 8004f06:	fb01 f303 	mul.w	r3, r1, r3
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	00db      	lsls	r3, r3, #3
 8004f0e:	3332      	adds	r3, #50	; 0x32
 8004f10:	4a65      	ldr	r2, [pc, #404]	; (80050a8 <UART_SetConfig+0x384>)
 8004f12:	fba2 2303 	umull	r2, r3, r2, r3
 8004f16:	095b      	lsrs	r3, r3, #5
 8004f18:	f003 0207 	and.w	r2, r3, #7
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4442      	add	r2, r8
 8004f22:	609a      	str	r2, [r3, #8]
 8004f24:	e26f      	b.n	8005406 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f26:	f7ff f837 	bl	8003f98 <HAL_RCC_GetPCLK1Freq>
 8004f2a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	461d      	mov	r5, r3
 8004f30:	f04f 0600 	mov.w	r6, #0
 8004f34:	46a8      	mov	r8, r5
 8004f36:	46b1      	mov	r9, r6
 8004f38:	eb18 0308 	adds.w	r3, r8, r8
 8004f3c:	eb49 0409 	adc.w	r4, r9, r9
 8004f40:	4698      	mov	r8, r3
 8004f42:	46a1      	mov	r9, r4
 8004f44:	eb18 0805 	adds.w	r8, r8, r5
 8004f48:	eb49 0906 	adc.w	r9, r9, r6
 8004f4c:	f04f 0100 	mov.w	r1, #0
 8004f50:	f04f 0200 	mov.w	r2, #0
 8004f54:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004f58:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004f5c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004f60:	4688      	mov	r8, r1
 8004f62:	4691      	mov	r9, r2
 8004f64:	eb18 0005 	adds.w	r0, r8, r5
 8004f68:	eb49 0106 	adc.w	r1, r9, r6
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	461d      	mov	r5, r3
 8004f72:	f04f 0600 	mov.w	r6, #0
 8004f76:	196b      	adds	r3, r5, r5
 8004f78:	eb46 0406 	adc.w	r4, r6, r6
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	4623      	mov	r3, r4
 8004f80:	f7fb ff98 	bl	8000eb4 <__aeabi_uldivmod>
 8004f84:	4603      	mov	r3, r0
 8004f86:	460c      	mov	r4, r1
 8004f88:	461a      	mov	r2, r3
 8004f8a:	4b47      	ldr	r3, [pc, #284]	; (80050a8 <UART_SetConfig+0x384>)
 8004f8c:	fba3 2302 	umull	r2, r3, r3, r2
 8004f90:	095b      	lsrs	r3, r3, #5
 8004f92:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	461d      	mov	r5, r3
 8004f9a:	f04f 0600 	mov.w	r6, #0
 8004f9e:	46a9      	mov	r9, r5
 8004fa0:	46b2      	mov	sl, r6
 8004fa2:	eb19 0309 	adds.w	r3, r9, r9
 8004fa6:	eb4a 040a 	adc.w	r4, sl, sl
 8004faa:	4699      	mov	r9, r3
 8004fac:	46a2      	mov	sl, r4
 8004fae:	eb19 0905 	adds.w	r9, r9, r5
 8004fb2:	eb4a 0a06 	adc.w	sl, sl, r6
 8004fb6:	f04f 0100 	mov.w	r1, #0
 8004fba:	f04f 0200 	mov.w	r2, #0
 8004fbe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004fc2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004fc6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004fca:	4689      	mov	r9, r1
 8004fcc:	4692      	mov	sl, r2
 8004fce:	eb19 0005 	adds.w	r0, r9, r5
 8004fd2:	eb4a 0106 	adc.w	r1, sl, r6
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	461d      	mov	r5, r3
 8004fdc:	f04f 0600 	mov.w	r6, #0
 8004fe0:	196b      	adds	r3, r5, r5
 8004fe2:	eb46 0406 	adc.w	r4, r6, r6
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	4623      	mov	r3, r4
 8004fea:	f7fb ff63 	bl	8000eb4 <__aeabi_uldivmod>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	460c      	mov	r4, r1
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	4b2c      	ldr	r3, [pc, #176]	; (80050a8 <UART_SetConfig+0x384>)
 8004ff6:	fba3 1302 	umull	r1, r3, r3, r2
 8004ffa:	095b      	lsrs	r3, r3, #5
 8004ffc:	2164      	movs	r1, #100	; 0x64
 8004ffe:	fb01 f303 	mul.w	r3, r1, r3
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	00db      	lsls	r3, r3, #3
 8005006:	3332      	adds	r3, #50	; 0x32
 8005008:	4a27      	ldr	r2, [pc, #156]	; (80050a8 <UART_SetConfig+0x384>)
 800500a:	fba2 2303 	umull	r2, r3, r2, r3
 800500e:	095b      	lsrs	r3, r3, #5
 8005010:	005b      	lsls	r3, r3, #1
 8005012:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005016:	4498      	add	r8, r3
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	461d      	mov	r5, r3
 800501c:	f04f 0600 	mov.w	r6, #0
 8005020:	46a9      	mov	r9, r5
 8005022:	46b2      	mov	sl, r6
 8005024:	eb19 0309 	adds.w	r3, r9, r9
 8005028:	eb4a 040a 	adc.w	r4, sl, sl
 800502c:	4699      	mov	r9, r3
 800502e:	46a2      	mov	sl, r4
 8005030:	eb19 0905 	adds.w	r9, r9, r5
 8005034:	eb4a 0a06 	adc.w	sl, sl, r6
 8005038:	f04f 0100 	mov.w	r1, #0
 800503c:	f04f 0200 	mov.w	r2, #0
 8005040:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005044:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005048:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800504c:	4689      	mov	r9, r1
 800504e:	4692      	mov	sl, r2
 8005050:	eb19 0005 	adds.w	r0, r9, r5
 8005054:	eb4a 0106 	adc.w	r1, sl, r6
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	461d      	mov	r5, r3
 800505e:	f04f 0600 	mov.w	r6, #0
 8005062:	196b      	adds	r3, r5, r5
 8005064:	eb46 0406 	adc.w	r4, r6, r6
 8005068:	461a      	mov	r2, r3
 800506a:	4623      	mov	r3, r4
 800506c:	f7fb ff22 	bl	8000eb4 <__aeabi_uldivmod>
 8005070:	4603      	mov	r3, r0
 8005072:	460c      	mov	r4, r1
 8005074:	461a      	mov	r2, r3
 8005076:	4b0c      	ldr	r3, [pc, #48]	; (80050a8 <UART_SetConfig+0x384>)
 8005078:	fba3 1302 	umull	r1, r3, r3, r2
 800507c:	095b      	lsrs	r3, r3, #5
 800507e:	2164      	movs	r1, #100	; 0x64
 8005080:	fb01 f303 	mul.w	r3, r1, r3
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	00db      	lsls	r3, r3, #3
 8005088:	3332      	adds	r3, #50	; 0x32
 800508a:	4a07      	ldr	r2, [pc, #28]	; (80050a8 <UART_SetConfig+0x384>)
 800508c:	fba2 2303 	umull	r2, r3, r2, r3
 8005090:	095b      	lsrs	r3, r3, #5
 8005092:	f003 0207 	and.w	r2, r3, #7
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4442      	add	r2, r8
 800509c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800509e:	e1b2      	b.n	8005406 <UART_SetConfig+0x6e2>
 80050a0:	40011000 	.word	0x40011000
 80050a4:	40011400 	.word	0x40011400
 80050a8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4ad7      	ldr	r2, [pc, #860]	; (8005410 <UART_SetConfig+0x6ec>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d005      	beq.n	80050c2 <UART_SetConfig+0x39e>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4ad6      	ldr	r2, [pc, #856]	; (8005414 <UART_SetConfig+0x6f0>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	f040 80d1 	bne.w	8005264 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80050c2:	f7fe ff7d 	bl	8003fc0 <HAL_RCC_GetPCLK2Freq>
 80050c6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	469a      	mov	sl, r3
 80050cc:	f04f 0b00 	mov.w	fp, #0
 80050d0:	46d0      	mov	r8, sl
 80050d2:	46d9      	mov	r9, fp
 80050d4:	eb18 0308 	adds.w	r3, r8, r8
 80050d8:	eb49 0409 	adc.w	r4, r9, r9
 80050dc:	4698      	mov	r8, r3
 80050de:	46a1      	mov	r9, r4
 80050e0:	eb18 080a 	adds.w	r8, r8, sl
 80050e4:	eb49 090b 	adc.w	r9, r9, fp
 80050e8:	f04f 0100 	mov.w	r1, #0
 80050ec:	f04f 0200 	mov.w	r2, #0
 80050f0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80050f4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80050f8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80050fc:	4688      	mov	r8, r1
 80050fe:	4691      	mov	r9, r2
 8005100:	eb1a 0508 	adds.w	r5, sl, r8
 8005104:	eb4b 0609 	adc.w	r6, fp, r9
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	4619      	mov	r1, r3
 800510e:	f04f 0200 	mov.w	r2, #0
 8005112:	f04f 0300 	mov.w	r3, #0
 8005116:	f04f 0400 	mov.w	r4, #0
 800511a:	0094      	lsls	r4, r2, #2
 800511c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005120:	008b      	lsls	r3, r1, #2
 8005122:	461a      	mov	r2, r3
 8005124:	4623      	mov	r3, r4
 8005126:	4628      	mov	r0, r5
 8005128:	4631      	mov	r1, r6
 800512a:	f7fb fec3 	bl	8000eb4 <__aeabi_uldivmod>
 800512e:	4603      	mov	r3, r0
 8005130:	460c      	mov	r4, r1
 8005132:	461a      	mov	r2, r3
 8005134:	4bb8      	ldr	r3, [pc, #736]	; (8005418 <UART_SetConfig+0x6f4>)
 8005136:	fba3 2302 	umull	r2, r3, r3, r2
 800513a:	095b      	lsrs	r3, r3, #5
 800513c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	469b      	mov	fp, r3
 8005144:	f04f 0c00 	mov.w	ip, #0
 8005148:	46d9      	mov	r9, fp
 800514a:	46e2      	mov	sl, ip
 800514c:	eb19 0309 	adds.w	r3, r9, r9
 8005150:	eb4a 040a 	adc.w	r4, sl, sl
 8005154:	4699      	mov	r9, r3
 8005156:	46a2      	mov	sl, r4
 8005158:	eb19 090b 	adds.w	r9, r9, fp
 800515c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005160:	f04f 0100 	mov.w	r1, #0
 8005164:	f04f 0200 	mov.w	r2, #0
 8005168:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800516c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005170:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005174:	4689      	mov	r9, r1
 8005176:	4692      	mov	sl, r2
 8005178:	eb1b 0509 	adds.w	r5, fp, r9
 800517c:	eb4c 060a 	adc.w	r6, ip, sl
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	4619      	mov	r1, r3
 8005186:	f04f 0200 	mov.w	r2, #0
 800518a:	f04f 0300 	mov.w	r3, #0
 800518e:	f04f 0400 	mov.w	r4, #0
 8005192:	0094      	lsls	r4, r2, #2
 8005194:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005198:	008b      	lsls	r3, r1, #2
 800519a:	461a      	mov	r2, r3
 800519c:	4623      	mov	r3, r4
 800519e:	4628      	mov	r0, r5
 80051a0:	4631      	mov	r1, r6
 80051a2:	f7fb fe87 	bl	8000eb4 <__aeabi_uldivmod>
 80051a6:	4603      	mov	r3, r0
 80051a8:	460c      	mov	r4, r1
 80051aa:	461a      	mov	r2, r3
 80051ac:	4b9a      	ldr	r3, [pc, #616]	; (8005418 <UART_SetConfig+0x6f4>)
 80051ae:	fba3 1302 	umull	r1, r3, r3, r2
 80051b2:	095b      	lsrs	r3, r3, #5
 80051b4:	2164      	movs	r1, #100	; 0x64
 80051b6:	fb01 f303 	mul.w	r3, r1, r3
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	011b      	lsls	r3, r3, #4
 80051be:	3332      	adds	r3, #50	; 0x32
 80051c0:	4a95      	ldr	r2, [pc, #596]	; (8005418 <UART_SetConfig+0x6f4>)
 80051c2:	fba2 2303 	umull	r2, r3, r2, r3
 80051c6:	095b      	lsrs	r3, r3, #5
 80051c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051cc:	4498      	add	r8, r3
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	469b      	mov	fp, r3
 80051d2:	f04f 0c00 	mov.w	ip, #0
 80051d6:	46d9      	mov	r9, fp
 80051d8:	46e2      	mov	sl, ip
 80051da:	eb19 0309 	adds.w	r3, r9, r9
 80051de:	eb4a 040a 	adc.w	r4, sl, sl
 80051e2:	4699      	mov	r9, r3
 80051e4:	46a2      	mov	sl, r4
 80051e6:	eb19 090b 	adds.w	r9, r9, fp
 80051ea:	eb4a 0a0c 	adc.w	sl, sl, ip
 80051ee:	f04f 0100 	mov.w	r1, #0
 80051f2:	f04f 0200 	mov.w	r2, #0
 80051f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051fa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80051fe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005202:	4689      	mov	r9, r1
 8005204:	4692      	mov	sl, r2
 8005206:	eb1b 0509 	adds.w	r5, fp, r9
 800520a:	eb4c 060a 	adc.w	r6, ip, sl
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	4619      	mov	r1, r3
 8005214:	f04f 0200 	mov.w	r2, #0
 8005218:	f04f 0300 	mov.w	r3, #0
 800521c:	f04f 0400 	mov.w	r4, #0
 8005220:	0094      	lsls	r4, r2, #2
 8005222:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005226:	008b      	lsls	r3, r1, #2
 8005228:	461a      	mov	r2, r3
 800522a:	4623      	mov	r3, r4
 800522c:	4628      	mov	r0, r5
 800522e:	4631      	mov	r1, r6
 8005230:	f7fb fe40 	bl	8000eb4 <__aeabi_uldivmod>
 8005234:	4603      	mov	r3, r0
 8005236:	460c      	mov	r4, r1
 8005238:	461a      	mov	r2, r3
 800523a:	4b77      	ldr	r3, [pc, #476]	; (8005418 <UART_SetConfig+0x6f4>)
 800523c:	fba3 1302 	umull	r1, r3, r3, r2
 8005240:	095b      	lsrs	r3, r3, #5
 8005242:	2164      	movs	r1, #100	; 0x64
 8005244:	fb01 f303 	mul.w	r3, r1, r3
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	011b      	lsls	r3, r3, #4
 800524c:	3332      	adds	r3, #50	; 0x32
 800524e:	4a72      	ldr	r2, [pc, #456]	; (8005418 <UART_SetConfig+0x6f4>)
 8005250:	fba2 2303 	umull	r2, r3, r2, r3
 8005254:	095b      	lsrs	r3, r3, #5
 8005256:	f003 020f 	and.w	r2, r3, #15
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4442      	add	r2, r8
 8005260:	609a      	str	r2, [r3, #8]
 8005262:	e0d0      	b.n	8005406 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005264:	f7fe fe98 	bl	8003f98 <HAL_RCC_GetPCLK1Freq>
 8005268:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	469a      	mov	sl, r3
 800526e:	f04f 0b00 	mov.w	fp, #0
 8005272:	46d0      	mov	r8, sl
 8005274:	46d9      	mov	r9, fp
 8005276:	eb18 0308 	adds.w	r3, r8, r8
 800527a:	eb49 0409 	adc.w	r4, r9, r9
 800527e:	4698      	mov	r8, r3
 8005280:	46a1      	mov	r9, r4
 8005282:	eb18 080a 	adds.w	r8, r8, sl
 8005286:	eb49 090b 	adc.w	r9, r9, fp
 800528a:	f04f 0100 	mov.w	r1, #0
 800528e:	f04f 0200 	mov.w	r2, #0
 8005292:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005296:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800529a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800529e:	4688      	mov	r8, r1
 80052a0:	4691      	mov	r9, r2
 80052a2:	eb1a 0508 	adds.w	r5, sl, r8
 80052a6:	eb4b 0609 	adc.w	r6, fp, r9
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	4619      	mov	r1, r3
 80052b0:	f04f 0200 	mov.w	r2, #0
 80052b4:	f04f 0300 	mov.w	r3, #0
 80052b8:	f04f 0400 	mov.w	r4, #0
 80052bc:	0094      	lsls	r4, r2, #2
 80052be:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80052c2:	008b      	lsls	r3, r1, #2
 80052c4:	461a      	mov	r2, r3
 80052c6:	4623      	mov	r3, r4
 80052c8:	4628      	mov	r0, r5
 80052ca:	4631      	mov	r1, r6
 80052cc:	f7fb fdf2 	bl	8000eb4 <__aeabi_uldivmod>
 80052d0:	4603      	mov	r3, r0
 80052d2:	460c      	mov	r4, r1
 80052d4:	461a      	mov	r2, r3
 80052d6:	4b50      	ldr	r3, [pc, #320]	; (8005418 <UART_SetConfig+0x6f4>)
 80052d8:	fba3 2302 	umull	r2, r3, r3, r2
 80052dc:	095b      	lsrs	r3, r3, #5
 80052de:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	469b      	mov	fp, r3
 80052e6:	f04f 0c00 	mov.w	ip, #0
 80052ea:	46d9      	mov	r9, fp
 80052ec:	46e2      	mov	sl, ip
 80052ee:	eb19 0309 	adds.w	r3, r9, r9
 80052f2:	eb4a 040a 	adc.w	r4, sl, sl
 80052f6:	4699      	mov	r9, r3
 80052f8:	46a2      	mov	sl, r4
 80052fa:	eb19 090b 	adds.w	r9, r9, fp
 80052fe:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005302:	f04f 0100 	mov.w	r1, #0
 8005306:	f04f 0200 	mov.w	r2, #0
 800530a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800530e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005312:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005316:	4689      	mov	r9, r1
 8005318:	4692      	mov	sl, r2
 800531a:	eb1b 0509 	adds.w	r5, fp, r9
 800531e:	eb4c 060a 	adc.w	r6, ip, sl
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	4619      	mov	r1, r3
 8005328:	f04f 0200 	mov.w	r2, #0
 800532c:	f04f 0300 	mov.w	r3, #0
 8005330:	f04f 0400 	mov.w	r4, #0
 8005334:	0094      	lsls	r4, r2, #2
 8005336:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800533a:	008b      	lsls	r3, r1, #2
 800533c:	461a      	mov	r2, r3
 800533e:	4623      	mov	r3, r4
 8005340:	4628      	mov	r0, r5
 8005342:	4631      	mov	r1, r6
 8005344:	f7fb fdb6 	bl	8000eb4 <__aeabi_uldivmod>
 8005348:	4603      	mov	r3, r0
 800534a:	460c      	mov	r4, r1
 800534c:	461a      	mov	r2, r3
 800534e:	4b32      	ldr	r3, [pc, #200]	; (8005418 <UART_SetConfig+0x6f4>)
 8005350:	fba3 1302 	umull	r1, r3, r3, r2
 8005354:	095b      	lsrs	r3, r3, #5
 8005356:	2164      	movs	r1, #100	; 0x64
 8005358:	fb01 f303 	mul.w	r3, r1, r3
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	011b      	lsls	r3, r3, #4
 8005360:	3332      	adds	r3, #50	; 0x32
 8005362:	4a2d      	ldr	r2, [pc, #180]	; (8005418 <UART_SetConfig+0x6f4>)
 8005364:	fba2 2303 	umull	r2, r3, r2, r3
 8005368:	095b      	lsrs	r3, r3, #5
 800536a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800536e:	4498      	add	r8, r3
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	469b      	mov	fp, r3
 8005374:	f04f 0c00 	mov.w	ip, #0
 8005378:	46d9      	mov	r9, fp
 800537a:	46e2      	mov	sl, ip
 800537c:	eb19 0309 	adds.w	r3, r9, r9
 8005380:	eb4a 040a 	adc.w	r4, sl, sl
 8005384:	4699      	mov	r9, r3
 8005386:	46a2      	mov	sl, r4
 8005388:	eb19 090b 	adds.w	r9, r9, fp
 800538c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005390:	f04f 0100 	mov.w	r1, #0
 8005394:	f04f 0200 	mov.w	r2, #0
 8005398:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800539c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80053a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80053a4:	4689      	mov	r9, r1
 80053a6:	4692      	mov	sl, r2
 80053a8:	eb1b 0509 	adds.w	r5, fp, r9
 80053ac:	eb4c 060a 	adc.w	r6, ip, sl
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	4619      	mov	r1, r3
 80053b6:	f04f 0200 	mov.w	r2, #0
 80053ba:	f04f 0300 	mov.w	r3, #0
 80053be:	f04f 0400 	mov.w	r4, #0
 80053c2:	0094      	lsls	r4, r2, #2
 80053c4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80053c8:	008b      	lsls	r3, r1, #2
 80053ca:	461a      	mov	r2, r3
 80053cc:	4623      	mov	r3, r4
 80053ce:	4628      	mov	r0, r5
 80053d0:	4631      	mov	r1, r6
 80053d2:	f7fb fd6f 	bl	8000eb4 <__aeabi_uldivmod>
 80053d6:	4603      	mov	r3, r0
 80053d8:	460c      	mov	r4, r1
 80053da:	461a      	mov	r2, r3
 80053dc:	4b0e      	ldr	r3, [pc, #56]	; (8005418 <UART_SetConfig+0x6f4>)
 80053de:	fba3 1302 	umull	r1, r3, r3, r2
 80053e2:	095b      	lsrs	r3, r3, #5
 80053e4:	2164      	movs	r1, #100	; 0x64
 80053e6:	fb01 f303 	mul.w	r3, r1, r3
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	011b      	lsls	r3, r3, #4
 80053ee:	3332      	adds	r3, #50	; 0x32
 80053f0:	4a09      	ldr	r2, [pc, #36]	; (8005418 <UART_SetConfig+0x6f4>)
 80053f2:	fba2 2303 	umull	r2, r3, r2, r3
 80053f6:	095b      	lsrs	r3, r3, #5
 80053f8:	f003 020f 	and.w	r2, r3, #15
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4442      	add	r2, r8
 8005402:	609a      	str	r2, [r3, #8]
}
 8005404:	e7ff      	b.n	8005406 <UART_SetConfig+0x6e2>
 8005406:	bf00      	nop
 8005408:	3714      	adds	r7, #20
 800540a:	46bd      	mov	sp, r7
 800540c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005410:	40011000 	.word	0x40011000
 8005414:	40011400 	.word	0x40011400
 8005418:	51eb851f 	.word	0x51eb851f

0800541c <atoi>:
 800541c:	220a      	movs	r2, #10
 800541e:	2100      	movs	r1, #0
 8005420:	f001 bd44 	b.w	8006eac <strtol>

08005424 <__errno>:
 8005424:	4b01      	ldr	r3, [pc, #4]	; (800542c <__errno+0x8>)
 8005426:	6818      	ldr	r0, [r3, #0]
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	2000000c 	.word	0x2000000c

08005430 <__libc_init_array>:
 8005430:	b570      	push	{r4, r5, r6, lr}
 8005432:	4e0d      	ldr	r6, [pc, #52]	; (8005468 <__libc_init_array+0x38>)
 8005434:	4c0d      	ldr	r4, [pc, #52]	; (800546c <__libc_init_array+0x3c>)
 8005436:	1ba4      	subs	r4, r4, r6
 8005438:	10a4      	asrs	r4, r4, #2
 800543a:	2500      	movs	r5, #0
 800543c:	42a5      	cmp	r5, r4
 800543e:	d109      	bne.n	8005454 <__libc_init_array+0x24>
 8005440:	4e0b      	ldr	r6, [pc, #44]	; (8005470 <__libc_init_array+0x40>)
 8005442:	4c0c      	ldr	r4, [pc, #48]	; (8005474 <__libc_init_array+0x44>)
 8005444:	f003 fd6a 	bl	8008f1c <_init>
 8005448:	1ba4      	subs	r4, r4, r6
 800544a:	10a4      	asrs	r4, r4, #2
 800544c:	2500      	movs	r5, #0
 800544e:	42a5      	cmp	r5, r4
 8005450:	d105      	bne.n	800545e <__libc_init_array+0x2e>
 8005452:	bd70      	pop	{r4, r5, r6, pc}
 8005454:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005458:	4798      	blx	r3
 800545a:	3501      	adds	r5, #1
 800545c:	e7ee      	b.n	800543c <__libc_init_array+0xc>
 800545e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005462:	4798      	blx	r3
 8005464:	3501      	adds	r5, #1
 8005466:	e7f2      	b.n	800544e <__libc_init_array+0x1e>
 8005468:	08009270 	.word	0x08009270
 800546c:	08009270 	.word	0x08009270
 8005470:	08009270 	.word	0x08009270
 8005474:	08009274 	.word	0x08009274

08005478 <memset>:
 8005478:	4402      	add	r2, r0
 800547a:	4603      	mov	r3, r0
 800547c:	4293      	cmp	r3, r2
 800547e:	d100      	bne.n	8005482 <memset+0xa>
 8005480:	4770      	bx	lr
 8005482:	f803 1b01 	strb.w	r1, [r3], #1
 8005486:	e7f9      	b.n	800547c <memset+0x4>

08005488 <__cvt>:
 8005488:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800548c:	ec55 4b10 	vmov	r4, r5, d0
 8005490:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005492:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005496:	2d00      	cmp	r5, #0
 8005498:	460e      	mov	r6, r1
 800549a:	4691      	mov	r9, r2
 800549c:	4619      	mov	r1, r3
 800549e:	bfb8      	it	lt
 80054a0:	4622      	movlt	r2, r4
 80054a2:	462b      	mov	r3, r5
 80054a4:	f027 0720 	bic.w	r7, r7, #32
 80054a8:	bfbb      	ittet	lt
 80054aa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80054ae:	461d      	movlt	r5, r3
 80054b0:	2300      	movge	r3, #0
 80054b2:	232d      	movlt	r3, #45	; 0x2d
 80054b4:	bfb8      	it	lt
 80054b6:	4614      	movlt	r4, r2
 80054b8:	2f46      	cmp	r7, #70	; 0x46
 80054ba:	700b      	strb	r3, [r1, #0]
 80054bc:	d004      	beq.n	80054c8 <__cvt+0x40>
 80054be:	2f45      	cmp	r7, #69	; 0x45
 80054c0:	d100      	bne.n	80054c4 <__cvt+0x3c>
 80054c2:	3601      	adds	r6, #1
 80054c4:	2102      	movs	r1, #2
 80054c6:	e000      	b.n	80054ca <__cvt+0x42>
 80054c8:	2103      	movs	r1, #3
 80054ca:	ab03      	add	r3, sp, #12
 80054cc:	9301      	str	r3, [sp, #4]
 80054ce:	ab02      	add	r3, sp, #8
 80054d0:	9300      	str	r3, [sp, #0]
 80054d2:	4632      	mov	r2, r6
 80054d4:	4653      	mov	r3, sl
 80054d6:	ec45 4b10 	vmov	d0, r4, r5
 80054da:	f001 fd89 	bl	8006ff0 <_dtoa_r>
 80054de:	2f47      	cmp	r7, #71	; 0x47
 80054e0:	4680      	mov	r8, r0
 80054e2:	d102      	bne.n	80054ea <__cvt+0x62>
 80054e4:	f019 0f01 	tst.w	r9, #1
 80054e8:	d026      	beq.n	8005538 <__cvt+0xb0>
 80054ea:	2f46      	cmp	r7, #70	; 0x46
 80054ec:	eb08 0906 	add.w	r9, r8, r6
 80054f0:	d111      	bne.n	8005516 <__cvt+0x8e>
 80054f2:	f898 3000 	ldrb.w	r3, [r8]
 80054f6:	2b30      	cmp	r3, #48	; 0x30
 80054f8:	d10a      	bne.n	8005510 <__cvt+0x88>
 80054fa:	2200      	movs	r2, #0
 80054fc:	2300      	movs	r3, #0
 80054fe:	4620      	mov	r0, r4
 8005500:	4629      	mov	r1, r5
 8005502:	f7fb fae9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005506:	b918      	cbnz	r0, 8005510 <__cvt+0x88>
 8005508:	f1c6 0601 	rsb	r6, r6, #1
 800550c:	f8ca 6000 	str.w	r6, [sl]
 8005510:	f8da 3000 	ldr.w	r3, [sl]
 8005514:	4499      	add	r9, r3
 8005516:	2200      	movs	r2, #0
 8005518:	2300      	movs	r3, #0
 800551a:	4620      	mov	r0, r4
 800551c:	4629      	mov	r1, r5
 800551e:	f7fb fadb 	bl	8000ad8 <__aeabi_dcmpeq>
 8005522:	b938      	cbnz	r0, 8005534 <__cvt+0xac>
 8005524:	2230      	movs	r2, #48	; 0x30
 8005526:	9b03      	ldr	r3, [sp, #12]
 8005528:	454b      	cmp	r3, r9
 800552a:	d205      	bcs.n	8005538 <__cvt+0xb0>
 800552c:	1c59      	adds	r1, r3, #1
 800552e:	9103      	str	r1, [sp, #12]
 8005530:	701a      	strb	r2, [r3, #0]
 8005532:	e7f8      	b.n	8005526 <__cvt+0x9e>
 8005534:	f8cd 900c 	str.w	r9, [sp, #12]
 8005538:	9b03      	ldr	r3, [sp, #12]
 800553a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800553c:	eba3 0308 	sub.w	r3, r3, r8
 8005540:	4640      	mov	r0, r8
 8005542:	6013      	str	r3, [r2, #0]
 8005544:	b004      	add	sp, #16
 8005546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800554a <__exponent>:
 800554a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800554c:	2900      	cmp	r1, #0
 800554e:	4604      	mov	r4, r0
 8005550:	bfba      	itte	lt
 8005552:	4249      	neglt	r1, r1
 8005554:	232d      	movlt	r3, #45	; 0x2d
 8005556:	232b      	movge	r3, #43	; 0x2b
 8005558:	2909      	cmp	r1, #9
 800555a:	f804 2b02 	strb.w	r2, [r4], #2
 800555e:	7043      	strb	r3, [r0, #1]
 8005560:	dd20      	ble.n	80055a4 <__exponent+0x5a>
 8005562:	f10d 0307 	add.w	r3, sp, #7
 8005566:	461f      	mov	r7, r3
 8005568:	260a      	movs	r6, #10
 800556a:	fb91 f5f6 	sdiv	r5, r1, r6
 800556e:	fb06 1115 	mls	r1, r6, r5, r1
 8005572:	3130      	adds	r1, #48	; 0x30
 8005574:	2d09      	cmp	r5, #9
 8005576:	f803 1c01 	strb.w	r1, [r3, #-1]
 800557a:	f103 32ff 	add.w	r2, r3, #4294967295
 800557e:	4629      	mov	r1, r5
 8005580:	dc09      	bgt.n	8005596 <__exponent+0x4c>
 8005582:	3130      	adds	r1, #48	; 0x30
 8005584:	3b02      	subs	r3, #2
 8005586:	f802 1c01 	strb.w	r1, [r2, #-1]
 800558a:	42bb      	cmp	r3, r7
 800558c:	4622      	mov	r2, r4
 800558e:	d304      	bcc.n	800559a <__exponent+0x50>
 8005590:	1a10      	subs	r0, r2, r0
 8005592:	b003      	add	sp, #12
 8005594:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005596:	4613      	mov	r3, r2
 8005598:	e7e7      	b.n	800556a <__exponent+0x20>
 800559a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800559e:	f804 2b01 	strb.w	r2, [r4], #1
 80055a2:	e7f2      	b.n	800558a <__exponent+0x40>
 80055a4:	2330      	movs	r3, #48	; 0x30
 80055a6:	4419      	add	r1, r3
 80055a8:	7083      	strb	r3, [r0, #2]
 80055aa:	1d02      	adds	r2, r0, #4
 80055ac:	70c1      	strb	r1, [r0, #3]
 80055ae:	e7ef      	b.n	8005590 <__exponent+0x46>

080055b0 <_printf_float>:
 80055b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055b4:	b08d      	sub	sp, #52	; 0x34
 80055b6:	460c      	mov	r4, r1
 80055b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80055bc:	4616      	mov	r6, r2
 80055be:	461f      	mov	r7, r3
 80055c0:	4605      	mov	r5, r0
 80055c2:	f002 fdf9 	bl	80081b8 <_localeconv_r>
 80055c6:	6803      	ldr	r3, [r0, #0]
 80055c8:	9304      	str	r3, [sp, #16]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7fa fe08 	bl	80001e0 <strlen>
 80055d0:	2300      	movs	r3, #0
 80055d2:	930a      	str	r3, [sp, #40]	; 0x28
 80055d4:	f8d8 3000 	ldr.w	r3, [r8]
 80055d8:	9005      	str	r0, [sp, #20]
 80055da:	3307      	adds	r3, #7
 80055dc:	f023 0307 	bic.w	r3, r3, #7
 80055e0:	f103 0208 	add.w	r2, r3, #8
 80055e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80055e8:	f8d4 b000 	ldr.w	fp, [r4]
 80055ec:	f8c8 2000 	str.w	r2, [r8]
 80055f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80055f8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80055fc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005600:	9307      	str	r3, [sp, #28]
 8005602:	f8cd 8018 	str.w	r8, [sp, #24]
 8005606:	f04f 32ff 	mov.w	r2, #4294967295
 800560a:	4ba7      	ldr	r3, [pc, #668]	; (80058a8 <_printf_float+0x2f8>)
 800560c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005610:	f7fb fa94 	bl	8000b3c <__aeabi_dcmpun>
 8005614:	bb70      	cbnz	r0, 8005674 <_printf_float+0xc4>
 8005616:	f04f 32ff 	mov.w	r2, #4294967295
 800561a:	4ba3      	ldr	r3, [pc, #652]	; (80058a8 <_printf_float+0x2f8>)
 800561c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005620:	f7fb fa6e 	bl	8000b00 <__aeabi_dcmple>
 8005624:	bb30      	cbnz	r0, 8005674 <_printf_float+0xc4>
 8005626:	2200      	movs	r2, #0
 8005628:	2300      	movs	r3, #0
 800562a:	4640      	mov	r0, r8
 800562c:	4649      	mov	r1, r9
 800562e:	f7fb fa5d 	bl	8000aec <__aeabi_dcmplt>
 8005632:	b110      	cbz	r0, 800563a <_printf_float+0x8a>
 8005634:	232d      	movs	r3, #45	; 0x2d
 8005636:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800563a:	4a9c      	ldr	r2, [pc, #624]	; (80058ac <_printf_float+0x2fc>)
 800563c:	4b9c      	ldr	r3, [pc, #624]	; (80058b0 <_printf_float+0x300>)
 800563e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005642:	bf8c      	ite	hi
 8005644:	4690      	movhi	r8, r2
 8005646:	4698      	movls	r8, r3
 8005648:	2303      	movs	r3, #3
 800564a:	f02b 0204 	bic.w	r2, fp, #4
 800564e:	6123      	str	r3, [r4, #16]
 8005650:	6022      	str	r2, [r4, #0]
 8005652:	f04f 0900 	mov.w	r9, #0
 8005656:	9700      	str	r7, [sp, #0]
 8005658:	4633      	mov	r3, r6
 800565a:	aa0b      	add	r2, sp, #44	; 0x2c
 800565c:	4621      	mov	r1, r4
 800565e:	4628      	mov	r0, r5
 8005660:	f000 f9e6 	bl	8005a30 <_printf_common>
 8005664:	3001      	adds	r0, #1
 8005666:	f040 808d 	bne.w	8005784 <_printf_float+0x1d4>
 800566a:	f04f 30ff 	mov.w	r0, #4294967295
 800566e:	b00d      	add	sp, #52	; 0x34
 8005670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005674:	4642      	mov	r2, r8
 8005676:	464b      	mov	r3, r9
 8005678:	4640      	mov	r0, r8
 800567a:	4649      	mov	r1, r9
 800567c:	f7fb fa5e 	bl	8000b3c <__aeabi_dcmpun>
 8005680:	b110      	cbz	r0, 8005688 <_printf_float+0xd8>
 8005682:	4a8c      	ldr	r2, [pc, #560]	; (80058b4 <_printf_float+0x304>)
 8005684:	4b8c      	ldr	r3, [pc, #560]	; (80058b8 <_printf_float+0x308>)
 8005686:	e7da      	b.n	800563e <_printf_float+0x8e>
 8005688:	6861      	ldr	r1, [r4, #4]
 800568a:	1c4b      	adds	r3, r1, #1
 800568c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005690:	a80a      	add	r0, sp, #40	; 0x28
 8005692:	d13e      	bne.n	8005712 <_printf_float+0x162>
 8005694:	2306      	movs	r3, #6
 8005696:	6063      	str	r3, [r4, #4]
 8005698:	2300      	movs	r3, #0
 800569a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800569e:	ab09      	add	r3, sp, #36	; 0x24
 80056a0:	9300      	str	r3, [sp, #0]
 80056a2:	ec49 8b10 	vmov	d0, r8, r9
 80056a6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80056aa:	6022      	str	r2, [r4, #0]
 80056ac:	f8cd a004 	str.w	sl, [sp, #4]
 80056b0:	6861      	ldr	r1, [r4, #4]
 80056b2:	4628      	mov	r0, r5
 80056b4:	f7ff fee8 	bl	8005488 <__cvt>
 80056b8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80056bc:	2b47      	cmp	r3, #71	; 0x47
 80056be:	4680      	mov	r8, r0
 80056c0:	d109      	bne.n	80056d6 <_printf_float+0x126>
 80056c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056c4:	1cd8      	adds	r0, r3, #3
 80056c6:	db02      	blt.n	80056ce <_printf_float+0x11e>
 80056c8:	6862      	ldr	r2, [r4, #4]
 80056ca:	4293      	cmp	r3, r2
 80056cc:	dd47      	ble.n	800575e <_printf_float+0x1ae>
 80056ce:	f1aa 0a02 	sub.w	sl, sl, #2
 80056d2:	fa5f fa8a 	uxtb.w	sl, sl
 80056d6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80056da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056dc:	d824      	bhi.n	8005728 <_printf_float+0x178>
 80056de:	3901      	subs	r1, #1
 80056e0:	4652      	mov	r2, sl
 80056e2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80056e6:	9109      	str	r1, [sp, #36]	; 0x24
 80056e8:	f7ff ff2f 	bl	800554a <__exponent>
 80056ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056ee:	1813      	adds	r3, r2, r0
 80056f0:	2a01      	cmp	r2, #1
 80056f2:	4681      	mov	r9, r0
 80056f4:	6123      	str	r3, [r4, #16]
 80056f6:	dc02      	bgt.n	80056fe <_printf_float+0x14e>
 80056f8:	6822      	ldr	r2, [r4, #0]
 80056fa:	07d1      	lsls	r1, r2, #31
 80056fc:	d501      	bpl.n	8005702 <_printf_float+0x152>
 80056fe:	3301      	adds	r3, #1
 8005700:	6123      	str	r3, [r4, #16]
 8005702:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005706:	2b00      	cmp	r3, #0
 8005708:	d0a5      	beq.n	8005656 <_printf_float+0xa6>
 800570a:	232d      	movs	r3, #45	; 0x2d
 800570c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005710:	e7a1      	b.n	8005656 <_printf_float+0xa6>
 8005712:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005716:	f000 8177 	beq.w	8005a08 <_printf_float+0x458>
 800571a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800571e:	d1bb      	bne.n	8005698 <_printf_float+0xe8>
 8005720:	2900      	cmp	r1, #0
 8005722:	d1b9      	bne.n	8005698 <_printf_float+0xe8>
 8005724:	2301      	movs	r3, #1
 8005726:	e7b6      	b.n	8005696 <_printf_float+0xe6>
 8005728:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800572c:	d119      	bne.n	8005762 <_printf_float+0x1b2>
 800572e:	2900      	cmp	r1, #0
 8005730:	6863      	ldr	r3, [r4, #4]
 8005732:	dd0c      	ble.n	800574e <_printf_float+0x19e>
 8005734:	6121      	str	r1, [r4, #16]
 8005736:	b913      	cbnz	r3, 800573e <_printf_float+0x18e>
 8005738:	6822      	ldr	r2, [r4, #0]
 800573a:	07d2      	lsls	r2, r2, #31
 800573c:	d502      	bpl.n	8005744 <_printf_float+0x194>
 800573e:	3301      	adds	r3, #1
 8005740:	440b      	add	r3, r1
 8005742:	6123      	str	r3, [r4, #16]
 8005744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005746:	65a3      	str	r3, [r4, #88]	; 0x58
 8005748:	f04f 0900 	mov.w	r9, #0
 800574c:	e7d9      	b.n	8005702 <_printf_float+0x152>
 800574e:	b913      	cbnz	r3, 8005756 <_printf_float+0x1a6>
 8005750:	6822      	ldr	r2, [r4, #0]
 8005752:	07d0      	lsls	r0, r2, #31
 8005754:	d501      	bpl.n	800575a <_printf_float+0x1aa>
 8005756:	3302      	adds	r3, #2
 8005758:	e7f3      	b.n	8005742 <_printf_float+0x192>
 800575a:	2301      	movs	r3, #1
 800575c:	e7f1      	b.n	8005742 <_printf_float+0x192>
 800575e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005762:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005766:	4293      	cmp	r3, r2
 8005768:	db05      	blt.n	8005776 <_printf_float+0x1c6>
 800576a:	6822      	ldr	r2, [r4, #0]
 800576c:	6123      	str	r3, [r4, #16]
 800576e:	07d1      	lsls	r1, r2, #31
 8005770:	d5e8      	bpl.n	8005744 <_printf_float+0x194>
 8005772:	3301      	adds	r3, #1
 8005774:	e7e5      	b.n	8005742 <_printf_float+0x192>
 8005776:	2b00      	cmp	r3, #0
 8005778:	bfd4      	ite	le
 800577a:	f1c3 0302 	rsble	r3, r3, #2
 800577e:	2301      	movgt	r3, #1
 8005780:	4413      	add	r3, r2
 8005782:	e7de      	b.n	8005742 <_printf_float+0x192>
 8005784:	6823      	ldr	r3, [r4, #0]
 8005786:	055a      	lsls	r2, r3, #21
 8005788:	d407      	bmi.n	800579a <_printf_float+0x1ea>
 800578a:	6923      	ldr	r3, [r4, #16]
 800578c:	4642      	mov	r2, r8
 800578e:	4631      	mov	r1, r6
 8005790:	4628      	mov	r0, r5
 8005792:	47b8      	blx	r7
 8005794:	3001      	adds	r0, #1
 8005796:	d12b      	bne.n	80057f0 <_printf_float+0x240>
 8005798:	e767      	b.n	800566a <_printf_float+0xba>
 800579a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800579e:	f240 80dc 	bls.w	800595a <_printf_float+0x3aa>
 80057a2:	2200      	movs	r2, #0
 80057a4:	2300      	movs	r3, #0
 80057a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80057aa:	f7fb f995 	bl	8000ad8 <__aeabi_dcmpeq>
 80057ae:	2800      	cmp	r0, #0
 80057b0:	d033      	beq.n	800581a <_printf_float+0x26a>
 80057b2:	2301      	movs	r3, #1
 80057b4:	4a41      	ldr	r2, [pc, #260]	; (80058bc <_printf_float+0x30c>)
 80057b6:	4631      	mov	r1, r6
 80057b8:	4628      	mov	r0, r5
 80057ba:	47b8      	blx	r7
 80057bc:	3001      	adds	r0, #1
 80057be:	f43f af54 	beq.w	800566a <_printf_float+0xba>
 80057c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057c6:	429a      	cmp	r2, r3
 80057c8:	db02      	blt.n	80057d0 <_printf_float+0x220>
 80057ca:	6823      	ldr	r3, [r4, #0]
 80057cc:	07d8      	lsls	r0, r3, #31
 80057ce:	d50f      	bpl.n	80057f0 <_printf_float+0x240>
 80057d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057d4:	4631      	mov	r1, r6
 80057d6:	4628      	mov	r0, r5
 80057d8:	47b8      	blx	r7
 80057da:	3001      	adds	r0, #1
 80057dc:	f43f af45 	beq.w	800566a <_printf_float+0xba>
 80057e0:	f04f 0800 	mov.w	r8, #0
 80057e4:	f104 091a 	add.w	r9, r4, #26
 80057e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057ea:	3b01      	subs	r3, #1
 80057ec:	4543      	cmp	r3, r8
 80057ee:	dc09      	bgt.n	8005804 <_printf_float+0x254>
 80057f0:	6823      	ldr	r3, [r4, #0]
 80057f2:	079b      	lsls	r3, r3, #30
 80057f4:	f100 8103 	bmi.w	80059fe <_printf_float+0x44e>
 80057f8:	68e0      	ldr	r0, [r4, #12]
 80057fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057fc:	4298      	cmp	r0, r3
 80057fe:	bfb8      	it	lt
 8005800:	4618      	movlt	r0, r3
 8005802:	e734      	b.n	800566e <_printf_float+0xbe>
 8005804:	2301      	movs	r3, #1
 8005806:	464a      	mov	r2, r9
 8005808:	4631      	mov	r1, r6
 800580a:	4628      	mov	r0, r5
 800580c:	47b8      	blx	r7
 800580e:	3001      	adds	r0, #1
 8005810:	f43f af2b 	beq.w	800566a <_printf_float+0xba>
 8005814:	f108 0801 	add.w	r8, r8, #1
 8005818:	e7e6      	b.n	80057e8 <_printf_float+0x238>
 800581a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800581c:	2b00      	cmp	r3, #0
 800581e:	dc2b      	bgt.n	8005878 <_printf_float+0x2c8>
 8005820:	2301      	movs	r3, #1
 8005822:	4a26      	ldr	r2, [pc, #152]	; (80058bc <_printf_float+0x30c>)
 8005824:	4631      	mov	r1, r6
 8005826:	4628      	mov	r0, r5
 8005828:	47b8      	blx	r7
 800582a:	3001      	adds	r0, #1
 800582c:	f43f af1d 	beq.w	800566a <_printf_float+0xba>
 8005830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005832:	b923      	cbnz	r3, 800583e <_printf_float+0x28e>
 8005834:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005836:	b913      	cbnz	r3, 800583e <_printf_float+0x28e>
 8005838:	6823      	ldr	r3, [r4, #0]
 800583a:	07d9      	lsls	r1, r3, #31
 800583c:	d5d8      	bpl.n	80057f0 <_printf_float+0x240>
 800583e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005842:	4631      	mov	r1, r6
 8005844:	4628      	mov	r0, r5
 8005846:	47b8      	blx	r7
 8005848:	3001      	adds	r0, #1
 800584a:	f43f af0e 	beq.w	800566a <_printf_float+0xba>
 800584e:	f04f 0900 	mov.w	r9, #0
 8005852:	f104 0a1a 	add.w	sl, r4, #26
 8005856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005858:	425b      	negs	r3, r3
 800585a:	454b      	cmp	r3, r9
 800585c:	dc01      	bgt.n	8005862 <_printf_float+0x2b2>
 800585e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005860:	e794      	b.n	800578c <_printf_float+0x1dc>
 8005862:	2301      	movs	r3, #1
 8005864:	4652      	mov	r2, sl
 8005866:	4631      	mov	r1, r6
 8005868:	4628      	mov	r0, r5
 800586a:	47b8      	blx	r7
 800586c:	3001      	adds	r0, #1
 800586e:	f43f aefc 	beq.w	800566a <_printf_float+0xba>
 8005872:	f109 0901 	add.w	r9, r9, #1
 8005876:	e7ee      	b.n	8005856 <_printf_float+0x2a6>
 8005878:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800587a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800587c:	429a      	cmp	r2, r3
 800587e:	bfa8      	it	ge
 8005880:	461a      	movge	r2, r3
 8005882:	2a00      	cmp	r2, #0
 8005884:	4691      	mov	r9, r2
 8005886:	dd07      	ble.n	8005898 <_printf_float+0x2e8>
 8005888:	4613      	mov	r3, r2
 800588a:	4631      	mov	r1, r6
 800588c:	4642      	mov	r2, r8
 800588e:	4628      	mov	r0, r5
 8005890:	47b8      	blx	r7
 8005892:	3001      	adds	r0, #1
 8005894:	f43f aee9 	beq.w	800566a <_printf_float+0xba>
 8005898:	f104 031a 	add.w	r3, r4, #26
 800589c:	f04f 0b00 	mov.w	fp, #0
 80058a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058a4:	9306      	str	r3, [sp, #24]
 80058a6:	e015      	b.n	80058d4 <_printf_float+0x324>
 80058a8:	7fefffff 	.word	0x7fefffff
 80058ac:	08008fb4 	.word	0x08008fb4
 80058b0:	08008fb0 	.word	0x08008fb0
 80058b4:	08008fbc 	.word	0x08008fbc
 80058b8:	08008fb8 	.word	0x08008fb8
 80058bc:	08008fc0 	.word	0x08008fc0
 80058c0:	2301      	movs	r3, #1
 80058c2:	9a06      	ldr	r2, [sp, #24]
 80058c4:	4631      	mov	r1, r6
 80058c6:	4628      	mov	r0, r5
 80058c8:	47b8      	blx	r7
 80058ca:	3001      	adds	r0, #1
 80058cc:	f43f aecd 	beq.w	800566a <_printf_float+0xba>
 80058d0:	f10b 0b01 	add.w	fp, fp, #1
 80058d4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80058d8:	ebaa 0309 	sub.w	r3, sl, r9
 80058dc:	455b      	cmp	r3, fp
 80058de:	dcef      	bgt.n	80058c0 <_printf_float+0x310>
 80058e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058e4:	429a      	cmp	r2, r3
 80058e6:	44d0      	add	r8, sl
 80058e8:	db15      	blt.n	8005916 <_printf_float+0x366>
 80058ea:	6823      	ldr	r3, [r4, #0]
 80058ec:	07da      	lsls	r2, r3, #31
 80058ee:	d412      	bmi.n	8005916 <_printf_float+0x366>
 80058f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058f4:	eba3 020a 	sub.w	r2, r3, sl
 80058f8:	eba3 0a01 	sub.w	sl, r3, r1
 80058fc:	4592      	cmp	sl, r2
 80058fe:	bfa8      	it	ge
 8005900:	4692      	movge	sl, r2
 8005902:	f1ba 0f00 	cmp.w	sl, #0
 8005906:	dc0e      	bgt.n	8005926 <_printf_float+0x376>
 8005908:	f04f 0800 	mov.w	r8, #0
 800590c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005910:	f104 091a 	add.w	r9, r4, #26
 8005914:	e019      	b.n	800594a <_printf_float+0x39a>
 8005916:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800591a:	4631      	mov	r1, r6
 800591c:	4628      	mov	r0, r5
 800591e:	47b8      	blx	r7
 8005920:	3001      	adds	r0, #1
 8005922:	d1e5      	bne.n	80058f0 <_printf_float+0x340>
 8005924:	e6a1      	b.n	800566a <_printf_float+0xba>
 8005926:	4653      	mov	r3, sl
 8005928:	4642      	mov	r2, r8
 800592a:	4631      	mov	r1, r6
 800592c:	4628      	mov	r0, r5
 800592e:	47b8      	blx	r7
 8005930:	3001      	adds	r0, #1
 8005932:	d1e9      	bne.n	8005908 <_printf_float+0x358>
 8005934:	e699      	b.n	800566a <_printf_float+0xba>
 8005936:	2301      	movs	r3, #1
 8005938:	464a      	mov	r2, r9
 800593a:	4631      	mov	r1, r6
 800593c:	4628      	mov	r0, r5
 800593e:	47b8      	blx	r7
 8005940:	3001      	adds	r0, #1
 8005942:	f43f ae92 	beq.w	800566a <_printf_float+0xba>
 8005946:	f108 0801 	add.w	r8, r8, #1
 800594a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800594e:	1a9b      	subs	r3, r3, r2
 8005950:	eba3 030a 	sub.w	r3, r3, sl
 8005954:	4543      	cmp	r3, r8
 8005956:	dcee      	bgt.n	8005936 <_printf_float+0x386>
 8005958:	e74a      	b.n	80057f0 <_printf_float+0x240>
 800595a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800595c:	2a01      	cmp	r2, #1
 800595e:	dc01      	bgt.n	8005964 <_printf_float+0x3b4>
 8005960:	07db      	lsls	r3, r3, #31
 8005962:	d53a      	bpl.n	80059da <_printf_float+0x42a>
 8005964:	2301      	movs	r3, #1
 8005966:	4642      	mov	r2, r8
 8005968:	4631      	mov	r1, r6
 800596a:	4628      	mov	r0, r5
 800596c:	47b8      	blx	r7
 800596e:	3001      	adds	r0, #1
 8005970:	f43f ae7b 	beq.w	800566a <_printf_float+0xba>
 8005974:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005978:	4631      	mov	r1, r6
 800597a:	4628      	mov	r0, r5
 800597c:	47b8      	blx	r7
 800597e:	3001      	adds	r0, #1
 8005980:	f108 0801 	add.w	r8, r8, #1
 8005984:	f43f ae71 	beq.w	800566a <_printf_float+0xba>
 8005988:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800598a:	2200      	movs	r2, #0
 800598c:	f103 3aff 	add.w	sl, r3, #4294967295
 8005990:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005994:	2300      	movs	r3, #0
 8005996:	f7fb f89f 	bl	8000ad8 <__aeabi_dcmpeq>
 800599a:	b9c8      	cbnz	r0, 80059d0 <_printf_float+0x420>
 800599c:	4653      	mov	r3, sl
 800599e:	4642      	mov	r2, r8
 80059a0:	4631      	mov	r1, r6
 80059a2:	4628      	mov	r0, r5
 80059a4:	47b8      	blx	r7
 80059a6:	3001      	adds	r0, #1
 80059a8:	d10e      	bne.n	80059c8 <_printf_float+0x418>
 80059aa:	e65e      	b.n	800566a <_printf_float+0xba>
 80059ac:	2301      	movs	r3, #1
 80059ae:	4652      	mov	r2, sl
 80059b0:	4631      	mov	r1, r6
 80059b2:	4628      	mov	r0, r5
 80059b4:	47b8      	blx	r7
 80059b6:	3001      	adds	r0, #1
 80059b8:	f43f ae57 	beq.w	800566a <_printf_float+0xba>
 80059bc:	f108 0801 	add.w	r8, r8, #1
 80059c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059c2:	3b01      	subs	r3, #1
 80059c4:	4543      	cmp	r3, r8
 80059c6:	dcf1      	bgt.n	80059ac <_printf_float+0x3fc>
 80059c8:	464b      	mov	r3, r9
 80059ca:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80059ce:	e6de      	b.n	800578e <_printf_float+0x1de>
 80059d0:	f04f 0800 	mov.w	r8, #0
 80059d4:	f104 0a1a 	add.w	sl, r4, #26
 80059d8:	e7f2      	b.n	80059c0 <_printf_float+0x410>
 80059da:	2301      	movs	r3, #1
 80059dc:	e7df      	b.n	800599e <_printf_float+0x3ee>
 80059de:	2301      	movs	r3, #1
 80059e0:	464a      	mov	r2, r9
 80059e2:	4631      	mov	r1, r6
 80059e4:	4628      	mov	r0, r5
 80059e6:	47b8      	blx	r7
 80059e8:	3001      	adds	r0, #1
 80059ea:	f43f ae3e 	beq.w	800566a <_printf_float+0xba>
 80059ee:	f108 0801 	add.w	r8, r8, #1
 80059f2:	68e3      	ldr	r3, [r4, #12]
 80059f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80059f6:	1a9b      	subs	r3, r3, r2
 80059f8:	4543      	cmp	r3, r8
 80059fa:	dcf0      	bgt.n	80059de <_printf_float+0x42e>
 80059fc:	e6fc      	b.n	80057f8 <_printf_float+0x248>
 80059fe:	f04f 0800 	mov.w	r8, #0
 8005a02:	f104 0919 	add.w	r9, r4, #25
 8005a06:	e7f4      	b.n	80059f2 <_printf_float+0x442>
 8005a08:	2900      	cmp	r1, #0
 8005a0a:	f43f ae8b 	beq.w	8005724 <_printf_float+0x174>
 8005a0e:	2300      	movs	r3, #0
 8005a10:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005a14:	ab09      	add	r3, sp, #36	; 0x24
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	ec49 8b10 	vmov	d0, r8, r9
 8005a1c:	6022      	str	r2, [r4, #0]
 8005a1e:	f8cd a004 	str.w	sl, [sp, #4]
 8005a22:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005a26:	4628      	mov	r0, r5
 8005a28:	f7ff fd2e 	bl	8005488 <__cvt>
 8005a2c:	4680      	mov	r8, r0
 8005a2e:	e648      	b.n	80056c2 <_printf_float+0x112>

08005a30 <_printf_common>:
 8005a30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a34:	4691      	mov	r9, r2
 8005a36:	461f      	mov	r7, r3
 8005a38:	688a      	ldr	r2, [r1, #8]
 8005a3a:	690b      	ldr	r3, [r1, #16]
 8005a3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a40:	4293      	cmp	r3, r2
 8005a42:	bfb8      	it	lt
 8005a44:	4613      	movlt	r3, r2
 8005a46:	f8c9 3000 	str.w	r3, [r9]
 8005a4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a4e:	4606      	mov	r6, r0
 8005a50:	460c      	mov	r4, r1
 8005a52:	b112      	cbz	r2, 8005a5a <_printf_common+0x2a>
 8005a54:	3301      	adds	r3, #1
 8005a56:	f8c9 3000 	str.w	r3, [r9]
 8005a5a:	6823      	ldr	r3, [r4, #0]
 8005a5c:	0699      	lsls	r1, r3, #26
 8005a5e:	bf42      	ittt	mi
 8005a60:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005a64:	3302      	addmi	r3, #2
 8005a66:	f8c9 3000 	strmi.w	r3, [r9]
 8005a6a:	6825      	ldr	r5, [r4, #0]
 8005a6c:	f015 0506 	ands.w	r5, r5, #6
 8005a70:	d107      	bne.n	8005a82 <_printf_common+0x52>
 8005a72:	f104 0a19 	add.w	sl, r4, #25
 8005a76:	68e3      	ldr	r3, [r4, #12]
 8005a78:	f8d9 2000 	ldr.w	r2, [r9]
 8005a7c:	1a9b      	subs	r3, r3, r2
 8005a7e:	42ab      	cmp	r3, r5
 8005a80:	dc28      	bgt.n	8005ad4 <_printf_common+0xa4>
 8005a82:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005a86:	6822      	ldr	r2, [r4, #0]
 8005a88:	3300      	adds	r3, #0
 8005a8a:	bf18      	it	ne
 8005a8c:	2301      	movne	r3, #1
 8005a8e:	0692      	lsls	r2, r2, #26
 8005a90:	d42d      	bmi.n	8005aee <_printf_common+0xbe>
 8005a92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a96:	4639      	mov	r1, r7
 8005a98:	4630      	mov	r0, r6
 8005a9a:	47c0      	blx	r8
 8005a9c:	3001      	adds	r0, #1
 8005a9e:	d020      	beq.n	8005ae2 <_printf_common+0xb2>
 8005aa0:	6823      	ldr	r3, [r4, #0]
 8005aa2:	68e5      	ldr	r5, [r4, #12]
 8005aa4:	f8d9 2000 	ldr.w	r2, [r9]
 8005aa8:	f003 0306 	and.w	r3, r3, #6
 8005aac:	2b04      	cmp	r3, #4
 8005aae:	bf08      	it	eq
 8005ab0:	1aad      	subeq	r5, r5, r2
 8005ab2:	68a3      	ldr	r3, [r4, #8]
 8005ab4:	6922      	ldr	r2, [r4, #16]
 8005ab6:	bf0c      	ite	eq
 8005ab8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005abc:	2500      	movne	r5, #0
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	bfc4      	itt	gt
 8005ac2:	1a9b      	subgt	r3, r3, r2
 8005ac4:	18ed      	addgt	r5, r5, r3
 8005ac6:	f04f 0900 	mov.w	r9, #0
 8005aca:	341a      	adds	r4, #26
 8005acc:	454d      	cmp	r5, r9
 8005ace:	d11a      	bne.n	8005b06 <_printf_common+0xd6>
 8005ad0:	2000      	movs	r0, #0
 8005ad2:	e008      	b.n	8005ae6 <_printf_common+0xb6>
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	4652      	mov	r2, sl
 8005ad8:	4639      	mov	r1, r7
 8005ada:	4630      	mov	r0, r6
 8005adc:	47c0      	blx	r8
 8005ade:	3001      	adds	r0, #1
 8005ae0:	d103      	bne.n	8005aea <_printf_common+0xba>
 8005ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aea:	3501      	adds	r5, #1
 8005aec:	e7c3      	b.n	8005a76 <_printf_common+0x46>
 8005aee:	18e1      	adds	r1, r4, r3
 8005af0:	1c5a      	adds	r2, r3, #1
 8005af2:	2030      	movs	r0, #48	; 0x30
 8005af4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005af8:	4422      	add	r2, r4
 8005afa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005afe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b02:	3302      	adds	r3, #2
 8005b04:	e7c5      	b.n	8005a92 <_printf_common+0x62>
 8005b06:	2301      	movs	r3, #1
 8005b08:	4622      	mov	r2, r4
 8005b0a:	4639      	mov	r1, r7
 8005b0c:	4630      	mov	r0, r6
 8005b0e:	47c0      	blx	r8
 8005b10:	3001      	adds	r0, #1
 8005b12:	d0e6      	beq.n	8005ae2 <_printf_common+0xb2>
 8005b14:	f109 0901 	add.w	r9, r9, #1
 8005b18:	e7d8      	b.n	8005acc <_printf_common+0x9c>
	...

08005b1c <_printf_i>:
 8005b1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005b20:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005b24:	460c      	mov	r4, r1
 8005b26:	7e09      	ldrb	r1, [r1, #24]
 8005b28:	b085      	sub	sp, #20
 8005b2a:	296e      	cmp	r1, #110	; 0x6e
 8005b2c:	4617      	mov	r7, r2
 8005b2e:	4606      	mov	r6, r0
 8005b30:	4698      	mov	r8, r3
 8005b32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b34:	f000 80b3 	beq.w	8005c9e <_printf_i+0x182>
 8005b38:	d822      	bhi.n	8005b80 <_printf_i+0x64>
 8005b3a:	2963      	cmp	r1, #99	; 0x63
 8005b3c:	d036      	beq.n	8005bac <_printf_i+0x90>
 8005b3e:	d80a      	bhi.n	8005b56 <_printf_i+0x3a>
 8005b40:	2900      	cmp	r1, #0
 8005b42:	f000 80b9 	beq.w	8005cb8 <_printf_i+0x19c>
 8005b46:	2958      	cmp	r1, #88	; 0x58
 8005b48:	f000 8083 	beq.w	8005c52 <_printf_i+0x136>
 8005b4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b50:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005b54:	e032      	b.n	8005bbc <_printf_i+0xa0>
 8005b56:	2964      	cmp	r1, #100	; 0x64
 8005b58:	d001      	beq.n	8005b5e <_printf_i+0x42>
 8005b5a:	2969      	cmp	r1, #105	; 0x69
 8005b5c:	d1f6      	bne.n	8005b4c <_printf_i+0x30>
 8005b5e:	6820      	ldr	r0, [r4, #0]
 8005b60:	6813      	ldr	r3, [r2, #0]
 8005b62:	0605      	lsls	r5, r0, #24
 8005b64:	f103 0104 	add.w	r1, r3, #4
 8005b68:	d52a      	bpl.n	8005bc0 <_printf_i+0xa4>
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6011      	str	r1, [r2, #0]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	da03      	bge.n	8005b7a <_printf_i+0x5e>
 8005b72:	222d      	movs	r2, #45	; 0x2d
 8005b74:	425b      	negs	r3, r3
 8005b76:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005b7a:	486f      	ldr	r0, [pc, #444]	; (8005d38 <_printf_i+0x21c>)
 8005b7c:	220a      	movs	r2, #10
 8005b7e:	e039      	b.n	8005bf4 <_printf_i+0xd8>
 8005b80:	2973      	cmp	r1, #115	; 0x73
 8005b82:	f000 809d 	beq.w	8005cc0 <_printf_i+0x1a4>
 8005b86:	d808      	bhi.n	8005b9a <_printf_i+0x7e>
 8005b88:	296f      	cmp	r1, #111	; 0x6f
 8005b8a:	d020      	beq.n	8005bce <_printf_i+0xb2>
 8005b8c:	2970      	cmp	r1, #112	; 0x70
 8005b8e:	d1dd      	bne.n	8005b4c <_printf_i+0x30>
 8005b90:	6823      	ldr	r3, [r4, #0]
 8005b92:	f043 0320 	orr.w	r3, r3, #32
 8005b96:	6023      	str	r3, [r4, #0]
 8005b98:	e003      	b.n	8005ba2 <_printf_i+0x86>
 8005b9a:	2975      	cmp	r1, #117	; 0x75
 8005b9c:	d017      	beq.n	8005bce <_printf_i+0xb2>
 8005b9e:	2978      	cmp	r1, #120	; 0x78
 8005ba0:	d1d4      	bne.n	8005b4c <_printf_i+0x30>
 8005ba2:	2378      	movs	r3, #120	; 0x78
 8005ba4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005ba8:	4864      	ldr	r0, [pc, #400]	; (8005d3c <_printf_i+0x220>)
 8005baa:	e055      	b.n	8005c58 <_printf_i+0x13c>
 8005bac:	6813      	ldr	r3, [r2, #0]
 8005bae:	1d19      	adds	r1, r3, #4
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	6011      	str	r1, [r2, #0]
 8005bb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e08c      	b.n	8005cda <_printf_i+0x1be>
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	6011      	str	r1, [r2, #0]
 8005bc4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005bc8:	bf18      	it	ne
 8005bca:	b21b      	sxthne	r3, r3
 8005bcc:	e7cf      	b.n	8005b6e <_printf_i+0x52>
 8005bce:	6813      	ldr	r3, [r2, #0]
 8005bd0:	6825      	ldr	r5, [r4, #0]
 8005bd2:	1d18      	adds	r0, r3, #4
 8005bd4:	6010      	str	r0, [r2, #0]
 8005bd6:	0628      	lsls	r0, r5, #24
 8005bd8:	d501      	bpl.n	8005bde <_printf_i+0xc2>
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	e002      	b.n	8005be4 <_printf_i+0xc8>
 8005bde:	0668      	lsls	r0, r5, #25
 8005be0:	d5fb      	bpl.n	8005bda <_printf_i+0xbe>
 8005be2:	881b      	ldrh	r3, [r3, #0]
 8005be4:	4854      	ldr	r0, [pc, #336]	; (8005d38 <_printf_i+0x21c>)
 8005be6:	296f      	cmp	r1, #111	; 0x6f
 8005be8:	bf14      	ite	ne
 8005bea:	220a      	movne	r2, #10
 8005bec:	2208      	moveq	r2, #8
 8005bee:	2100      	movs	r1, #0
 8005bf0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005bf4:	6865      	ldr	r5, [r4, #4]
 8005bf6:	60a5      	str	r5, [r4, #8]
 8005bf8:	2d00      	cmp	r5, #0
 8005bfa:	f2c0 8095 	blt.w	8005d28 <_printf_i+0x20c>
 8005bfe:	6821      	ldr	r1, [r4, #0]
 8005c00:	f021 0104 	bic.w	r1, r1, #4
 8005c04:	6021      	str	r1, [r4, #0]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d13d      	bne.n	8005c86 <_printf_i+0x16a>
 8005c0a:	2d00      	cmp	r5, #0
 8005c0c:	f040 808e 	bne.w	8005d2c <_printf_i+0x210>
 8005c10:	4665      	mov	r5, ip
 8005c12:	2a08      	cmp	r2, #8
 8005c14:	d10b      	bne.n	8005c2e <_printf_i+0x112>
 8005c16:	6823      	ldr	r3, [r4, #0]
 8005c18:	07db      	lsls	r3, r3, #31
 8005c1a:	d508      	bpl.n	8005c2e <_printf_i+0x112>
 8005c1c:	6923      	ldr	r3, [r4, #16]
 8005c1e:	6862      	ldr	r2, [r4, #4]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	bfde      	ittt	le
 8005c24:	2330      	movle	r3, #48	; 0x30
 8005c26:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c2a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c2e:	ebac 0305 	sub.w	r3, ip, r5
 8005c32:	6123      	str	r3, [r4, #16]
 8005c34:	f8cd 8000 	str.w	r8, [sp]
 8005c38:	463b      	mov	r3, r7
 8005c3a:	aa03      	add	r2, sp, #12
 8005c3c:	4621      	mov	r1, r4
 8005c3e:	4630      	mov	r0, r6
 8005c40:	f7ff fef6 	bl	8005a30 <_printf_common>
 8005c44:	3001      	adds	r0, #1
 8005c46:	d14d      	bne.n	8005ce4 <_printf_i+0x1c8>
 8005c48:	f04f 30ff 	mov.w	r0, #4294967295
 8005c4c:	b005      	add	sp, #20
 8005c4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c52:	4839      	ldr	r0, [pc, #228]	; (8005d38 <_printf_i+0x21c>)
 8005c54:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005c58:	6813      	ldr	r3, [r2, #0]
 8005c5a:	6821      	ldr	r1, [r4, #0]
 8005c5c:	1d1d      	adds	r5, r3, #4
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6015      	str	r5, [r2, #0]
 8005c62:	060a      	lsls	r2, r1, #24
 8005c64:	d50b      	bpl.n	8005c7e <_printf_i+0x162>
 8005c66:	07ca      	lsls	r2, r1, #31
 8005c68:	bf44      	itt	mi
 8005c6a:	f041 0120 	orrmi.w	r1, r1, #32
 8005c6e:	6021      	strmi	r1, [r4, #0]
 8005c70:	b91b      	cbnz	r3, 8005c7a <_printf_i+0x15e>
 8005c72:	6822      	ldr	r2, [r4, #0]
 8005c74:	f022 0220 	bic.w	r2, r2, #32
 8005c78:	6022      	str	r2, [r4, #0]
 8005c7a:	2210      	movs	r2, #16
 8005c7c:	e7b7      	b.n	8005bee <_printf_i+0xd2>
 8005c7e:	064d      	lsls	r5, r1, #25
 8005c80:	bf48      	it	mi
 8005c82:	b29b      	uxthmi	r3, r3
 8005c84:	e7ef      	b.n	8005c66 <_printf_i+0x14a>
 8005c86:	4665      	mov	r5, ip
 8005c88:	fbb3 f1f2 	udiv	r1, r3, r2
 8005c8c:	fb02 3311 	mls	r3, r2, r1, r3
 8005c90:	5cc3      	ldrb	r3, [r0, r3]
 8005c92:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005c96:	460b      	mov	r3, r1
 8005c98:	2900      	cmp	r1, #0
 8005c9a:	d1f5      	bne.n	8005c88 <_printf_i+0x16c>
 8005c9c:	e7b9      	b.n	8005c12 <_printf_i+0xf6>
 8005c9e:	6813      	ldr	r3, [r2, #0]
 8005ca0:	6825      	ldr	r5, [r4, #0]
 8005ca2:	6961      	ldr	r1, [r4, #20]
 8005ca4:	1d18      	adds	r0, r3, #4
 8005ca6:	6010      	str	r0, [r2, #0]
 8005ca8:	0628      	lsls	r0, r5, #24
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	d501      	bpl.n	8005cb2 <_printf_i+0x196>
 8005cae:	6019      	str	r1, [r3, #0]
 8005cb0:	e002      	b.n	8005cb8 <_printf_i+0x19c>
 8005cb2:	066a      	lsls	r2, r5, #25
 8005cb4:	d5fb      	bpl.n	8005cae <_printf_i+0x192>
 8005cb6:	8019      	strh	r1, [r3, #0]
 8005cb8:	2300      	movs	r3, #0
 8005cba:	6123      	str	r3, [r4, #16]
 8005cbc:	4665      	mov	r5, ip
 8005cbe:	e7b9      	b.n	8005c34 <_printf_i+0x118>
 8005cc0:	6813      	ldr	r3, [r2, #0]
 8005cc2:	1d19      	adds	r1, r3, #4
 8005cc4:	6011      	str	r1, [r2, #0]
 8005cc6:	681d      	ldr	r5, [r3, #0]
 8005cc8:	6862      	ldr	r2, [r4, #4]
 8005cca:	2100      	movs	r1, #0
 8005ccc:	4628      	mov	r0, r5
 8005cce:	f7fa fa8f 	bl	80001f0 <memchr>
 8005cd2:	b108      	cbz	r0, 8005cd8 <_printf_i+0x1bc>
 8005cd4:	1b40      	subs	r0, r0, r5
 8005cd6:	6060      	str	r0, [r4, #4]
 8005cd8:	6863      	ldr	r3, [r4, #4]
 8005cda:	6123      	str	r3, [r4, #16]
 8005cdc:	2300      	movs	r3, #0
 8005cde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ce2:	e7a7      	b.n	8005c34 <_printf_i+0x118>
 8005ce4:	6923      	ldr	r3, [r4, #16]
 8005ce6:	462a      	mov	r2, r5
 8005ce8:	4639      	mov	r1, r7
 8005cea:	4630      	mov	r0, r6
 8005cec:	47c0      	blx	r8
 8005cee:	3001      	adds	r0, #1
 8005cf0:	d0aa      	beq.n	8005c48 <_printf_i+0x12c>
 8005cf2:	6823      	ldr	r3, [r4, #0]
 8005cf4:	079b      	lsls	r3, r3, #30
 8005cf6:	d413      	bmi.n	8005d20 <_printf_i+0x204>
 8005cf8:	68e0      	ldr	r0, [r4, #12]
 8005cfa:	9b03      	ldr	r3, [sp, #12]
 8005cfc:	4298      	cmp	r0, r3
 8005cfe:	bfb8      	it	lt
 8005d00:	4618      	movlt	r0, r3
 8005d02:	e7a3      	b.n	8005c4c <_printf_i+0x130>
 8005d04:	2301      	movs	r3, #1
 8005d06:	464a      	mov	r2, r9
 8005d08:	4639      	mov	r1, r7
 8005d0a:	4630      	mov	r0, r6
 8005d0c:	47c0      	blx	r8
 8005d0e:	3001      	adds	r0, #1
 8005d10:	d09a      	beq.n	8005c48 <_printf_i+0x12c>
 8005d12:	3501      	adds	r5, #1
 8005d14:	68e3      	ldr	r3, [r4, #12]
 8005d16:	9a03      	ldr	r2, [sp, #12]
 8005d18:	1a9b      	subs	r3, r3, r2
 8005d1a:	42ab      	cmp	r3, r5
 8005d1c:	dcf2      	bgt.n	8005d04 <_printf_i+0x1e8>
 8005d1e:	e7eb      	b.n	8005cf8 <_printf_i+0x1dc>
 8005d20:	2500      	movs	r5, #0
 8005d22:	f104 0919 	add.w	r9, r4, #25
 8005d26:	e7f5      	b.n	8005d14 <_printf_i+0x1f8>
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1ac      	bne.n	8005c86 <_printf_i+0x16a>
 8005d2c:	7803      	ldrb	r3, [r0, #0]
 8005d2e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d32:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d36:	e76c      	b.n	8005c12 <_printf_i+0xf6>
 8005d38:	08008fc2 	.word	0x08008fc2
 8005d3c:	08008fd3 	.word	0x08008fd3

08005d40 <_scanf_float>:
 8005d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d44:	469a      	mov	sl, r3
 8005d46:	688b      	ldr	r3, [r1, #8]
 8005d48:	4616      	mov	r6, r2
 8005d4a:	1e5a      	subs	r2, r3, #1
 8005d4c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005d50:	b087      	sub	sp, #28
 8005d52:	bf83      	ittte	hi
 8005d54:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8005d58:	189b      	addhi	r3, r3, r2
 8005d5a:	9301      	strhi	r3, [sp, #4]
 8005d5c:	2300      	movls	r3, #0
 8005d5e:	bf86      	itte	hi
 8005d60:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005d64:	608b      	strhi	r3, [r1, #8]
 8005d66:	9301      	strls	r3, [sp, #4]
 8005d68:	680b      	ldr	r3, [r1, #0]
 8005d6a:	4688      	mov	r8, r1
 8005d6c:	f04f 0b00 	mov.w	fp, #0
 8005d70:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005d74:	f848 3b1c 	str.w	r3, [r8], #28
 8005d78:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8005d7c:	4607      	mov	r7, r0
 8005d7e:	460c      	mov	r4, r1
 8005d80:	4645      	mov	r5, r8
 8005d82:	465a      	mov	r2, fp
 8005d84:	46d9      	mov	r9, fp
 8005d86:	f8cd b008 	str.w	fp, [sp, #8]
 8005d8a:	68a1      	ldr	r1, [r4, #8]
 8005d8c:	b181      	cbz	r1, 8005db0 <_scanf_float+0x70>
 8005d8e:	6833      	ldr	r3, [r6, #0]
 8005d90:	781b      	ldrb	r3, [r3, #0]
 8005d92:	2b49      	cmp	r3, #73	; 0x49
 8005d94:	d071      	beq.n	8005e7a <_scanf_float+0x13a>
 8005d96:	d84d      	bhi.n	8005e34 <_scanf_float+0xf4>
 8005d98:	2b39      	cmp	r3, #57	; 0x39
 8005d9a:	d840      	bhi.n	8005e1e <_scanf_float+0xde>
 8005d9c:	2b31      	cmp	r3, #49	; 0x31
 8005d9e:	f080 8088 	bcs.w	8005eb2 <_scanf_float+0x172>
 8005da2:	2b2d      	cmp	r3, #45	; 0x2d
 8005da4:	f000 8090 	beq.w	8005ec8 <_scanf_float+0x188>
 8005da8:	d815      	bhi.n	8005dd6 <_scanf_float+0x96>
 8005daa:	2b2b      	cmp	r3, #43	; 0x2b
 8005dac:	f000 808c 	beq.w	8005ec8 <_scanf_float+0x188>
 8005db0:	f1b9 0f00 	cmp.w	r9, #0
 8005db4:	d003      	beq.n	8005dbe <_scanf_float+0x7e>
 8005db6:	6823      	ldr	r3, [r4, #0]
 8005db8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005dbc:	6023      	str	r3, [r4, #0]
 8005dbe:	3a01      	subs	r2, #1
 8005dc0:	2a01      	cmp	r2, #1
 8005dc2:	f200 80ea 	bhi.w	8005f9a <_scanf_float+0x25a>
 8005dc6:	4545      	cmp	r5, r8
 8005dc8:	f200 80dc 	bhi.w	8005f84 <_scanf_float+0x244>
 8005dcc:	2601      	movs	r6, #1
 8005dce:	4630      	mov	r0, r6
 8005dd0:	b007      	add	sp, #28
 8005dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd6:	2b2e      	cmp	r3, #46	; 0x2e
 8005dd8:	f000 809f 	beq.w	8005f1a <_scanf_float+0x1da>
 8005ddc:	2b30      	cmp	r3, #48	; 0x30
 8005dde:	d1e7      	bne.n	8005db0 <_scanf_float+0x70>
 8005de0:	6820      	ldr	r0, [r4, #0]
 8005de2:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005de6:	d064      	beq.n	8005eb2 <_scanf_float+0x172>
 8005de8:	9b01      	ldr	r3, [sp, #4]
 8005dea:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8005dee:	6020      	str	r0, [r4, #0]
 8005df0:	f109 0901 	add.w	r9, r9, #1
 8005df4:	b11b      	cbz	r3, 8005dfe <_scanf_float+0xbe>
 8005df6:	3b01      	subs	r3, #1
 8005df8:	3101      	adds	r1, #1
 8005dfa:	9301      	str	r3, [sp, #4]
 8005dfc:	60a1      	str	r1, [r4, #8]
 8005dfe:	68a3      	ldr	r3, [r4, #8]
 8005e00:	3b01      	subs	r3, #1
 8005e02:	60a3      	str	r3, [r4, #8]
 8005e04:	6923      	ldr	r3, [r4, #16]
 8005e06:	3301      	adds	r3, #1
 8005e08:	6123      	str	r3, [r4, #16]
 8005e0a:	6873      	ldr	r3, [r6, #4]
 8005e0c:	3b01      	subs	r3, #1
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	6073      	str	r3, [r6, #4]
 8005e12:	f340 80ac 	ble.w	8005f6e <_scanf_float+0x22e>
 8005e16:	6833      	ldr	r3, [r6, #0]
 8005e18:	3301      	adds	r3, #1
 8005e1a:	6033      	str	r3, [r6, #0]
 8005e1c:	e7b5      	b.n	8005d8a <_scanf_float+0x4a>
 8005e1e:	2b45      	cmp	r3, #69	; 0x45
 8005e20:	f000 8085 	beq.w	8005f2e <_scanf_float+0x1ee>
 8005e24:	2b46      	cmp	r3, #70	; 0x46
 8005e26:	d06a      	beq.n	8005efe <_scanf_float+0x1be>
 8005e28:	2b41      	cmp	r3, #65	; 0x41
 8005e2a:	d1c1      	bne.n	8005db0 <_scanf_float+0x70>
 8005e2c:	2a01      	cmp	r2, #1
 8005e2e:	d1bf      	bne.n	8005db0 <_scanf_float+0x70>
 8005e30:	2202      	movs	r2, #2
 8005e32:	e046      	b.n	8005ec2 <_scanf_float+0x182>
 8005e34:	2b65      	cmp	r3, #101	; 0x65
 8005e36:	d07a      	beq.n	8005f2e <_scanf_float+0x1ee>
 8005e38:	d818      	bhi.n	8005e6c <_scanf_float+0x12c>
 8005e3a:	2b54      	cmp	r3, #84	; 0x54
 8005e3c:	d066      	beq.n	8005f0c <_scanf_float+0x1cc>
 8005e3e:	d811      	bhi.n	8005e64 <_scanf_float+0x124>
 8005e40:	2b4e      	cmp	r3, #78	; 0x4e
 8005e42:	d1b5      	bne.n	8005db0 <_scanf_float+0x70>
 8005e44:	2a00      	cmp	r2, #0
 8005e46:	d146      	bne.n	8005ed6 <_scanf_float+0x196>
 8005e48:	f1b9 0f00 	cmp.w	r9, #0
 8005e4c:	d145      	bne.n	8005eda <_scanf_float+0x19a>
 8005e4e:	6821      	ldr	r1, [r4, #0]
 8005e50:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005e54:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005e58:	d13f      	bne.n	8005eda <_scanf_float+0x19a>
 8005e5a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005e5e:	6021      	str	r1, [r4, #0]
 8005e60:	2201      	movs	r2, #1
 8005e62:	e02e      	b.n	8005ec2 <_scanf_float+0x182>
 8005e64:	2b59      	cmp	r3, #89	; 0x59
 8005e66:	d01e      	beq.n	8005ea6 <_scanf_float+0x166>
 8005e68:	2b61      	cmp	r3, #97	; 0x61
 8005e6a:	e7de      	b.n	8005e2a <_scanf_float+0xea>
 8005e6c:	2b6e      	cmp	r3, #110	; 0x6e
 8005e6e:	d0e9      	beq.n	8005e44 <_scanf_float+0x104>
 8005e70:	d815      	bhi.n	8005e9e <_scanf_float+0x15e>
 8005e72:	2b66      	cmp	r3, #102	; 0x66
 8005e74:	d043      	beq.n	8005efe <_scanf_float+0x1be>
 8005e76:	2b69      	cmp	r3, #105	; 0x69
 8005e78:	d19a      	bne.n	8005db0 <_scanf_float+0x70>
 8005e7a:	f1bb 0f00 	cmp.w	fp, #0
 8005e7e:	d138      	bne.n	8005ef2 <_scanf_float+0x1b2>
 8005e80:	f1b9 0f00 	cmp.w	r9, #0
 8005e84:	d197      	bne.n	8005db6 <_scanf_float+0x76>
 8005e86:	6821      	ldr	r1, [r4, #0]
 8005e88:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005e8c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005e90:	d195      	bne.n	8005dbe <_scanf_float+0x7e>
 8005e92:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005e96:	6021      	str	r1, [r4, #0]
 8005e98:	f04f 0b01 	mov.w	fp, #1
 8005e9c:	e011      	b.n	8005ec2 <_scanf_float+0x182>
 8005e9e:	2b74      	cmp	r3, #116	; 0x74
 8005ea0:	d034      	beq.n	8005f0c <_scanf_float+0x1cc>
 8005ea2:	2b79      	cmp	r3, #121	; 0x79
 8005ea4:	d184      	bne.n	8005db0 <_scanf_float+0x70>
 8005ea6:	f1bb 0f07 	cmp.w	fp, #7
 8005eaa:	d181      	bne.n	8005db0 <_scanf_float+0x70>
 8005eac:	f04f 0b08 	mov.w	fp, #8
 8005eb0:	e007      	b.n	8005ec2 <_scanf_float+0x182>
 8005eb2:	eb12 0f0b 	cmn.w	r2, fp
 8005eb6:	f47f af7b 	bne.w	8005db0 <_scanf_float+0x70>
 8005eba:	6821      	ldr	r1, [r4, #0]
 8005ebc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8005ec0:	6021      	str	r1, [r4, #0]
 8005ec2:	702b      	strb	r3, [r5, #0]
 8005ec4:	3501      	adds	r5, #1
 8005ec6:	e79a      	b.n	8005dfe <_scanf_float+0xbe>
 8005ec8:	6821      	ldr	r1, [r4, #0]
 8005eca:	0608      	lsls	r0, r1, #24
 8005ecc:	f57f af70 	bpl.w	8005db0 <_scanf_float+0x70>
 8005ed0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005ed4:	e7f4      	b.n	8005ec0 <_scanf_float+0x180>
 8005ed6:	2a02      	cmp	r2, #2
 8005ed8:	d047      	beq.n	8005f6a <_scanf_float+0x22a>
 8005eda:	f1bb 0f01 	cmp.w	fp, #1
 8005ede:	d003      	beq.n	8005ee8 <_scanf_float+0x1a8>
 8005ee0:	f1bb 0f04 	cmp.w	fp, #4
 8005ee4:	f47f af64 	bne.w	8005db0 <_scanf_float+0x70>
 8005ee8:	f10b 0b01 	add.w	fp, fp, #1
 8005eec:	fa5f fb8b 	uxtb.w	fp, fp
 8005ef0:	e7e7      	b.n	8005ec2 <_scanf_float+0x182>
 8005ef2:	f1bb 0f03 	cmp.w	fp, #3
 8005ef6:	d0f7      	beq.n	8005ee8 <_scanf_float+0x1a8>
 8005ef8:	f1bb 0f05 	cmp.w	fp, #5
 8005efc:	e7f2      	b.n	8005ee4 <_scanf_float+0x1a4>
 8005efe:	f1bb 0f02 	cmp.w	fp, #2
 8005f02:	f47f af55 	bne.w	8005db0 <_scanf_float+0x70>
 8005f06:	f04f 0b03 	mov.w	fp, #3
 8005f0a:	e7da      	b.n	8005ec2 <_scanf_float+0x182>
 8005f0c:	f1bb 0f06 	cmp.w	fp, #6
 8005f10:	f47f af4e 	bne.w	8005db0 <_scanf_float+0x70>
 8005f14:	f04f 0b07 	mov.w	fp, #7
 8005f18:	e7d3      	b.n	8005ec2 <_scanf_float+0x182>
 8005f1a:	6821      	ldr	r1, [r4, #0]
 8005f1c:	0588      	lsls	r0, r1, #22
 8005f1e:	f57f af47 	bpl.w	8005db0 <_scanf_float+0x70>
 8005f22:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8005f26:	6021      	str	r1, [r4, #0]
 8005f28:	f8cd 9008 	str.w	r9, [sp, #8]
 8005f2c:	e7c9      	b.n	8005ec2 <_scanf_float+0x182>
 8005f2e:	6821      	ldr	r1, [r4, #0]
 8005f30:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8005f34:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8005f38:	d006      	beq.n	8005f48 <_scanf_float+0x208>
 8005f3a:	0548      	lsls	r0, r1, #21
 8005f3c:	f57f af38 	bpl.w	8005db0 <_scanf_float+0x70>
 8005f40:	f1b9 0f00 	cmp.w	r9, #0
 8005f44:	f43f af3b 	beq.w	8005dbe <_scanf_float+0x7e>
 8005f48:	0588      	lsls	r0, r1, #22
 8005f4a:	bf58      	it	pl
 8005f4c:	9802      	ldrpl	r0, [sp, #8]
 8005f4e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005f52:	bf58      	it	pl
 8005f54:	eba9 0000 	subpl.w	r0, r9, r0
 8005f58:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8005f5c:	bf58      	it	pl
 8005f5e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8005f62:	6021      	str	r1, [r4, #0]
 8005f64:	f04f 0900 	mov.w	r9, #0
 8005f68:	e7ab      	b.n	8005ec2 <_scanf_float+0x182>
 8005f6a:	2203      	movs	r2, #3
 8005f6c:	e7a9      	b.n	8005ec2 <_scanf_float+0x182>
 8005f6e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005f72:	9205      	str	r2, [sp, #20]
 8005f74:	4631      	mov	r1, r6
 8005f76:	4638      	mov	r0, r7
 8005f78:	4798      	blx	r3
 8005f7a:	9a05      	ldr	r2, [sp, #20]
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	f43f af04 	beq.w	8005d8a <_scanf_float+0x4a>
 8005f82:	e715      	b.n	8005db0 <_scanf_float+0x70>
 8005f84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005f88:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005f8c:	4632      	mov	r2, r6
 8005f8e:	4638      	mov	r0, r7
 8005f90:	4798      	blx	r3
 8005f92:	6923      	ldr	r3, [r4, #16]
 8005f94:	3b01      	subs	r3, #1
 8005f96:	6123      	str	r3, [r4, #16]
 8005f98:	e715      	b.n	8005dc6 <_scanf_float+0x86>
 8005f9a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8005f9e:	2b06      	cmp	r3, #6
 8005fa0:	d80a      	bhi.n	8005fb8 <_scanf_float+0x278>
 8005fa2:	f1bb 0f02 	cmp.w	fp, #2
 8005fa6:	d968      	bls.n	800607a <_scanf_float+0x33a>
 8005fa8:	f1ab 0b03 	sub.w	fp, fp, #3
 8005fac:	fa5f fb8b 	uxtb.w	fp, fp
 8005fb0:	eba5 0b0b 	sub.w	fp, r5, fp
 8005fb4:	455d      	cmp	r5, fp
 8005fb6:	d14b      	bne.n	8006050 <_scanf_float+0x310>
 8005fb8:	6823      	ldr	r3, [r4, #0]
 8005fba:	05da      	lsls	r2, r3, #23
 8005fbc:	d51f      	bpl.n	8005ffe <_scanf_float+0x2be>
 8005fbe:	055b      	lsls	r3, r3, #21
 8005fc0:	d468      	bmi.n	8006094 <_scanf_float+0x354>
 8005fc2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005fc6:	6923      	ldr	r3, [r4, #16]
 8005fc8:	2965      	cmp	r1, #101	; 0x65
 8005fca:	f103 33ff 	add.w	r3, r3, #4294967295
 8005fce:	f105 3bff 	add.w	fp, r5, #4294967295
 8005fd2:	6123      	str	r3, [r4, #16]
 8005fd4:	d00d      	beq.n	8005ff2 <_scanf_float+0x2b2>
 8005fd6:	2945      	cmp	r1, #69	; 0x45
 8005fd8:	d00b      	beq.n	8005ff2 <_scanf_float+0x2b2>
 8005fda:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fde:	4632      	mov	r2, r6
 8005fe0:	4638      	mov	r0, r7
 8005fe2:	4798      	blx	r3
 8005fe4:	6923      	ldr	r3, [r4, #16]
 8005fe6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8005fea:	3b01      	subs	r3, #1
 8005fec:	f1a5 0b02 	sub.w	fp, r5, #2
 8005ff0:	6123      	str	r3, [r4, #16]
 8005ff2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005ff6:	4632      	mov	r2, r6
 8005ff8:	4638      	mov	r0, r7
 8005ffa:	4798      	blx	r3
 8005ffc:	465d      	mov	r5, fp
 8005ffe:	6826      	ldr	r6, [r4, #0]
 8006000:	f016 0610 	ands.w	r6, r6, #16
 8006004:	d17a      	bne.n	80060fc <_scanf_float+0x3bc>
 8006006:	702e      	strb	r6, [r5, #0]
 8006008:	6823      	ldr	r3, [r4, #0]
 800600a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800600e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006012:	d142      	bne.n	800609a <_scanf_float+0x35a>
 8006014:	9b02      	ldr	r3, [sp, #8]
 8006016:	eba9 0303 	sub.w	r3, r9, r3
 800601a:	425a      	negs	r2, r3
 800601c:	2b00      	cmp	r3, #0
 800601e:	d149      	bne.n	80060b4 <_scanf_float+0x374>
 8006020:	2200      	movs	r2, #0
 8006022:	4641      	mov	r1, r8
 8006024:	4638      	mov	r0, r7
 8006026:	f000 fea3 	bl	8006d70 <_strtod_r>
 800602a:	6825      	ldr	r5, [r4, #0]
 800602c:	f8da 3000 	ldr.w	r3, [sl]
 8006030:	f015 0f02 	tst.w	r5, #2
 8006034:	f103 0204 	add.w	r2, r3, #4
 8006038:	ec59 8b10 	vmov	r8, r9, d0
 800603c:	f8ca 2000 	str.w	r2, [sl]
 8006040:	d043      	beq.n	80060ca <_scanf_float+0x38a>
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	e9c3 8900 	strd	r8, r9, [r3]
 8006048:	68e3      	ldr	r3, [r4, #12]
 800604a:	3301      	adds	r3, #1
 800604c:	60e3      	str	r3, [r4, #12]
 800604e:	e6be      	b.n	8005dce <_scanf_float+0x8e>
 8006050:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006054:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006058:	4632      	mov	r2, r6
 800605a:	4638      	mov	r0, r7
 800605c:	4798      	blx	r3
 800605e:	6923      	ldr	r3, [r4, #16]
 8006060:	3b01      	subs	r3, #1
 8006062:	6123      	str	r3, [r4, #16]
 8006064:	e7a6      	b.n	8005fb4 <_scanf_float+0x274>
 8006066:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800606a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800606e:	4632      	mov	r2, r6
 8006070:	4638      	mov	r0, r7
 8006072:	4798      	blx	r3
 8006074:	6923      	ldr	r3, [r4, #16]
 8006076:	3b01      	subs	r3, #1
 8006078:	6123      	str	r3, [r4, #16]
 800607a:	4545      	cmp	r5, r8
 800607c:	d8f3      	bhi.n	8006066 <_scanf_float+0x326>
 800607e:	e6a5      	b.n	8005dcc <_scanf_float+0x8c>
 8006080:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006084:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006088:	4632      	mov	r2, r6
 800608a:	4638      	mov	r0, r7
 800608c:	4798      	blx	r3
 800608e:	6923      	ldr	r3, [r4, #16]
 8006090:	3b01      	subs	r3, #1
 8006092:	6123      	str	r3, [r4, #16]
 8006094:	4545      	cmp	r5, r8
 8006096:	d8f3      	bhi.n	8006080 <_scanf_float+0x340>
 8006098:	e698      	b.n	8005dcc <_scanf_float+0x8c>
 800609a:	9b03      	ldr	r3, [sp, #12]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d0bf      	beq.n	8006020 <_scanf_float+0x2e0>
 80060a0:	9904      	ldr	r1, [sp, #16]
 80060a2:	230a      	movs	r3, #10
 80060a4:	4632      	mov	r2, r6
 80060a6:	3101      	adds	r1, #1
 80060a8:	4638      	mov	r0, r7
 80060aa:	f000 feed 	bl	8006e88 <_strtol_r>
 80060ae:	9b03      	ldr	r3, [sp, #12]
 80060b0:	9d04      	ldr	r5, [sp, #16]
 80060b2:	1ac2      	subs	r2, r0, r3
 80060b4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80060b8:	429d      	cmp	r5, r3
 80060ba:	bf28      	it	cs
 80060bc:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80060c0:	490f      	ldr	r1, [pc, #60]	; (8006100 <_scanf_float+0x3c0>)
 80060c2:	4628      	mov	r0, r5
 80060c4:	f000 f824 	bl	8006110 <siprintf>
 80060c8:	e7aa      	b.n	8006020 <_scanf_float+0x2e0>
 80060ca:	f015 0504 	ands.w	r5, r5, #4
 80060ce:	d1b8      	bne.n	8006042 <_scanf_float+0x302>
 80060d0:	681f      	ldr	r7, [r3, #0]
 80060d2:	ee10 2a10 	vmov	r2, s0
 80060d6:	464b      	mov	r3, r9
 80060d8:	ee10 0a10 	vmov	r0, s0
 80060dc:	4649      	mov	r1, r9
 80060de:	f7fa fd2d 	bl	8000b3c <__aeabi_dcmpun>
 80060e2:	b128      	cbz	r0, 80060f0 <_scanf_float+0x3b0>
 80060e4:	4628      	mov	r0, r5
 80060e6:	f000 f80d 	bl	8006104 <nanf>
 80060ea:	ed87 0a00 	vstr	s0, [r7]
 80060ee:	e7ab      	b.n	8006048 <_scanf_float+0x308>
 80060f0:	4640      	mov	r0, r8
 80060f2:	4649      	mov	r1, r9
 80060f4:	f7fa fd80 	bl	8000bf8 <__aeabi_d2f>
 80060f8:	6038      	str	r0, [r7, #0]
 80060fa:	e7a5      	b.n	8006048 <_scanf_float+0x308>
 80060fc:	2600      	movs	r6, #0
 80060fe:	e666      	b.n	8005dce <_scanf_float+0x8e>
 8006100:	08008fe4 	.word	0x08008fe4

08006104 <nanf>:
 8006104:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800610c <nanf+0x8>
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	7fc00000 	.word	0x7fc00000

08006110 <siprintf>:
 8006110:	b40e      	push	{r1, r2, r3}
 8006112:	b500      	push	{lr}
 8006114:	b09c      	sub	sp, #112	; 0x70
 8006116:	ab1d      	add	r3, sp, #116	; 0x74
 8006118:	9002      	str	r0, [sp, #8]
 800611a:	9006      	str	r0, [sp, #24]
 800611c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006120:	4809      	ldr	r0, [pc, #36]	; (8006148 <siprintf+0x38>)
 8006122:	9107      	str	r1, [sp, #28]
 8006124:	9104      	str	r1, [sp, #16]
 8006126:	4909      	ldr	r1, [pc, #36]	; (800614c <siprintf+0x3c>)
 8006128:	f853 2b04 	ldr.w	r2, [r3], #4
 800612c:	9105      	str	r1, [sp, #20]
 800612e:	6800      	ldr	r0, [r0, #0]
 8006130:	9301      	str	r3, [sp, #4]
 8006132:	a902      	add	r1, sp, #8
 8006134:	f002 fd82 	bl	8008c3c <_svfiprintf_r>
 8006138:	9b02      	ldr	r3, [sp, #8]
 800613a:	2200      	movs	r2, #0
 800613c:	701a      	strb	r2, [r3, #0]
 800613e:	b01c      	add	sp, #112	; 0x70
 8006140:	f85d eb04 	ldr.w	lr, [sp], #4
 8006144:	b003      	add	sp, #12
 8006146:	4770      	bx	lr
 8006148:	2000000c 	.word	0x2000000c
 800614c:	ffff0208 	.word	0xffff0208

08006150 <sulp>:
 8006150:	b570      	push	{r4, r5, r6, lr}
 8006152:	4604      	mov	r4, r0
 8006154:	460d      	mov	r5, r1
 8006156:	ec45 4b10 	vmov	d0, r4, r5
 800615a:	4616      	mov	r6, r2
 800615c:	f002 fb2a 	bl	80087b4 <__ulp>
 8006160:	ec51 0b10 	vmov	r0, r1, d0
 8006164:	b17e      	cbz	r6, 8006186 <sulp+0x36>
 8006166:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800616a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800616e:	2b00      	cmp	r3, #0
 8006170:	dd09      	ble.n	8006186 <sulp+0x36>
 8006172:	051b      	lsls	r3, r3, #20
 8006174:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006178:	2400      	movs	r4, #0
 800617a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800617e:	4622      	mov	r2, r4
 8006180:	462b      	mov	r3, r5
 8006182:	f7fa fa41 	bl	8000608 <__aeabi_dmul>
 8006186:	bd70      	pop	{r4, r5, r6, pc}

08006188 <_strtod_l>:
 8006188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800618c:	461f      	mov	r7, r3
 800618e:	b0a1      	sub	sp, #132	; 0x84
 8006190:	2300      	movs	r3, #0
 8006192:	4681      	mov	r9, r0
 8006194:	4638      	mov	r0, r7
 8006196:	460e      	mov	r6, r1
 8006198:	9217      	str	r2, [sp, #92]	; 0x5c
 800619a:	931c      	str	r3, [sp, #112]	; 0x70
 800619c:	f002 f809 	bl	80081b2 <__localeconv_l>
 80061a0:	4680      	mov	r8, r0
 80061a2:	6800      	ldr	r0, [r0, #0]
 80061a4:	f7fa f81c 	bl	80001e0 <strlen>
 80061a8:	f04f 0a00 	mov.w	sl, #0
 80061ac:	4604      	mov	r4, r0
 80061ae:	f04f 0b00 	mov.w	fp, #0
 80061b2:	961b      	str	r6, [sp, #108]	; 0x6c
 80061b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80061b6:	781a      	ldrb	r2, [r3, #0]
 80061b8:	2a0d      	cmp	r2, #13
 80061ba:	d832      	bhi.n	8006222 <_strtod_l+0x9a>
 80061bc:	2a09      	cmp	r2, #9
 80061be:	d236      	bcs.n	800622e <_strtod_l+0xa6>
 80061c0:	2a00      	cmp	r2, #0
 80061c2:	d03e      	beq.n	8006242 <_strtod_l+0xba>
 80061c4:	2300      	movs	r3, #0
 80061c6:	930d      	str	r3, [sp, #52]	; 0x34
 80061c8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80061ca:	782b      	ldrb	r3, [r5, #0]
 80061cc:	2b30      	cmp	r3, #48	; 0x30
 80061ce:	f040 80ac 	bne.w	800632a <_strtod_l+0x1a2>
 80061d2:	786b      	ldrb	r3, [r5, #1]
 80061d4:	2b58      	cmp	r3, #88	; 0x58
 80061d6:	d001      	beq.n	80061dc <_strtod_l+0x54>
 80061d8:	2b78      	cmp	r3, #120	; 0x78
 80061da:	d167      	bne.n	80062ac <_strtod_l+0x124>
 80061dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061de:	9301      	str	r3, [sp, #4]
 80061e0:	ab1c      	add	r3, sp, #112	; 0x70
 80061e2:	9300      	str	r3, [sp, #0]
 80061e4:	9702      	str	r7, [sp, #8]
 80061e6:	ab1d      	add	r3, sp, #116	; 0x74
 80061e8:	4a88      	ldr	r2, [pc, #544]	; (800640c <_strtod_l+0x284>)
 80061ea:	a91b      	add	r1, sp, #108	; 0x6c
 80061ec:	4648      	mov	r0, r9
 80061ee:	f001 fd06 	bl	8007bfe <__gethex>
 80061f2:	f010 0407 	ands.w	r4, r0, #7
 80061f6:	4606      	mov	r6, r0
 80061f8:	d005      	beq.n	8006206 <_strtod_l+0x7e>
 80061fa:	2c06      	cmp	r4, #6
 80061fc:	d12b      	bne.n	8006256 <_strtod_l+0xce>
 80061fe:	3501      	adds	r5, #1
 8006200:	2300      	movs	r3, #0
 8006202:	951b      	str	r5, [sp, #108]	; 0x6c
 8006204:	930d      	str	r3, [sp, #52]	; 0x34
 8006206:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006208:	2b00      	cmp	r3, #0
 800620a:	f040 859a 	bne.w	8006d42 <_strtod_l+0xbba>
 800620e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006210:	b1e3      	cbz	r3, 800624c <_strtod_l+0xc4>
 8006212:	4652      	mov	r2, sl
 8006214:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006218:	ec43 2b10 	vmov	d0, r2, r3
 800621c:	b021      	add	sp, #132	; 0x84
 800621e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006222:	2a2b      	cmp	r2, #43	; 0x2b
 8006224:	d015      	beq.n	8006252 <_strtod_l+0xca>
 8006226:	2a2d      	cmp	r2, #45	; 0x2d
 8006228:	d004      	beq.n	8006234 <_strtod_l+0xac>
 800622a:	2a20      	cmp	r2, #32
 800622c:	d1ca      	bne.n	80061c4 <_strtod_l+0x3c>
 800622e:	3301      	adds	r3, #1
 8006230:	931b      	str	r3, [sp, #108]	; 0x6c
 8006232:	e7bf      	b.n	80061b4 <_strtod_l+0x2c>
 8006234:	2201      	movs	r2, #1
 8006236:	920d      	str	r2, [sp, #52]	; 0x34
 8006238:	1c5a      	adds	r2, r3, #1
 800623a:	921b      	str	r2, [sp, #108]	; 0x6c
 800623c:	785b      	ldrb	r3, [r3, #1]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1c2      	bne.n	80061c8 <_strtod_l+0x40>
 8006242:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006244:	961b      	str	r6, [sp, #108]	; 0x6c
 8006246:	2b00      	cmp	r3, #0
 8006248:	f040 8579 	bne.w	8006d3e <_strtod_l+0xbb6>
 800624c:	4652      	mov	r2, sl
 800624e:	465b      	mov	r3, fp
 8006250:	e7e2      	b.n	8006218 <_strtod_l+0x90>
 8006252:	2200      	movs	r2, #0
 8006254:	e7ef      	b.n	8006236 <_strtod_l+0xae>
 8006256:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006258:	b13a      	cbz	r2, 800626a <_strtod_l+0xe2>
 800625a:	2135      	movs	r1, #53	; 0x35
 800625c:	a81e      	add	r0, sp, #120	; 0x78
 800625e:	f002 fba1 	bl	80089a4 <__copybits>
 8006262:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006264:	4648      	mov	r0, r9
 8006266:	f002 f80e 	bl	8008286 <_Bfree>
 800626a:	3c01      	subs	r4, #1
 800626c:	2c04      	cmp	r4, #4
 800626e:	d806      	bhi.n	800627e <_strtod_l+0xf6>
 8006270:	e8df f004 	tbb	[pc, r4]
 8006274:	1714030a 	.word	0x1714030a
 8006278:	0a          	.byte	0x0a
 8006279:	00          	.byte	0x00
 800627a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800627e:	0730      	lsls	r0, r6, #28
 8006280:	d5c1      	bpl.n	8006206 <_strtod_l+0x7e>
 8006282:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006286:	e7be      	b.n	8006206 <_strtod_l+0x7e>
 8006288:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800628c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800628e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006292:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006296:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800629a:	e7f0      	b.n	800627e <_strtod_l+0xf6>
 800629c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8006410 <_strtod_l+0x288>
 80062a0:	e7ed      	b.n	800627e <_strtod_l+0xf6>
 80062a2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80062a6:	f04f 3aff 	mov.w	sl, #4294967295
 80062aa:	e7e8      	b.n	800627e <_strtod_l+0xf6>
 80062ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80062ae:	1c5a      	adds	r2, r3, #1
 80062b0:	921b      	str	r2, [sp, #108]	; 0x6c
 80062b2:	785b      	ldrb	r3, [r3, #1]
 80062b4:	2b30      	cmp	r3, #48	; 0x30
 80062b6:	d0f9      	beq.n	80062ac <_strtod_l+0x124>
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d0a4      	beq.n	8006206 <_strtod_l+0x7e>
 80062bc:	2301      	movs	r3, #1
 80062be:	2500      	movs	r5, #0
 80062c0:	9306      	str	r3, [sp, #24]
 80062c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80062c4:	9308      	str	r3, [sp, #32]
 80062c6:	9507      	str	r5, [sp, #28]
 80062c8:	9505      	str	r5, [sp, #20]
 80062ca:	220a      	movs	r2, #10
 80062cc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80062ce:	7807      	ldrb	r7, [r0, #0]
 80062d0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80062d4:	b2d9      	uxtb	r1, r3
 80062d6:	2909      	cmp	r1, #9
 80062d8:	d929      	bls.n	800632e <_strtod_l+0x1a6>
 80062da:	4622      	mov	r2, r4
 80062dc:	f8d8 1000 	ldr.w	r1, [r8]
 80062e0:	f002 fdb4 	bl	8008e4c <strncmp>
 80062e4:	2800      	cmp	r0, #0
 80062e6:	d031      	beq.n	800634c <_strtod_l+0x1c4>
 80062e8:	2000      	movs	r0, #0
 80062ea:	9c05      	ldr	r4, [sp, #20]
 80062ec:	9004      	str	r0, [sp, #16]
 80062ee:	463b      	mov	r3, r7
 80062f0:	4602      	mov	r2, r0
 80062f2:	2b65      	cmp	r3, #101	; 0x65
 80062f4:	d001      	beq.n	80062fa <_strtod_l+0x172>
 80062f6:	2b45      	cmp	r3, #69	; 0x45
 80062f8:	d114      	bne.n	8006324 <_strtod_l+0x19c>
 80062fa:	b924      	cbnz	r4, 8006306 <_strtod_l+0x17e>
 80062fc:	b910      	cbnz	r0, 8006304 <_strtod_l+0x17c>
 80062fe:	9b06      	ldr	r3, [sp, #24]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d09e      	beq.n	8006242 <_strtod_l+0xba>
 8006304:	2400      	movs	r4, #0
 8006306:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006308:	1c73      	adds	r3, r6, #1
 800630a:	931b      	str	r3, [sp, #108]	; 0x6c
 800630c:	7873      	ldrb	r3, [r6, #1]
 800630e:	2b2b      	cmp	r3, #43	; 0x2b
 8006310:	d078      	beq.n	8006404 <_strtod_l+0x27c>
 8006312:	2b2d      	cmp	r3, #45	; 0x2d
 8006314:	d070      	beq.n	80063f8 <_strtod_l+0x270>
 8006316:	f04f 0c00 	mov.w	ip, #0
 800631a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800631e:	2f09      	cmp	r7, #9
 8006320:	d97c      	bls.n	800641c <_strtod_l+0x294>
 8006322:	961b      	str	r6, [sp, #108]	; 0x6c
 8006324:	f04f 0e00 	mov.w	lr, #0
 8006328:	e09a      	b.n	8006460 <_strtod_l+0x2d8>
 800632a:	2300      	movs	r3, #0
 800632c:	e7c7      	b.n	80062be <_strtod_l+0x136>
 800632e:	9905      	ldr	r1, [sp, #20]
 8006330:	2908      	cmp	r1, #8
 8006332:	bfdd      	ittte	le
 8006334:	9907      	ldrle	r1, [sp, #28]
 8006336:	fb02 3301 	mlale	r3, r2, r1, r3
 800633a:	9307      	strle	r3, [sp, #28]
 800633c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006340:	9b05      	ldr	r3, [sp, #20]
 8006342:	3001      	adds	r0, #1
 8006344:	3301      	adds	r3, #1
 8006346:	9305      	str	r3, [sp, #20]
 8006348:	901b      	str	r0, [sp, #108]	; 0x6c
 800634a:	e7bf      	b.n	80062cc <_strtod_l+0x144>
 800634c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800634e:	191a      	adds	r2, r3, r4
 8006350:	921b      	str	r2, [sp, #108]	; 0x6c
 8006352:	9a05      	ldr	r2, [sp, #20]
 8006354:	5d1b      	ldrb	r3, [r3, r4]
 8006356:	2a00      	cmp	r2, #0
 8006358:	d037      	beq.n	80063ca <_strtod_l+0x242>
 800635a:	9c05      	ldr	r4, [sp, #20]
 800635c:	4602      	mov	r2, r0
 800635e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006362:	2909      	cmp	r1, #9
 8006364:	d913      	bls.n	800638e <_strtod_l+0x206>
 8006366:	2101      	movs	r1, #1
 8006368:	9104      	str	r1, [sp, #16]
 800636a:	e7c2      	b.n	80062f2 <_strtod_l+0x16a>
 800636c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800636e:	1c5a      	adds	r2, r3, #1
 8006370:	921b      	str	r2, [sp, #108]	; 0x6c
 8006372:	785b      	ldrb	r3, [r3, #1]
 8006374:	3001      	adds	r0, #1
 8006376:	2b30      	cmp	r3, #48	; 0x30
 8006378:	d0f8      	beq.n	800636c <_strtod_l+0x1e4>
 800637a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800637e:	2a08      	cmp	r2, #8
 8006380:	f200 84e4 	bhi.w	8006d4c <_strtod_l+0xbc4>
 8006384:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006386:	9208      	str	r2, [sp, #32]
 8006388:	4602      	mov	r2, r0
 800638a:	2000      	movs	r0, #0
 800638c:	4604      	mov	r4, r0
 800638e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8006392:	f100 0101 	add.w	r1, r0, #1
 8006396:	d012      	beq.n	80063be <_strtod_l+0x236>
 8006398:	440a      	add	r2, r1
 800639a:	eb00 0c04 	add.w	ip, r0, r4
 800639e:	4621      	mov	r1, r4
 80063a0:	270a      	movs	r7, #10
 80063a2:	458c      	cmp	ip, r1
 80063a4:	d113      	bne.n	80063ce <_strtod_l+0x246>
 80063a6:	1821      	adds	r1, r4, r0
 80063a8:	2908      	cmp	r1, #8
 80063aa:	f104 0401 	add.w	r4, r4, #1
 80063ae:	4404      	add	r4, r0
 80063b0:	dc19      	bgt.n	80063e6 <_strtod_l+0x25e>
 80063b2:	9b07      	ldr	r3, [sp, #28]
 80063b4:	210a      	movs	r1, #10
 80063b6:	fb01 e303 	mla	r3, r1, r3, lr
 80063ba:	9307      	str	r3, [sp, #28]
 80063bc:	2100      	movs	r1, #0
 80063be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80063c0:	1c58      	adds	r0, r3, #1
 80063c2:	901b      	str	r0, [sp, #108]	; 0x6c
 80063c4:	785b      	ldrb	r3, [r3, #1]
 80063c6:	4608      	mov	r0, r1
 80063c8:	e7c9      	b.n	800635e <_strtod_l+0x1d6>
 80063ca:	9805      	ldr	r0, [sp, #20]
 80063cc:	e7d3      	b.n	8006376 <_strtod_l+0x1ee>
 80063ce:	2908      	cmp	r1, #8
 80063d0:	f101 0101 	add.w	r1, r1, #1
 80063d4:	dc03      	bgt.n	80063de <_strtod_l+0x256>
 80063d6:	9b07      	ldr	r3, [sp, #28]
 80063d8:	437b      	muls	r3, r7
 80063da:	9307      	str	r3, [sp, #28]
 80063dc:	e7e1      	b.n	80063a2 <_strtod_l+0x21a>
 80063de:	2910      	cmp	r1, #16
 80063e0:	bfd8      	it	le
 80063e2:	437d      	mulle	r5, r7
 80063e4:	e7dd      	b.n	80063a2 <_strtod_l+0x21a>
 80063e6:	2c10      	cmp	r4, #16
 80063e8:	bfdc      	itt	le
 80063ea:	210a      	movle	r1, #10
 80063ec:	fb01 e505 	mlale	r5, r1, r5, lr
 80063f0:	e7e4      	b.n	80063bc <_strtod_l+0x234>
 80063f2:	2301      	movs	r3, #1
 80063f4:	9304      	str	r3, [sp, #16]
 80063f6:	e781      	b.n	80062fc <_strtod_l+0x174>
 80063f8:	f04f 0c01 	mov.w	ip, #1
 80063fc:	1cb3      	adds	r3, r6, #2
 80063fe:	931b      	str	r3, [sp, #108]	; 0x6c
 8006400:	78b3      	ldrb	r3, [r6, #2]
 8006402:	e78a      	b.n	800631a <_strtod_l+0x192>
 8006404:	f04f 0c00 	mov.w	ip, #0
 8006408:	e7f8      	b.n	80063fc <_strtod_l+0x274>
 800640a:	bf00      	nop
 800640c:	08008fec 	.word	0x08008fec
 8006410:	7ff00000 	.word	0x7ff00000
 8006414:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006416:	1c5f      	adds	r7, r3, #1
 8006418:	971b      	str	r7, [sp, #108]	; 0x6c
 800641a:	785b      	ldrb	r3, [r3, #1]
 800641c:	2b30      	cmp	r3, #48	; 0x30
 800641e:	d0f9      	beq.n	8006414 <_strtod_l+0x28c>
 8006420:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8006424:	2f08      	cmp	r7, #8
 8006426:	f63f af7d 	bhi.w	8006324 <_strtod_l+0x19c>
 800642a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800642e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006430:	930a      	str	r3, [sp, #40]	; 0x28
 8006432:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006434:	1c5f      	adds	r7, r3, #1
 8006436:	971b      	str	r7, [sp, #108]	; 0x6c
 8006438:	785b      	ldrb	r3, [r3, #1]
 800643a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800643e:	f1b8 0f09 	cmp.w	r8, #9
 8006442:	d937      	bls.n	80064b4 <_strtod_l+0x32c>
 8006444:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006446:	1a7f      	subs	r7, r7, r1
 8006448:	2f08      	cmp	r7, #8
 800644a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800644e:	dc37      	bgt.n	80064c0 <_strtod_l+0x338>
 8006450:	45be      	cmp	lr, r7
 8006452:	bfa8      	it	ge
 8006454:	46be      	movge	lr, r7
 8006456:	f1bc 0f00 	cmp.w	ip, #0
 800645a:	d001      	beq.n	8006460 <_strtod_l+0x2d8>
 800645c:	f1ce 0e00 	rsb	lr, lr, #0
 8006460:	2c00      	cmp	r4, #0
 8006462:	d151      	bne.n	8006508 <_strtod_l+0x380>
 8006464:	2800      	cmp	r0, #0
 8006466:	f47f aece 	bne.w	8006206 <_strtod_l+0x7e>
 800646a:	9a06      	ldr	r2, [sp, #24]
 800646c:	2a00      	cmp	r2, #0
 800646e:	f47f aeca 	bne.w	8006206 <_strtod_l+0x7e>
 8006472:	9a04      	ldr	r2, [sp, #16]
 8006474:	2a00      	cmp	r2, #0
 8006476:	f47f aee4 	bne.w	8006242 <_strtod_l+0xba>
 800647a:	2b4e      	cmp	r3, #78	; 0x4e
 800647c:	d027      	beq.n	80064ce <_strtod_l+0x346>
 800647e:	dc21      	bgt.n	80064c4 <_strtod_l+0x33c>
 8006480:	2b49      	cmp	r3, #73	; 0x49
 8006482:	f47f aede 	bne.w	8006242 <_strtod_l+0xba>
 8006486:	49a0      	ldr	r1, [pc, #640]	; (8006708 <_strtod_l+0x580>)
 8006488:	a81b      	add	r0, sp, #108	; 0x6c
 800648a:	f001 fdeb 	bl	8008064 <__match>
 800648e:	2800      	cmp	r0, #0
 8006490:	f43f aed7 	beq.w	8006242 <_strtod_l+0xba>
 8006494:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006496:	499d      	ldr	r1, [pc, #628]	; (800670c <_strtod_l+0x584>)
 8006498:	3b01      	subs	r3, #1
 800649a:	a81b      	add	r0, sp, #108	; 0x6c
 800649c:	931b      	str	r3, [sp, #108]	; 0x6c
 800649e:	f001 fde1 	bl	8008064 <__match>
 80064a2:	b910      	cbnz	r0, 80064aa <_strtod_l+0x322>
 80064a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80064a6:	3301      	adds	r3, #1
 80064a8:	931b      	str	r3, [sp, #108]	; 0x6c
 80064aa:	f8df b274 	ldr.w	fp, [pc, #628]	; 8006720 <_strtod_l+0x598>
 80064ae:	f04f 0a00 	mov.w	sl, #0
 80064b2:	e6a8      	b.n	8006206 <_strtod_l+0x7e>
 80064b4:	210a      	movs	r1, #10
 80064b6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80064ba:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80064be:	e7b8      	b.n	8006432 <_strtod_l+0x2aa>
 80064c0:	46be      	mov	lr, r7
 80064c2:	e7c8      	b.n	8006456 <_strtod_l+0x2ce>
 80064c4:	2b69      	cmp	r3, #105	; 0x69
 80064c6:	d0de      	beq.n	8006486 <_strtod_l+0x2fe>
 80064c8:	2b6e      	cmp	r3, #110	; 0x6e
 80064ca:	f47f aeba 	bne.w	8006242 <_strtod_l+0xba>
 80064ce:	4990      	ldr	r1, [pc, #576]	; (8006710 <_strtod_l+0x588>)
 80064d0:	a81b      	add	r0, sp, #108	; 0x6c
 80064d2:	f001 fdc7 	bl	8008064 <__match>
 80064d6:	2800      	cmp	r0, #0
 80064d8:	f43f aeb3 	beq.w	8006242 <_strtod_l+0xba>
 80064dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80064de:	781b      	ldrb	r3, [r3, #0]
 80064e0:	2b28      	cmp	r3, #40	; 0x28
 80064e2:	d10e      	bne.n	8006502 <_strtod_l+0x37a>
 80064e4:	aa1e      	add	r2, sp, #120	; 0x78
 80064e6:	498b      	ldr	r1, [pc, #556]	; (8006714 <_strtod_l+0x58c>)
 80064e8:	a81b      	add	r0, sp, #108	; 0x6c
 80064ea:	f001 fdcf 	bl	800808c <__hexnan>
 80064ee:	2805      	cmp	r0, #5
 80064f0:	d107      	bne.n	8006502 <_strtod_l+0x37a>
 80064f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80064f4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80064f8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80064fc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006500:	e681      	b.n	8006206 <_strtod_l+0x7e>
 8006502:	f8df b224 	ldr.w	fp, [pc, #548]	; 8006728 <_strtod_l+0x5a0>
 8006506:	e7d2      	b.n	80064ae <_strtod_l+0x326>
 8006508:	ebae 0302 	sub.w	r3, lr, r2
 800650c:	9306      	str	r3, [sp, #24]
 800650e:	9b05      	ldr	r3, [sp, #20]
 8006510:	9807      	ldr	r0, [sp, #28]
 8006512:	2b00      	cmp	r3, #0
 8006514:	bf08      	it	eq
 8006516:	4623      	moveq	r3, r4
 8006518:	2c10      	cmp	r4, #16
 800651a:	9305      	str	r3, [sp, #20]
 800651c:	46a0      	mov	r8, r4
 800651e:	bfa8      	it	ge
 8006520:	f04f 0810 	movge.w	r8, #16
 8006524:	f7f9 fff6 	bl	8000514 <__aeabi_ui2d>
 8006528:	2c09      	cmp	r4, #9
 800652a:	4682      	mov	sl, r0
 800652c:	468b      	mov	fp, r1
 800652e:	dc13      	bgt.n	8006558 <_strtod_l+0x3d0>
 8006530:	9b06      	ldr	r3, [sp, #24]
 8006532:	2b00      	cmp	r3, #0
 8006534:	f43f ae67 	beq.w	8006206 <_strtod_l+0x7e>
 8006538:	9b06      	ldr	r3, [sp, #24]
 800653a:	dd7a      	ble.n	8006632 <_strtod_l+0x4aa>
 800653c:	2b16      	cmp	r3, #22
 800653e:	dc61      	bgt.n	8006604 <_strtod_l+0x47c>
 8006540:	4a75      	ldr	r2, [pc, #468]	; (8006718 <_strtod_l+0x590>)
 8006542:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8006546:	e9de 0100 	ldrd	r0, r1, [lr]
 800654a:	4652      	mov	r2, sl
 800654c:	465b      	mov	r3, fp
 800654e:	f7fa f85b 	bl	8000608 <__aeabi_dmul>
 8006552:	4682      	mov	sl, r0
 8006554:	468b      	mov	fp, r1
 8006556:	e656      	b.n	8006206 <_strtod_l+0x7e>
 8006558:	4b6f      	ldr	r3, [pc, #444]	; (8006718 <_strtod_l+0x590>)
 800655a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800655e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006562:	f7fa f851 	bl	8000608 <__aeabi_dmul>
 8006566:	4606      	mov	r6, r0
 8006568:	4628      	mov	r0, r5
 800656a:	460f      	mov	r7, r1
 800656c:	f7f9 ffd2 	bl	8000514 <__aeabi_ui2d>
 8006570:	4602      	mov	r2, r0
 8006572:	460b      	mov	r3, r1
 8006574:	4630      	mov	r0, r6
 8006576:	4639      	mov	r1, r7
 8006578:	f7f9 fe90 	bl	800029c <__adddf3>
 800657c:	2c0f      	cmp	r4, #15
 800657e:	4682      	mov	sl, r0
 8006580:	468b      	mov	fp, r1
 8006582:	ddd5      	ble.n	8006530 <_strtod_l+0x3a8>
 8006584:	9b06      	ldr	r3, [sp, #24]
 8006586:	eba4 0808 	sub.w	r8, r4, r8
 800658a:	4498      	add	r8, r3
 800658c:	f1b8 0f00 	cmp.w	r8, #0
 8006590:	f340 8096 	ble.w	80066c0 <_strtod_l+0x538>
 8006594:	f018 030f 	ands.w	r3, r8, #15
 8006598:	d00a      	beq.n	80065b0 <_strtod_l+0x428>
 800659a:	495f      	ldr	r1, [pc, #380]	; (8006718 <_strtod_l+0x590>)
 800659c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80065a0:	4652      	mov	r2, sl
 80065a2:	465b      	mov	r3, fp
 80065a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065a8:	f7fa f82e 	bl	8000608 <__aeabi_dmul>
 80065ac:	4682      	mov	sl, r0
 80065ae:	468b      	mov	fp, r1
 80065b0:	f038 080f 	bics.w	r8, r8, #15
 80065b4:	d073      	beq.n	800669e <_strtod_l+0x516>
 80065b6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80065ba:	dd47      	ble.n	800664c <_strtod_l+0x4c4>
 80065bc:	2400      	movs	r4, #0
 80065be:	46a0      	mov	r8, r4
 80065c0:	9407      	str	r4, [sp, #28]
 80065c2:	9405      	str	r4, [sp, #20]
 80065c4:	2322      	movs	r3, #34	; 0x22
 80065c6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8006720 <_strtod_l+0x598>
 80065ca:	f8c9 3000 	str.w	r3, [r9]
 80065ce:	f04f 0a00 	mov.w	sl, #0
 80065d2:	9b07      	ldr	r3, [sp, #28]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f43f ae16 	beq.w	8006206 <_strtod_l+0x7e>
 80065da:	991c      	ldr	r1, [sp, #112]	; 0x70
 80065dc:	4648      	mov	r0, r9
 80065de:	f001 fe52 	bl	8008286 <_Bfree>
 80065e2:	9905      	ldr	r1, [sp, #20]
 80065e4:	4648      	mov	r0, r9
 80065e6:	f001 fe4e 	bl	8008286 <_Bfree>
 80065ea:	4641      	mov	r1, r8
 80065ec:	4648      	mov	r0, r9
 80065ee:	f001 fe4a 	bl	8008286 <_Bfree>
 80065f2:	9907      	ldr	r1, [sp, #28]
 80065f4:	4648      	mov	r0, r9
 80065f6:	f001 fe46 	bl	8008286 <_Bfree>
 80065fa:	4621      	mov	r1, r4
 80065fc:	4648      	mov	r0, r9
 80065fe:	f001 fe42 	bl	8008286 <_Bfree>
 8006602:	e600      	b.n	8006206 <_strtod_l+0x7e>
 8006604:	9a06      	ldr	r2, [sp, #24]
 8006606:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800660a:	4293      	cmp	r3, r2
 800660c:	dbba      	blt.n	8006584 <_strtod_l+0x3fc>
 800660e:	4d42      	ldr	r5, [pc, #264]	; (8006718 <_strtod_l+0x590>)
 8006610:	f1c4 040f 	rsb	r4, r4, #15
 8006614:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006618:	4652      	mov	r2, sl
 800661a:	465b      	mov	r3, fp
 800661c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006620:	f7f9 fff2 	bl	8000608 <__aeabi_dmul>
 8006624:	9b06      	ldr	r3, [sp, #24]
 8006626:	1b1c      	subs	r4, r3, r4
 8006628:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800662c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006630:	e78d      	b.n	800654e <_strtod_l+0x3c6>
 8006632:	f113 0f16 	cmn.w	r3, #22
 8006636:	dba5      	blt.n	8006584 <_strtod_l+0x3fc>
 8006638:	4a37      	ldr	r2, [pc, #220]	; (8006718 <_strtod_l+0x590>)
 800663a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800663e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8006642:	4650      	mov	r0, sl
 8006644:	4659      	mov	r1, fp
 8006646:	f7fa f909 	bl	800085c <__aeabi_ddiv>
 800664a:	e782      	b.n	8006552 <_strtod_l+0x3ca>
 800664c:	2300      	movs	r3, #0
 800664e:	4e33      	ldr	r6, [pc, #204]	; (800671c <_strtod_l+0x594>)
 8006650:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006654:	4650      	mov	r0, sl
 8006656:	4659      	mov	r1, fp
 8006658:	461d      	mov	r5, r3
 800665a:	f1b8 0f01 	cmp.w	r8, #1
 800665e:	dc21      	bgt.n	80066a4 <_strtod_l+0x51c>
 8006660:	b10b      	cbz	r3, 8006666 <_strtod_l+0x4de>
 8006662:	4682      	mov	sl, r0
 8006664:	468b      	mov	fp, r1
 8006666:	4b2d      	ldr	r3, [pc, #180]	; (800671c <_strtod_l+0x594>)
 8006668:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800666c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006670:	4652      	mov	r2, sl
 8006672:	465b      	mov	r3, fp
 8006674:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006678:	f7f9 ffc6 	bl	8000608 <__aeabi_dmul>
 800667c:	4b28      	ldr	r3, [pc, #160]	; (8006720 <_strtod_l+0x598>)
 800667e:	460a      	mov	r2, r1
 8006680:	400b      	ands	r3, r1
 8006682:	4928      	ldr	r1, [pc, #160]	; (8006724 <_strtod_l+0x59c>)
 8006684:	428b      	cmp	r3, r1
 8006686:	4682      	mov	sl, r0
 8006688:	d898      	bhi.n	80065bc <_strtod_l+0x434>
 800668a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800668e:	428b      	cmp	r3, r1
 8006690:	bf86      	itte	hi
 8006692:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800672c <_strtod_l+0x5a4>
 8006696:	f04f 3aff 	movhi.w	sl, #4294967295
 800669a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800669e:	2300      	movs	r3, #0
 80066a0:	9304      	str	r3, [sp, #16]
 80066a2:	e077      	b.n	8006794 <_strtod_l+0x60c>
 80066a4:	f018 0f01 	tst.w	r8, #1
 80066a8:	d006      	beq.n	80066b8 <_strtod_l+0x530>
 80066aa:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80066ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b2:	f7f9 ffa9 	bl	8000608 <__aeabi_dmul>
 80066b6:	2301      	movs	r3, #1
 80066b8:	3501      	adds	r5, #1
 80066ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 80066be:	e7cc      	b.n	800665a <_strtod_l+0x4d2>
 80066c0:	d0ed      	beq.n	800669e <_strtod_l+0x516>
 80066c2:	f1c8 0800 	rsb	r8, r8, #0
 80066c6:	f018 020f 	ands.w	r2, r8, #15
 80066ca:	d00a      	beq.n	80066e2 <_strtod_l+0x55a>
 80066cc:	4b12      	ldr	r3, [pc, #72]	; (8006718 <_strtod_l+0x590>)
 80066ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066d2:	4650      	mov	r0, sl
 80066d4:	4659      	mov	r1, fp
 80066d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066da:	f7fa f8bf 	bl	800085c <__aeabi_ddiv>
 80066de:	4682      	mov	sl, r0
 80066e0:	468b      	mov	fp, r1
 80066e2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80066e6:	d0da      	beq.n	800669e <_strtod_l+0x516>
 80066e8:	f1b8 0f1f 	cmp.w	r8, #31
 80066ec:	dd20      	ble.n	8006730 <_strtod_l+0x5a8>
 80066ee:	2400      	movs	r4, #0
 80066f0:	46a0      	mov	r8, r4
 80066f2:	9407      	str	r4, [sp, #28]
 80066f4:	9405      	str	r4, [sp, #20]
 80066f6:	2322      	movs	r3, #34	; 0x22
 80066f8:	f04f 0a00 	mov.w	sl, #0
 80066fc:	f04f 0b00 	mov.w	fp, #0
 8006700:	f8c9 3000 	str.w	r3, [r9]
 8006704:	e765      	b.n	80065d2 <_strtod_l+0x44a>
 8006706:	bf00      	nop
 8006708:	08008fb5 	.word	0x08008fb5
 800670c:	08009043 	.word	0x08009043
 8006710:	08008fbd 	.word	0x08008fbd
 8006714:	08009000 	.word	0x08009000
 8006718:	08009080 	.word	0x08009080
 800671c:	08009058 	.word	0x08009058
 8006720:	7ff00000 	.word	0x7ff00000
 8006724:	7ca00000 	.word	0x7ca00000
 8006728:	fff80000 	.word	0xfff80000
 800672c:	7fefffff 	.word	0x7fefffff
 8006730:	f018 0310 	ands.w	r3, r8, #16
 8006734:	bf18      	it	ne
 8006736:	236a      	movne	r3, #106	; 0x6a
 8006738:	4da0      	ldr	r5, [pc, #640]	; (80069bc <_strtod_l+0x834>)
 800673a:	9304      	str	r3, [sp, #16]
 800673c:	4650      	mov	r0, sl
 800673e:	4659      	mov	r1, fp
 8006740:	2300      	movs	r3, #0
 8006742:	f1b8 0f00 	cmp.w	r8, #0
 8006746:	f300 810a 	bgt.w	800695e <_strtod_l+0x7d6>
 800674a:	b10b      	cbz	r3, 8006750 <_strtod_l+0x5c8>
 800674c:	4682      	mov	sl, r0
 800674e:	468b      	mov	fp, r1
 8006750:	9b04      	ldr	r3, [sp, #16]
 8006752:	b1bb      	cbz	r3, 8006784 <_strtod_l+0x5fc>
 8006754:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8006758:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800675c:	2b00      	cmp	r3, #0
 800675e:	4659      	mov	r1, fp
 8006760:	dd10      	ble.n	8006784 <_strtod_l+0x5fc>
 8006762:	2b1f      	cmp	r3, #31
 8006764:	f340 8107 	ble.w	8006976 <_strtod_l+0x7ee>
 8006768:	2b34      	cmp	r3, #52	; 0x34
 800676a:	bfde      	ittt	le
 800676c:	3b20      	suble	r3, #32
 800676e:	f04f 32ff 	movle.w	r2, #4294967295
 8006772:	fa02 f303 	lslle.w	r3, r2, r3
 8006776:	f04f 0a00 	mov.w	sl, #0
 800677a:	bfcc      	ite	gt
 800677c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006780:	ea03 0b01 	andle.w	fp, r3, r1
 8006784:	2200      	movs	r2, #0
 8006786:	2300      	movs	r3, #0
 8006788:	4650      	mov	r0, sl
 800678a:	4659      	mov	r1, fp
 800678c:	f7fa f9a4 	bl	8000ad8 <__aeabi_dcmpeq>
 8006790:	2800      	cmp	r0, #0
 8006792:	d1ac      	bne.n	80066ee <_strtod_l+0x566>
 8006794:	9b07      	ldr	r3, [sp, #28]
 8006796:	9300      	str	r3, [sp, #0]
 8006798:	9a05      	ldr	r2, [sp, #20]
 800679a:	9908      	ldr	r1, [sp, #32]
 800679c:	4623      	mov	r3, r4
 800679e:	4648      	mov	r0, r9
 80067a0:	f001 fdc3 	bl	800832a <__s2b>
 80067a4:	9007      	str	r0, [sp, #28]
 80067a6:	2800      	cmp	r0, #0
 80067a8:	f43f af08 	beq.w	80065bc <_strtod_l+0x434>
 80067ac:	9a06      	ldr	r2, [sp, #24]
 80067ae:	9b06      	ldr	r3, [sp, #24]
 80067b0:	2a00      	cmp	r2, #0
 80067b2:	f1c3 0300 	rsb	r3, r3, #0
 80067b6:	bfa8      	it	ge
 80067b8:	2300      	movge	r3, #0
 80067ba:	930e      	str	r3, [sp, #56]	; 0x38
 80067bc:	2400      	movs	r4, #0
 80067be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80067c2:	9316      	str	r3, [sp, #88]	; 0x58
 80067c4:	46a0      	mov	r8, r4
 80067c6:	9b07      	ldr	r3, [sp, #28]
 80067c8:	4648      	mov	r0, r9
 80067ca:	6859      	ldr	r1, [r3, #4]
 80067cc:	f001 fd27 	bl	800821e <_Balloc>
 80067d0:	9005      	str	r0, [sp, #20]
 80067d2:	2800      	cmp	r0, #0
 80067d4:	f43f aef6 	beq.w	80065c4 <_strtod_l+0x43c>
 80067d8:	9b07      	ldr	r3, [sp, #28]
 80067da:	691a      	ldr	r2, [r3, #16]
 80067dc:	3202      	adds	r2, #2
 80067de:	f103 010c 	add.w	r1, r3, #12
 80067e2:	0092      	lsls	r2, r2, #2
 80067e4:	300c      	adds	r0, #12
 80067e6:	f001 fd0f 	bl	8008208 <memcpy>
 80067ea:	aa1e      	add	r2, sp, #120	; 0x78
 80067ec:	a91d      	add	r1, sp, #116	; 0x74
 80067ee:	ec4b ab10 	vmov	d0, sl, fp
 80067f2:	4648      	mov	r0, r9
 80067f4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80067f8:	f002 f852 	bl	80088a0 <__d2b>
 80067fc:	901c      	str	r0, [sp, #112]	; 0x70
 80067fe:	2800      	cmp	r0, #0
 8006800:	f43f aee0 	beq.w	80065c4 <_strtod_l+0x43c>
 8006804:	2101      	movs	r1, #1
 8006806:	4648      	mov	r0, r9
 8006808:	f001 fe1b 	bl	8008442 <__i2b>
 800680c:	4680      	mov	r8, r0
 800680e:	2800      	cmp	r0, #0
 8006810:	f43f aed8 	beq.w	80065c4 <_strtod_l+0x43c>
 8006814:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006816:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006818:	2e00      	cmp	r6, #0
 800681a:	bfab      	itete	ge
 800681c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800681e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006820:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8006822:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8006824:	bfac      	ite	ge
 8006826:	18f7      	addge	r7, r6, r3
 8006828:	1b9d      	sublt	r5, r3, r6
 800682a:	9b04      	ldr	r3, [sp, #16]
 800682c:	1af6      	subs	r6, r6, r3
 800682e:	4416      	add	r6, r2
 8006830:	4b63      	ldr	r3, [pc, #396]	; (80069c0 <_strtod_l+0x838>)
 8006832:	3e01      	subs	r6, #1
 8006834:	429e      	cmp	r6, r3
 8006836:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800683a:	f280 80af 	bge.w	800699c <_strtod_l+0x814>
 800683e:	1b9b      	subs	r3, r3, r6
 8006840:	2b1f      	cmp	r3, #31
 8006842:	eba2 0203 	sub.w	r2, r2, r3
 8006846:	f04f 0101 	mov.w	r1, #1
 800684a:	f300 809b 	bgt.w	8006984 <_strtod_l+0x7fc>
 800684e:	fa01 f303 	lsl.w	r3, r1, r3
 8006852:	930f      	str	r3, [sp, #60]	; 0x3c
 8006854:	2300      	movs	r3, #0
 8006856:	930a      	str	r3, [sp, #40]	; 0x28
 8006858:	18be      	adds	r6, r7, r2
 800685a:	9b04      	ldr	r3, [sp, #16]
 800685c:	42b7      	cmp	r7, r6
 800685e:	4415      	add	r5, r2
 8006860:	441d      	add	r5, r3
 8006862:	463b      	mov	r3, r7
 8006864:	bfa8      	it	ge
 8006866:	4633      	movge	r3, r6
 8006868:	42ab      	cmp	r3, r5
 800686a:	bfa8      	it	ge
 800686c:	462b      	movge	r3, r5
 800686e:	2b00      	cmp	r3, #0
 8006870:	bfc2      	ittt	gt
 8006872:	1af6      	subgt	r6, r6, r3
 8006874:	1aed      	subgt	r5, r5, r3
 8006876:	1aff      	subgt	r7, r7, r3
 8006878:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800687a:	b1bb      	cbz	r3, 80068ac <_strtod_l+0x724>
 800687c:	4641      	mov	r1, r8
 800687e:	461a      	mov	r2, r3
 8006880:	4648      	mov	r0, r9
 8006882:	f001 fe7d 	bl	8008580 <__pow5mult>
 8006886:	4680      	mov	r8, r0
 8006888:	2800      	cmp	r0, #0
 800688a:	f43f ae9b 	beq.w	80065c4 <_strtod_l+0x43c>
 800688e:	4601      	mov	r1, r0
 8006890:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006892:	4648      	mov	r0, r9
 8006894:	f001 fdde 	bl	8008454 <__multiply>
 8006898:	900c      	str	r0, [sp, #48]	; 0x30
 800689a:	2800      	cmp	r0, #0
 800689c:	f43f ae92 	beq.w	80065c4 <_strtod_l+0x43c>
 80068a0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80068a2:	4648      	mov	r0, r9
 80068a4:	f001 fcef 	bl	8008286 <_Bfree>
 80068a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068aa:	931c      	str	r3, [sp, #112]	; 0x70
 80068ac:	2e00      	cmp	r6, #0
 80068ae:	dc7a      	bgt.n	80069a6 <_strtod_l+0x81e>
 80068b0:	9b06      	ldr	r3, [sp, #24]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	dd08      	ble.n	80068c8 <_strtod_l+0x740>
 80068b6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80068b8:	9905      	ldr	r1, [sp, #20]
 80068ba:	4648      	mov	r0, r9
 80068bc:	f001 fe60 	bl	8008580 <__pow5mult>
 80068c0:	9005      	str	r0, [sp, #20]
 80068c2:	2800      	cmp	r0, #0
 80068c4:	f43f ae7e 	beq.w	80065c4 <_strtod_l+0x43c>
 80068c8:	2d00      	cmp	r5, #0
 80068ca:	dd08      	ble.n	80068de <_strtod_l+0x756>
 80068cc:	462a      	mov	r2, r5
 80068ce:	9905      	ldr	r1, [sp, #20]
 80068d0:	4648      	mov	r0, r9
 80068d2:	f001 fea3 	bl	800861c <__lshift>
 80068d6:	9005      	str	r0, [sp, #20]
 80068d8:	2800      	cmp	r0, #0
 80068da:	f43f ae73 	beq.w	80065c4 <_strtod_l+0x43c>
 80068de:	2f00      	cmp	r7, #0
 80068e0:	dd08      	ble.n	80068f4 <_strtod_l+0x76c>
 80068e2:	4641      	mov	r1, r8
 80068e4:	463a      	mov	r2, r7
 80068e6:	4648      	mov	r0, r9
 80068e8:	f001 fe98 	bl	800861c <__lshift>
 80068ec:	4680      	mov	r8, r0
 80068ee:	2800      	cmp	r0, #0
 80068f0:	f43f ae68 	beq.w	80065c4 <_strtod_l+0x43c>
 80068f4:	9a05      	ldr	r2, [sp, #20]
 80068f6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80068f8:	4648      	mov	r0, r9
 80068fa:	f001 fefd 	bl	80086f8 <__mdiff>
 80068fe:	4604      	mov	r4, r0
 8006900:	2800      	cmp	r0, #0
 8006902:	f43f ae5f 	beq.w	80065c4 <_strtod_l+0x43c>
 8006906:	68c3      	ldr	r3, [r0, #12]
 8006908:	930c      	str	r3, [sp, #48]	; 0x30
 800690a:	2300      	movs	r3, #0
 800690c:	60c3      	str	r3, [r0, #12]
 800690e:	4641      	mov	r1, r8
 8006910:	f001 fed8 	bl	80086c4 <__mcmp>
 8006914:	2800      	cmp	r0, #0
 8006916:	da55      	bge.n	80069c4 <_strtod_l+0x83c>
 8006918:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800691a:	b9e3      	cbnz	r3, 8006956 <_strtod_l+0x7ce>
 800691c:	f1ba 0f00 	cmp.w	sl, #0
 8006920:	d119      	bne.n	8006956 <_strtod_l+0x7ce>
 8006922:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006926:	b9b3      	cbnz	r3, 8006956 <_strtod_l+0x7ce>
 8006928:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800692c:	0d1b      	lsrs	r3, r3, #20
 800692e:	051b      	lsls	r3, r3, #20
 8006930:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006934:	d90f      	bls.n	8006956 <_strtod_l+0x7ce>
 8006936:	6963      	ldr	r3, [r4, #20]
 8006938:	b913      	cbnz	r3, 8006940 <_strtod_l+0x7b8>
 800693a:	6923      	ldr	r3, [r4, #16]
 800693c:	2b01      	cmp	r3, #1
 800693e:	dd0a      	ble.n	8006956 <_strtod_l+0x7ce>
 8006940:	4621      	mov	r1, r4
 8006942:	2201      	movs	r2, #1
 8006944:	4648      	mov	r0, r9
 8006946:	f001 fe69 	bl	800861c <__lshift>
 800694a:	4641      	mov	r1, r8
 800694c:	4604      	mov	r4, r0
 800694e:	f001 feb9 	bl	80086c4 <__mcmp>
 8006952:	2800      	cmp	r0, #0
 8006954:	dc67      	bgt.n	8006a26 <_strtod_l+0x89e>
 8006956:	9b04      	ldr	r3, [sp, #16]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d171      	bne.n	8006a40 <_strtod_l+0x8b8>
 800695c:	e63d      	b.n	80065da <_strtod_l+0x452>
 800695e:	f018 0f01 	tst.w	r8, #1
 8006962:	d004      	beq.n	800696e <_strtod_l+0x7e6>
 8006964:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006968:	f7f9 fe4e 	bl	8000608 <__aeabi_dmul>
 800696c:	2301      	movs	r3, #1
 800696e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006972:	3508      	adds	r5, #8
 8006974:	e6e5      	b.n	8006742 <_strtod_l+0x5ba>
 8006976:	f04f 32ff 	mov.w	r2, #4294967295
 800697a:	fa02 f303 	lsl.w	r3, r2, r3
 800697e:	ea03 0a0a 	and.w	sl, r3, sl
 8006982:	e6ff      	b.n	8006784 <_strtod_l+0x5fc>
 8006984:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006988:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800698c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006990:	36e2      	adds	r6, #226	; 0xe2
 8006992:	fa01 f306 	lsl.w	r3, r1, r6
 8006996:	930a      	str	r3, [sp, #40]	; 0x28
 8006998:	910f      	str	r1, [sp, #60]	; 0x3c
 800699a:	e75d      	b.n	8006858 <_strtod_l+0x6d0>
 800699c:	2300      	movs	r3, #0
 800699e:	930a      	str	r3, [sp, #40]	; 0x28
 80069a0:	2301      	movs	r3, #1
 80069a2:	930f      	str	r3, [sp, #60]	; 0x3c
 80069a4:	e758      	b.n	8006858 <_strtod_l+0x6d0>
 80069a6:	4632      	mov	r2, r6
 80069a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80069aa:	4648      	mov	r0, r9
 80069ac:	f001 fe36 	bl	800861c <__lshift>
 80069b0:	901c      	str	r0, [sp, #112]	; 0x70
 80069b2:	2800      	cmp	r0, #0
 80069b4:	f47f af7c 	bne.w	80068b0 <_strtod_l+0x728>
 80069b8:	e604      	b.n	80065c4 <_strtod_l+0x43c>
 80069ba:	bf00      	nop
 80069bc:	08009018 	.word	0x08009018
 80069c0:	fffffc02 	.word	0xfffffc02
 80069c4:	465d      	mov	r5, fp
 80069c6:	f040 8086 	bne.w	8006ad6 <_strtod_l+0x94e>
 80069ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80069d0:	b32a      	cbz	r2, 8006a1e <_strtod_l+0x896>
 80069d2:	4aaf      	ldr	r2, [pc, #700]	; (8006c90 <_strtod_l+0xb08>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d153      	bne.n	8006a80 <_strtod_l+0x8f8>
 80069d8:	9b04      	ldr	r3, [sp, #16]
 80069da:	4650      	mov	r0, sl
 80069dc:	b1d3      	cbz	r3, 8006a14 <_strtod_l+0x88c>
 80069de:	4aad      	ldr	r2, [pc, #692]	; (8006c94 <_strtod_l+0xb0c>)
 80069e0:	402a      	ands	r2, r5
 80069e2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80069e6:	f04f 31ff 	mov.w	r1, #4294967295
 80069ea:	d816      	bhi.n	8006a1a <_strtod_l+0x892>
 80069ec:	0d12      	lsrs	r2, r2, #20
 80069ee:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80069f2:	fa01 f303 	lsl.w	r3, r1, r3
 80069f6:	4298      	cmp	r0, r3
 80069f8:	d142      	bne.n	8006a80 <_strtod_l+0x8f8>
 80069fa:	4ba7      	ldr	r3, [pc, #668]	; (8006c98 <_strtod_l+0xb10>)
 80069fc:	429d      	cmp	r5, r3
 80069fe:	d102      	bne.n	8006a06 <_strtod_l+0x87e>
 8006a00:	3001      	adds	r0, #1
 8006a02:	f43f addf 	beq.w	80065c4 <_strtod_l+0x43c>
 8006a06:	4ba3      	ldr	r3, [pc, #652]	; (8006c94 <_strtod_l+0xb0c>)
 8006a08:	402b      	ands	r3, r5
 8006a0a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006a0e:	f04f 0a00 	mov.w	sl, #0
 8006a12:	e7a0      	b.n	8006956 <_strtod_l+0x7ce>
 8006a14:	f04f 33ff 	mov.w	r3, #4294967295
 8006a18:	e7ed      	b.n	80069f6 <_strtod_l+0x86e>
 8006a1a:	460b      	mov	r3, r1
 8006a1c:	e7eb      	b.n	80069f6 <_strtod_l+0x86e>
 8006a1e:	bb7b      	cbnz	r3, 8006a80 <_strtod_l+0x8f8>
 8006a20:	f1ba 0f00 	cmp.w	sl, #0
 8006a24:	d12c      	bne.n	8006a80 <_strtod_l+0x8f8>
 8006a26:	9904      	ldr	r1, [sp, #16]
 8006a28:	4a9a      	ldr	r2, [pc, #616]	; (8006c94 <_strtod_l+0xb0c>)
 8006a2a:	465b      	mov	r3, fp
 8006a2c:	b1f1      	cbz	r1, 8006a6c <_strtod_l+0x8e4>
 8006a2e:	ea02 010b 	and.w	r1, r2, fp
 8006a32:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006a36:	dc19      	bgt.n	8006a6c <_strtod_l+0x8e4>
 8006a38:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006a3c:	f77f ae5b 	ble.w	80066f6 <_strtod_l+0x56e>
 8006a40:	4a96      	ldr	r2, [pc, #600]	; (8006c9c <_strtod_l+0xb14>)
 8006a42:	2300      	movs	r3, #0
 8006a44:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8006a48:	4650      	mov	r0, sl
 8006a4a:	4659      	mov	r1, fp
 8006a4c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006a50:	f7f9 fdda 	bl	8000608 <__aeabi_dmul>
 8006a54:	4682      	mov	sl, r0
 8006a56:	468b      	mov	fp, r1
 8006a58:	2900      	cmp	r1, #0
 8006a5a:	f47f adbe 	bne.w	80065da <_strtod_l+0x452>
 8006a5e:	2800      	cmp	r0, #0
 8006a60:	f47f adbb 	bne.w	80065da <_strtod_l+0x452>
 8006a64:	2322      	movs	r3, #34	; 0x22
 8006a66:	f8c9 3000 	str.w	r3, [r9]
 8006a6a:	e5b6      	b.n	80065da <_strtod_l+0x452>
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006a72:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006a76:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006a7a:	f04f 3aff 	mov.w	sl, #4294967295
 8006a7e:	e76a      	b.n	8006956 <_strtod_l+0x7ce>
 8006a80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a82:	b193      	cbz	r3, 8006aaa <_strtod_l+0x922>
 8006a84:	422b      	tst	r3, r5
 8006a86:	f43f af66 	beq.w	8006956 <_strtod_l+0x7ce>
 8006a8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a8c:	9a04      	ldr	r2, [sp, #16]
 8006a8e:	4650      	mov	r0, sl
 8006a90:	4659      	mov	r1, fp
 8006a92:	b173      	cbz	r3, 8006ab2 <_strtod_l+0x92a>
 8006a94:	f7ff fb5c 	bl	8006150 <sulp>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006aa0:	f7f9 fbfc 	bl	800029c <__adddf3>
 8006aa4:	4682      	mov	sl, r0
 8006aa6:	468b      	mov	fp, r1
 8006aa8:	e755      	b.n	8006956 <_strtod_l+0x7ce>
 8006aaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006aac:	ea13 0f0a 	tst.w	r3, sl
 8006ab0:	e7e9      	b.n	8006a86 <_strtod_l+0x8fe>
 8006ab2:	f7ff fb4d 	bl	8006150 <sulp>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	460b      	mov	r3, r1
 8006aba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006abe:	f7f9 fbeb 	bl	8000298 <__aeabi_dsub>
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	4682      	mov	sl, r0
 8006ac8:	468b      	mov	fp, r1
 8006aca:	f7fa f805 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ace:	2800      	cmp	r0, #0
 8006ad0:	f47f ae11 	bne.w	80066f6 <_strtod_l+0x56e>
 8006ad4:	e73f      	b.n	8006956 <_strtod_l+0x7ce>
 8006ad6:	4641      	mov	r1, r8
 8006ad8:	4620      	mov	r0, r4
 8006ada:	f001 ff30 	bl	800893e <__ratio>
 8006ade:	ec57 6b10 	vmov	r6, r7, d0
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ae8:	ee10 0a10 	vmov	r0, s0
 8006aec:	4639      	mov	r1, r7
 8006aee:	f7fa f807 	bl	8000b00 <__aeabi_dcmple>
 8006af2:	2800      	cmp	r0, #0
 8006af4:	d077      	beq.n	8006be6 <_strtod_l+0xa5e>
 8006af6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d04a      	beq.n	8006b92 <_strtod_l+0xa0a>
 8006afc:	4b68      	ldr	r3, [pc, #416]	; (8006ca0 <_strtod_l+0xb18>)
 8006afe:	2200      	movs	r2, #0
 8006b00:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006b04:	4f66      	ldr	r7, [pc, #408]	; (8006ca0 <_strtod_l+0xb18>)
 8006b06:	2600      	movs	r6, #0
 8006b08:	4b62      	ldr	r3, [pc, #392]	; (8006c94 <_strtod_l+0xb0c>)
 8006b0a:	402b      	ands	r3, r5
 8006b0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006b10:	4b64      	ldr	r3, [pc, #400]	; (8006ca4 <_strtod_l+0xb1c>)
 8006b12:	429a      	cmp	r2, r3
 8006b14:	f040 80ce 	bne.w	8006cb4 <_strtod_l+0xb2c>
 8006b18:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006b1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b20:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8006b24:	ec4b ab10 	vmov	d0, sl, fp
 8006b28:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006b2c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006b30:	f001 fe40 	bl	80087b4 <__ulp>
 8006b34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b38:	ec53 2b10 	vmov	r2, r3, d0
 8006b3c:	f7f9 fd64 	bl	8000608 <__aeabi_dmul>
 8006b40:	4652      	mov	r2, sl
 8006b42:	465b      	mov	r3, fp
 8006b44:	f7f9 fbaa 	bl	800029c <__adddf3>
 8006b48:	460b      	mov	r3, r1
 8006b4a:	4952      	ldr	r1, [pc, #328]	; (8006c94 <_strtod_l+0xb0c>)
 8006b4c:	4a56      	ldr	r2, [pc, #344]	; (8006ca8 <_strtod_l+0xb20>)
 8006b4e:	4019      	ands	r1, r3
 8006b50:	4291      	cmp	r1, r2
 8006b52:	4682      	mov	sl, r0
 8006b54:	d95b      	bls.n	8006c0e <_strtod_l+0xa86>
 8006b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b58:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d103      	bne.n	8006b68 <_strtod_l+0x9e0>
 8006b60:	9b08      	ldr	r3, [sp, #32]
 8006b62:	3301      	adds	r3, #1
 8006b64:	f43f ad2e 	beq.w	80065c4 <_strtod_l+0x43c>
 8006b68:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8006c98 <_strtod_l+0xb10>
 8006b6c:	f04f 3aff 	mov.w	sl, #4294967295
 8006b70:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006b72:	4648      	mov	r0, r9
 8006b74:	f001 fb87 	bl	8008286 <_Bfree>
 8006b78:	9905      	ldr	r1, [sp, #20]
 8006b7a:	4648      	mov	r0, r9
 8006b7c:	f001 fb83 	bl	8008286 <_Bfree>
 8006b80:	4641      	mov	r1, r8
 8006b82:	4648      	mov	r0, r9
 8006b84:	f001 fb7f 	bl	8008286 <_Bfree>
 8006b88:	4621      	mov	r1, r4
 8006b8a:	4648      	mov	r0, r9
 8006b8c:	f001 fb7b 	bl	8008286 <_Bfree>
 8006b90:	e619      	b.n	80067c6 <_strtod_l+0x63e>
 8006b92:	f1ba 0f00 	cmp.w	sl, #0
 8006b96:	d11a      	bne.n	8006bce <_strtod_l+0xa46>
 8006b98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b9c:	b9eb      	cbnz	r3, 8006bda <_strtod_l+0xa52>
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	4b3f      	ldr	r3, [pc, #252]	; (8006ca0 <_strtod_l+0xb18>)
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	4639      	mov	r1, r7
 8006ba6:	f7f9 ffa1 	bl	8000aec <__aeabi_dcmplt>
 8006baa:	b9c8      	cbnz	r0, 8006be0 <_strtod_l+0xa58>
 8006bac:	4630      	mov	r0, r6
 8006bae:	4639      	mov	r1, r7
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	4b3e      	ldr	r3, [pc, #248]	; (8006cac <_strtod_l+0xb24>)
 8006bb4:	f7f9 fd28 	bl	8000608 <__aeabi_dmul>
 8006bb8:	4606      	mov	r6, r0
 8006bba:	460f      	mov	r7, r1
 8006bbc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006bc0:	9618      	str	r6, [sp, #96]	; 0x60
 8006bc2:	9319      	str	r3, [sp, #100]	; 0x64
 8006bc4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8006bc8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006bcc:	e79c      	b.n	8006b08 <_strtod_l+0x980>
 8006bce:	f1ba 0f01 	cmp.w	sl, #1
 8006bd2:	d102      	bne.n	8006bda <_strtod_l+0xa52>
 8006bd4:	2d00      	cmp	r5, #0
 8006bd6:	f43f ad8e 	beq.w	80066f6 <_strtod_l+0x56e>
 8006bda:	2200      	movs	r2, #0
 8006bdc:	4b34      	ldr	r3, [pc, #208]	; (8006cb0 <_strtod_l+0xb28>)
 8006bde:	e78f      	b.n	8006b00 <_strtod_l+0x978>
 8006be0:	2600      	movs	r6, #0
 8006be2:	4f32      	ldr	r7, [pc, #200]	; (8006cac <_strtod_l+0xb24>)
 8006be4:	e7ea      	b.n	8006bbc <_strtod_l+0xa34>
 8006be6:	4b31      	ldr	r3, [pc, #196]	; (8006cac <_strtod_l+0xb24>)
 8006be8:	4630      	mov	r0, r6
 8006bea:	4639      	mov	r1, r7
 8006bec:	2200      	movs	r2, #0
 8006bee:	f7f9 fd0b 	bl	8000608 <__aeabi_dmul>
 8006bf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bf4:	4606      	mov	r6, r0
 8006bf6:	460f      	mov	r7, r1
 8006bf8:	b933      	cbnz	r3, 8006c08 <_strtod_l+0xa80>
 8006bfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006bfe:	9010      	str	r0, [sp, #64]	; 0x40
 8006c00:	9311      	str	r3, [sp, #68]	; 0x44
 8006c02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006c06:	e7df      	b.n	8006bc8 <_strtod_l+0xa40>
 8006c08:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8006c0c:	e7f9      	b.n	8006c02 <_strtod_l+0xa7a>
 8006c0e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006c12:	9b04      	ldr	r3, [sp, #16]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d1ab      	bne.n	8006b70 <_strtod_l+0x9e8>
 8006c18:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006c1c:	0d1b      	lsrs	r3, r3, #20
 8006c1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006c20:	051b      	lsls	r3, r3, #20
 8006c22:	429a      	cmp	r2, r3
 8006c24:	465d      	mov	r5, fp
 8006c26:	d1a3      	bne.n	8006b70 <_strtod_l+0x9e8>
 8006c28:	4639      	mov	r1, r7
 8006c2a:	4630      	mov	r0, r6
 8006c2c:	f7f9 ff9c 	bl	8000b68 <__aeabi_d2iz>
 8006c30:	f7f9 fc80 	bl	8000534 <__aeabi_i2d>
 8006c34:	460b      	mov	r3, r1
 8006c36:	4602      	mov	r2, r0
 8006c38:	4639      	mov	r1, r7
 8006c3a:	4630      	mov	r0, r6
 8006c3c:	f7f9 fb2c 	bl	8000298 <__aeabi_dsub>
 8006c40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c42:	4606      	mov	r6, r0
 8006c44:	460f      	mov	r7, r1
 8006c46:	b933      	cbnz	r3, 8006c56 <_strtod_l+0xace>
 8006c48:	f1ba 0f00 	cmp.w	sl, #0
 8006c4c:	d103      	bne.n	8006c56 <_strtod_l+0xace>
 8006c4e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8006c52:	2d00      	cmp	r5, #0
 8006c54:	d06d      	beq.n	8006d32 <_strtod_l+0xbaa>
 8006c56:	a30a      	add	r3, pc, #40	; (adr r3, 8006c80 <_strtod_l+0xaf8>)
 8006c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c5c:	4630      	mov	r0, r6
 8006c5e:	4639      	mov	r1, r7
 8006c60:	f7f9 ff44 	bl	8000aec <__aeabi_dcmplt>
 8006c64:	2800      	cmp	r0, #0
 8006c66:	f47f acb8 	bne.w	80065da <_strtod_l+0x452>
 8006c6a:	a307      	add	r3, pc, #28	; (adr r3, 8006c88 <_strtod_l+0xb00>)
 8006c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c70:	4630      	mov	r0, r6
 8006c72:	4639      	mov	r1, r7
 8006c74:	f7f9 ff58 	bl	8000b28 <__aeabi_dcmpgt>
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	f43f af79 	beq.w	8006b70 <_strtod_l+0x9e8>
 8006c7e:	e4ac      	b.n	80065da <_strtod_l+0x452>
 8006c80:	94a03595 	.word	0x94a03595
 8006c84:	3fdfffff 	.word	0x3fdfffff
 8006c88:	35afe535 	.word	0x35afe535
 8006c8c:	3fe00000 	.word	0x3fe00000
 8006c90:	000fffff 	.word	0x000fffff
 8006c94:	7ff00000 	.word	0x7ff00000
 8006c98:	7fefffff 	.word	0x7fefffff
 8006c9c:	39500000 	.word	0x39500000
 8006ca0:	3ff00000 	.word	0x3ff00000
 8006ca4:	7fe00000 	.word	0x7fe00000
 8006ca8:	7c9fffff 	.word	0x7c9fffff
 8006cac:	3fe00000 	.word	0x3fe00000
 8006cb0:	bff00000 	.word	0xbff00000
 8006cb4:	9b04      	ldr	r3, [sp, #16]
 8006cb6:	b333      	cbz	r3, 8006d06 <_strtod_l+0xb7e>
 8006cb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cba:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006cbe:	d822      	bhi.n	8006d06 <_strtod_l+0xb7e>
 8006cc0:	a327      	add	r3, pc, #156	; (adr r3, 8006d60 <_strtod_l+0xbd8>)
 8006cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc6:	4630      	mov	r0, r6
 8006cc8:	4639      	mov	r1, r7
 8006cca:	f7f9 ff19 	bl	8000b00 <__aeabi_dcmple>
 8006cce:	b1a0      	cbz	r0, 8006cfa <_strtod_l+0xb72>
 8006cd0:	4639      	mov	r1, r7
 8006cd2:	4630      	mov	r0, r6
 8006cd4:	f7f9 ff70 	bl	8000bb8 <__aeabi_d2uiz>
 8006cd8:	2800      	cmp	r0, #0
 8006cda:	bf08      	it	eq
 8006cdc:	2001      	moveq	r0, #1
 8006cde:	f7f9 fc19 	bl	8000514 <__aeabi_ui2d>
 8006ce2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ce4:	4606      	mov	r6, r0
 8006ce6:	460f      	mov	r7, r1
 8006ce8:	bb03      	cbnz	r3, 8006d2c <_strtod_l+0xba4>
 8006cea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006cee:	9012      	str	r0, [sp, #72]	; 0x48
 8006cf0:	9313      	str	r3, [sp, #76]	; 0x4c
 8006cf2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006cf6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006cfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cfc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006cfe:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006d02:	1a9b      	subs	r3, r3, r2
 8006d04:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d06:	ed9d 0b08 	vldr	d0, [sp, #32]
 8006d0a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8006d0e:	f001 fd51 	bl	80087b4 <__ulp>
 8006d12:	4650      	mov	r0, sl
 8006d14:	ec53 2b10 	vmov	r2, r3, d0
 8006d18:	4659      	mov	r1, fp
 8006d1a:	f7f9 fc75 	bl	8000608 <__aeabi_dmul>
 8006d1e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006d22:	f7f9 fabb 	bl	800029c <__adddf3>
 8006d26:	4682      	mov	sl, r0
 8006d28:	468b      	mov	fp, r1
 8006d2a:	e772      	b.n	8006c12 <_strtod_l+0xa8a>
 8006d2c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8006d30:	e7df      	b.n	8006cf2 <_strtod_l+0xb6a>
 8006d32:	a30d      	add	r3, pc, #52	; (adr r3, 8006d68 <_strtod_l+0xbe0>)
 8006d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d38:	f7f9 fed8 	bl	8000aec <__aeabi_dcmplt>
 8006d3c:	e79c      	b.n	8006c78 <_strtod_l+0xaf0>
 8006d3e:	2300      	movs	r3, #0
 8006d40:	930d      	str	r3, [sp, #52]	; 0x34
 8006d42:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006d44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d46:	6013      	str	r3, [r2, #0]
 8006d48:	f7ff ba61 	b.w	800620e <_strtod_l+0x86>
 8006d4c:	2b65      	cmp	r3, #101	; 0x65
 8006d4e:	f04f 0200 	mov.w	r2, #0
 8006d52:	f43f ab4e 	beq.w	80063f2 <_strtod_l+0x26a>
 8006d56:	2101      	movs	r1, #1
 8006d58:	4614      	mov	r4, r2
 8006d5a:	9104      	str	r1, [sp, #16]
 8006d5c:	f7ff bacb 	b.w	80062f6 <_strtod_l+0x16e>
 8006d60:	ffc00000 	.word	0xffc00000
 8006d64:	41dfffff 	.word	0x41dfffff
 8006d68:	94a03595 	.word	0x94a03595
 8006d6c:	3fcfffff 	.word	0x3fcfffff

08006d70 <_strtod_r>:
 8006d70:	4b05      	ldr	r3, [pc, #20]	; (8006d88 <_strtod_r+0x18>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	b410      	push	{r4}
 8006d76:	6a1b      	ldr	r3, [r3, #32]
 8006d78:	4c04      	ldr	r4, [pc, #16]	; (8006d8c <_strtod_r+0x1c>)
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	bf08      	it	eq
 8006d7e:	4623      	moveq	r3, r4
 8006d80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d84:	f7ff ba00 	b.w	8006188 <_strtod_l>
 8006d88:	2000000c 	.word	0x2000000c
 8006d8c:	20000070 	.word	0x20000070

08006d90 <_strtol_l.isra.0>:
 8006d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d94:	4680      	mov	r8, r0
 8006d96:	4689      	mov	r9, r1
 8006d98:	4692      	mov	sl, r2
 8006d9a:	461e      	mov	r6, r3
 8006d9c:	460f      	mov	r7, r1
 8006d9e:	463d      	mov	r5, r7
 8006da0:	9808      	ldr	r0, [sp, #32]
 8006da2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006da6:	f001 fa01 	bl	80081ac <__locale_ctype_ptr_l>
 8006daa:	4420      	add	r0, r4
 8006dac:	7843      	ldrb	r3, [r0, #1]
 8006dae:	f013 0308 	ands.w	r3, r3, #8
 8006db2:	d132      	bne.n	8006e1a <_strtol_l.isra.0+0x8a>
 8006db4:	2c2d      	cmp	r4, #45	; 0x2d
 8006db6:	d132      	bne.n	8006e1e <_strtol_l.isra.0+0x8e>
 8006db8:	787c      	ldrb	r4, [r7, #1]
 8006dba:	1cbd      	adds	r5, r7, #2
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	2e00      	cmp	r6, #0
 8006dc0:	d05d      	beq.n	8006e7e <_strtol_l.isra.0+0xee>
 8006dc2:	2e10      	cmp	r6, #16
 8006dc4:	d109      	bne.n	8006dda <_strtol_l.isra.0+0x4a>
 8006dc6:	2c30      	cmp	r4, #48	; 0x30
 8006dc8:	d107      	bne.n	8006dda <_strtol_l.isra.0+0x4a>
 8006dca:	782b      	ldrb	r3, [r5, #0]
 8006dcc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006dd0:	2b58      	cmp	r3, #88	; 0x58
 8006dd2:	d14f      	bne.n	8006e74 <_strtol_l.isra.0+0xe4>
 8006dd4:	786c      	ldrb	r4, [r5, #1]
 8006dd6:	2610      	movs	r6, #16
 8006dd8:	3502      	adds	r5, #2
 8006dda:	2a00      	cmp	r2, #0
 8006ddc:	bf14      	ite	ne
 8006dde:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006de2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8006de6:	2700      	movs	r7, #0
 8006de8:	fbb1 fcf6 	udiv	ip, r1, r6
 8006dec:	4638      	mov	r0, r7
 8006dee:	fb06 1e1c 	mls	lr, r6, ip, r1
 8006df2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006df6:	2b09      	cmp	r3, #9
 8006df8:	d817      	bhi.n	8006e2a <_strtol_l.isra.0+0x9a>
 8006dfa:	461c      	mov	r4, r3
 8006dfc:	42a6      	cmp	r6, r4
 8006dfe:	dd23      	ble.n	8006e48 <_strtol_l.isra.0+0xb8>
 8006e00:	1c7b      	adds	r3, r7, #1
 8006e02:	d007      	beq.n	8006e14 <_strtol_l.isra.0+0x84>
 8006e04:	4584      	cmp	ip, r0
 8006e06:	d31c      	bcc.n	8006e42 <_strtol_l.isra.0+0xb2>
 8006e08:	d101      	bne.n	8006e0e <_strtol_l.isra.0+0x7e>
 8006e0a:	45a6      	cmp	lr, r4
 8006e0c:	db19      	blt.n	8006e42 <_strtol_l.isra.0+0xb2>
 8006e0e:	fb00 4006 	mla	r0, r0, r6, r4
 8006e12:	2701      	movs	r7, #1
 8006e14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e18:	e7eb      	b.n	8006df2 <_strtol_l.isra.0+0x62>
 8006e1a:	462f      	mov	r7, r5
 8006e1c:	e7bf      	b.n	8006d9e <_strtol_l.isra.0+0xe>
 8006e1e:	2c2b      	cmp	r4, #43	; 0x2b
 8006e20:	bf04      	itt	eq
 8006e22:	1cbd      	addeq	r5, r7, #2
 8006e24:	787c      	ldrbeq	r4, [r7, #1]
 8006e26:	461a      	mov	r2, r3
 8006e28:	e7c9      	b.n	8006dbe <_strtol_l.isra.0+0x2e>
 8006e2a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006e2e:	2b19      	cmp	r3, #25
 8006e30:	d801      	bhi.n	8006e36 <_strtol_l.isra.0+0xa6>
 8006e32:	3c37      	subs	r4, #55	; 0x37
 8006e34:	e7e2      	b.n	8006dfc <_strtol_l.isra.0+0x6c>
 8006e36:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006e3a:	2b19      	cmp	r3, #25
 8006e3c:	d804      	bhi.n	8006e48 <_strtol_l.isra.0+0xb8>
 8006e3e:	3c57      	subs	r4, #87	; 0x57
 8006e40:	e7dc      	b.n	8006dfc <_strtol_l.isra.0+0x6c>
 8006e42:	f04f 37ff 	mov.w	r7, #4294967295
 8006e46:	e7e5      	b.n	8006e14 <_strtol_l.isra.0+0x84>
 8006e48:	1c7b      	adds	r3, r7, #1
 8006e4a:	d108      	bne.n	8006e5e <_strtol_l.isra.0+0xce>
 8006e4c:	2322      	movs	r3, #34	; 0x22
 8006e4e:	f8c8 3000 	str.w	r3, [r8]
 8006e52:	4608      	mov	r0, r1
 8006e54:	f1ba 0f00 	cmp.w	sl, #0
 8006e58:	d107      	bne.n	8006e6a <_strtol_l.isra.0+0xda>
 8006e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e5e:	b102      	cbz	r2, 8006e62 <_strtol_l.isra.0+0xd2>
 8006e60:	4240      	negs	r0, r0
 8006e62:	f1ba 0f00 	cmp.w	sl, #0
 8006e66:	d0f8      	beq.n	8006e5a <_strtol_l.isra.0+0xca>
 8006e68:	b10f      	cbz	r7, 8006e6e <_strtol_l.isra.0+0xde>
 8006e6a:	f105 39ff 	add.w	r9, r5, #4294967295
 8006e6e:	f8ca 9000 	str.w	r9, [sl]
 8006e72:	e7f2      	b.n	8006e5a <_strtol_l.isra.0+0xca>
 8006e74:	2430      	movs	r4, #48	; 0x30
 8006e76:	2e00      	cmp	r6, #0
 8006e78:	d1af      	bne.n	8006dda <_strtol_l.isra.0+0x4a>
 8006e7a:	2608      	movs	r6, #8
 8006e7c:	e7ad      	b.n	8006dda <_strtol_l.isra.0+0x4a>
 8006e7e:	2c30      	cmp	r4, #48	; 0x30
 8006e80:	d0a3      	beq.n	8006dca <_strtol_l.isra.0+0x3a>
 8006e82:	260a      	movs	r6, #10
 8006e84:	e7a9      	b.n	8006dda <_strtol_l.isra.0+0x4a>
	...

08006e88 <_strtol_r>:
 8006e88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e8a:	4c06      	ldr	r4, [pc, #24]	; (8006ea4 <_strtol_r+0x1c>)
 8006e8c:	4d06      	ldr	r5, [pc, #24]	; (8006ea8 <_strtol_r+0x20>)
 8006e8e:	6824      	ldr	r4, [r4, #0]
 8006e90:	6a24      	ldr	r4, [r4, #32]
 8006e92:	2c00      	cmp	r4, #0
 8006e94:	bf08      	it	eq
 8006e96:	462c      	moveq	r4, r5
 8006e98:	9400      	str	r4, [sp, #0]
 8006e9a:	f7ff ff79 	bl	8006d90 <_strtol_l.isra.0>
 8006e9e:	b003      	add	sp, #12
 8006ea0:	bd30      	pop	{r4, r5, pc}
 8006ea2:	bf00      	nop
 8006ea4:	2000000c 	.word	0x2000000c
 8006ea8:	20000070 	.word	0x20000070

08006eac <strtol>:
 8006eac:	4b08      	ldr	r3, [pc, #32]	; (8006ed0 <strtol+0x24>)
 8006eae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006eb0:	681c      	ldr	r4, [r3, #0]
 8006eb2:	4d08      	ldr	r5, [pc, #32]	; (8006ed4 <strtol+0x28>)
 8006eb4:	6a23      	ldr	r3, [r4, #32]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	bf08      	it	eq
 8006eba:	462b      	moveq	r3, r5
 8006ebc:	9300      	str	r3, [sp, #0]
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	460a      	mov	r2, r1
 8006ec2:	4601      	mov	r1, r0
 8006ec4:	4620      	mov	r0, r4
 8006ec6:	f7ff ff63 	bl	8006d90 <_strtol_l.isra.0>
 8006eca:	b003      	add	sp, #12
 8006ecc:	bd30      	pop	{r4, r5, pc}
 8006ece:	bf00      	nop
 8006ed0:	2000000c 	.word	0x2000000c
 8006ed4:	20000070 	.word	0x20000070

08006ed8 <quorem>:
 8006ed8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006edc:	6903      	ldr	r3, [r0, #16]
 8006ede:	690c      	ldr	r4, [r1, #16]
 8006ee0:	42a3      	cmp	r3, r4
 8006ee2:	4680      	mov	r8, r0
 8006ee4:	f2c0 8082 	blt.w	8006fec <quorem+0x114>
 8006ee8:	3c01      	subs	r4, #1
 8006eea:	f101 0714 	add.w	r7, r1, #20
 8006eee:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006ef2:	f100 0614 	add.w	r6, r0, #20
 8006ef6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006efa:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006efe:	eb06 030c 	add.w	r3, r6, ip
 8006f02:	3501      	adds	r5, #1
 8006f04:	eb07 090c 	add.w	r9, r7, ip
 8006f08:	9301      	str	r3, [sp, #4]
 8006f0a:	fbb0 f5f5 	udiv	r5, r0, r5
 8006f0e:	b395      	cbz	r5, 8006f76 <quorem+0x9e>
 8006f10:	f04f 0a00 	mov.w	sl, #0
 8006f14:	4638      	mov	r0, r7
 8006f16:	46b6      	mov	lr, r6
 8006f18:	46d3      	mov	fp, sl
 8006f1a:	f850 2b04 	ldr.w	r2, [r0], #4
 8006f1e:	b293      	uxth	r3, r2
 8006f20:	fb05 a303 	mla	r3, r5, r3, sl
 8006f24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	ebab 0303 	sub.w	r3, fp, r3
 8006f2e:	0c12      	lsrs	r2, r2, #16
 8006f30:	f8de b000 	ldr.w	fp, [lr]
 8006f34:	fb05 a202 	mla	r2, r5, r2, sl
 8006f38:	fa13 f38b 	uxtah	r3, r3, fp
 8006f3c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006f40:	fa1f fb82 	uxth.w	fp, r2
 8006f44:	f8de 2000 	ldr.w	r2, [lr]
 8006f48:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006f4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f56:	4581      	cmp	r9, r0
 8006f58:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006f5c:	f84e 3b04 	str.w	r3, [lr], #4
 8006f60:	d2db      	bcs.n	8006f1a <quorem+0x42>
 8006f62:	f856 300c 	ldr.w	r3, [r6, ip]
 8006f66:	b933      	cbnz	r3, 8006f76 <quorem+0x9e>
 8006f68:	9b01      	ldr	r3, [sp, #4]
 8006f6a:	3b04      	subs	r3, #4
 8006f6c:	429e      	cmp	r6, r3
 8006f6e:	461a      	mov	r2, r3
 8006f70:	d330      	bcc.n	8006fd4 <quorem+0xfc>
 8006f72:	f8c8 4010 	str.w	r4, [r8, #16]
 8006f76:	4640      	mov	r0, r8
 8006f78:	f001 fba4 	bl	80086c4 <__mcmp>
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	db25      	blt.n	8006fcc <quorem+0xf4>
 8006f80:	3501      	adds	r5, #1
 8006f82:	4630      	mov	r0, r6
 8006f84:	f04f 0c00 	mov.w	ip, #0
 8006f88:	f857 2b04 	ldr.w	r2, [r7], #4
 8006f8c:	f8d0 e000 	ldr.w	lr, [r0]
 8006f90:	b293      	uxth	r3, r2
 8006f92:	ebac 0303 	sub.w	r3, ip, r3
 8006f96:	0c12      	lsrs	r2, r2, #16
 8006f98:	fa13 f38e 	uxtah	r3, r3, lr
 8006f9c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006fa0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006faa:	45b9      	cmp	r9, r7
 8006fac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006fb0:	f840 3b04 	str.w	r3, [r0], #4
 8006fb4:	d2e8      	bcs.n	8006f88 <quorem+0xb0>
 8006fb6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006fba:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006fbe:	b92a      	cbnz	r2, 8006fcc <quorem+0xf4>
 8006fc0:	3b04      	subs	r3, #4
 8006fc2:	429e      	cmp	r6, r3
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	d30b      	bcc.n	8006fe0 <quorem+0x108>
 8006fc8:	f8c8 4010 	str.w	r4, [r8, #16]
 8006fcc:	4628      	mov	r0, r5
 8006fce:	b003      	add	sp, #12
 8006fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fd4:	6812      	ldr	r2, [r2, #0]
 8006fd6:	3b04      	subs	r3, #4
 8006fd8:	2a00      	cmp	r2, #0
 8006fda:	d1ca      	bne.n	8006f72 <quorem+0x9a>
 8006fdc:	3c01      	subs	r4, #1
 8006fde:	e7c5      	b.n	8006f6c <quorem+0x94>
 8006fe0:	6812      	ldr	r2, [r2, #0]
 8006fe2:	3b04      	subs	r3, #4
 8006fe4:	2a00      	cmp	r2, #0
 8006fe6:	d1ef      	bne.n	8006fc8 <quorem+0xf0>
 8006fe8:	3c01      	subs	r4, #1
 8006fea:	e7ea      	b.n	8006fc2 <quorem+0xea>
 8006fec:	2000      	movs	r0, #0
 8006fee:	e7ee      	b.n	8006fce <quorem+0xf6>

08006ff0 <_dtoa_r>:
 8006ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff4:	ec57 6b10 	vmov	r6, r7, d0
 8006ff8:	b097      	sub	sp, #92	; 0x5c
 8006ffa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006ffc:	9106      	str	r1, [sp, #24]
 8006ffe:	4604      	mov	r4, r0
 8007000:	920b      	str	r2, [sp, #44]	; 0x2c
 8007002:	9312      	str	r3, [sp, #72]	; 0x48
 8007004:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007008:	e9cd 6700 	strd	r6, r7, [sp]
 800700c:	b93d      	cbnz	r5, 800701e <_dtoa_r+0x2e>
 800700e:	2010      	movs	r0, #16
 8007010:	f001 f8e0 	bl	80081d4 <malloc>
 8007014:	6260      	str	r0, [r4, #36]	; 0x24
 8007016:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800701a:	6005      	str	r5, [r0, #0]
 800701c:	60c5      	str	r5, [r0, #12]
 800701e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007020:	6819      	ldr	r1, [r3, #0]
 8007022:	b151      	cbz	r1, 800703a <_dtoa_r+0x4a>
 8007024:	685a      	ldr	r2, [r3, #4]
 8007026:	604a      	str	r2, [r1, #4]
 8007028:	2301      	movs	r3, #1
 800702a:	4093      	lsls	r3, r2
 800702c:	608b      	str	r3, [r1, #8]
 800702e:	4620      	mov	r0, r4
 8007030:	f001 f929 	bl	8008286 <_Bfree>
 8007034:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007036:	2200      	movs	r2, #0
 8007038:	601a      	str	r2, [r3, #0]
 800703a:	1e3b      	subs	r3, r7, #0
 800703c:	bfbb      	ittet	lt
 800703e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007042:	9301      	strlt	r3, [sp, #4]
 8007044:	2300      	movge	r3, #0
 8007046:	2201      	movlt	r2, #1
 8007048:	bfac      	ite	ge
 800704a:	f8c8 3000 	strge.w	r3, [r8]
 800704e:	f8c8 2000 	strlt.w	r2, [r8]
 8007052:	4baf      	ldr	r3, [pc, #700]	; (8007310 <_dtoa_r+0x320>)
 8007054:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007058:	ea33 0308 	bics.w	r3, r3, r8
 800705c:	d114      	bne.n	8007088 <_dtoa_r+0x98>
 800705e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007060:	f242 730f 	movw	r3, #9999	; 0x270f
 8007064:	6013      	str	r3, [r2, #0]
 8007066:	9b00      	ldr	r3, [sp, #0]
 8007068:	b923      	cbnz	r3, 8007074 <_dtoa_r+0x84>
 800706a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800706e:	2800      	cmp	r0, #0
 8007070:	f000 8542 	beq.w	8007af8 <_dtoa_r+0xb08>
 8007074:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007076:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007324 <_dtoa_r+0x334>
 800707a:	2b00      	cmp	r3, #0
 800707c:	f000 8544 	beq.w	8007b08 <_dtoa_r+0xb18>
 8007080:	f10b 0303 	add.w	r3, fp, #3
 8007084:	f000 bd3e 	b.w	8007b04 <_dtoa_r+0xb14>
 8007088:	e9dd 6700 	ldrd	r6, r7, [sp]
 800708c:	2200      	movs	r2, #0
 800708e:	2300      	movs	r3, #0
 8007090:	4630      	mov	r0, r6
 8007092:	4639      	mov	r1, r7
 8007094:	f7f9 fd20 	bl	8000ad8 <__aeabi_dcmpeq>
 8007098:	4681      	mov	r9, r0
 800709a:	b168      	cbz	r0, 80070b8 <_dtoa_r+0xc8>
 800709c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800709e:	2301      	movs	r3, #1
 80070a0:	6013      	str	r3, [r2, #0]
 80070a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	f000 8524 	beq.w	8007af2 <_dtoa_r+0xb02>
 80070aa:	4b9a      	ldr	r3, [pc, #616]	; (8007314 <_dtoa_r+0x324>)
 80070ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80070ae:	f103 3bff 	add.w	fp, r3, #4294967295
 80070b2:	6013      	str	r3, [r2, #0]
 80070b4:	f000 bd28 	b.w	8007b08 <_dtoa_r+0xb18>
 80070b8:	aa14      	add	r2, sp, #80	; 0x50
 80070ba:	a915      	add	r1, sp, #84	; 0x54
 80070bc:	ec47 6b10 	vmov	d0, r6, r7
 80070c0:	4620      	mov	r0, r4
 80070c2:	f001 fbed 	bl	80088a0 <__d2b>
 80070c6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80070ca:	9004      	str	r0, [sp, #16]
 80070cc:	2d00      	cmp	r5, #0
 80070ce:	d07c      	beq.n	80071ca <_dtoa_r+0x1da>
 80070d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80070d4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80070d8:	46b2      	mov	sl, r6
 80070da:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80070de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80070e2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80070e6:	2200      	movs	r2, #0
 80070e8:	4b8b      	ldr	r3, [pc, #556]	; (8007318 <_dtoa_r+0x328>)
 80070ea:	4650      	mov	r0, sl
 80070ec:	4659      	mov	r1, fp
 80070ee:	f7f9 f8d3 	bl	8000298 <__aeabi_dsub>
 80070f2:	a381      	add	r3, pc, #516	; (adr r3, 80072f8 <_dtoa_r+0x308>)
 80070f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f8:	f7f9 fa86 	bl	8000608 <__aeabi_dmul>
 80070fc:	a380      	add	r3, pc, #512	; (adr r3, 8007300 <_dtoa_r+0x310>)
 80070fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007102:	f7f9 f8cb 	bl	800029c <__adddf3>
 8007106:	4606      	mov	r6, r0
 8007108:	4628      	mov	r0, r5
 800710a:	460f      	mov	r7, r1
 800710c:	f7f9 fa12 	bl	8000534 <__aeabi_i2d>
 8007110:	a37d      	add	r3, pc, #500	; (adr r3, 8007308 <_dtoa_r+0x318>)
 8007112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007116:	f7f9 fa77 	bl	8000608 <__aeabi_dmul>
 800711a:	4602      	mov	r2, r0
 800711c:	460b      	mov	r3, r1
 800711e:	4630      	mov	r0, r6
 8007120:	4639      	mov	r1, r7
 8007122:	f7f9 f8bb 	bl	800029c <__adddf3>
 8007126:	4606      	mov	r6, r0
 8007128:	460f      	mov	r7, r1
 800712a:	f7f9 fd1d 	bl	8000b68 <__aeabi_d2iz>
 800712e:	2200      	movs	r2, #0
 8007130:	4682      	mov	sl, r0
 8007132:	2300      	movs	r3, #0
 8007134:	4630      	mov	r0, r6
 8007136:	4639      	mov	r1, r7
 8007138:	f7f9 fcd8 	bl	8000aec <__aeabi_dcmplt>
 800713c:	b148      	cbz	r0, 8007152 <_dtoa_r+0x162>
 800713e:	4650      	mov	r0, sl
 8007140:	f7f9 f9f8 	bl	8000534 <__aeabi_i2d>
 8007144:	4632      	mov	r2, r6
 8007146:	463b      	mov	r3, r7
 8007148:	f7f9 fcc6 	bl	8000ad8 <__aeabi_dcmpeq>
 800714c:	b908      	cbnz	r0, 8007152 <_dtoa_r+0x162>
 800714e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007152:	f1ba 0f16 	cmp.w	sl, #22
 8007156:	d859      	bhi.n	800720c <_dtoa_r+0x21c>
 8007158:	4970      	ldr	r1, [pc, #448]	; (800731c <_dtoa_r+0x32c>)
 800715a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800715e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007162:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007166:	f7f9 fcdf 	bl	8000b28 <__aeabi_dcmpgt>
 800716a:	2800      	cmp	r0, #0
 800716c:	d050      	beq.n	8007210 <_dtoa_r+0x220>
 800716e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007172:	2300      	movs	r3, #0
 8007174:	930f      	str	r3, [sp, #60]	; 0x3c
 8007176:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007178:	1b5d      	subs	r5, r3, r5
 800717a:	f1b5 0801 	subs.w	r8, r5, #1
 800717e:	bf49      	itett	mi
 8007180:	f1c5 0301 	rsbmi	r3, r5, #1
 8007184:	2300      	movpl	r3, #0
 8007186:	9305      	strmi	r3, [sp, #20]
 8007188:	f04f 0800 	movmi.w	r8, #0
 800718c:	bf58      	it	pl
 800718e:	9305      	strpl	r3, [sp, #20]
 8007190:	f1ba 0f00 	cmp.w	sl, #0
 8007194:	db3e      	blt.n	8007214 <_dtoa_r+0x224>
 8007196:	2300      	movs	r3, #0
 8007198:	44d0      	add	r8, sl
 800719a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800719e:	9307      	str	r3, [sp, #28]
 80071a0:	9b06      	ldr	r3, [sp, #24]
 80071a2:	2b09      	cmp	r3, #9
 80071a4:	f200 8090 	bhi.w	80072c8 <_dtoa_r+0x2d8>
 80071a8:	2b05      	cmp	r3, #5
 80071aa:	bfc4      	itt	gt
 80071ac:	3b04      	subgt	r3, #4
 80071ae:	9306      	strgt	r3, [sp, #24]
 80071b0:	9b06      	ldr	r3, [sp, #24]
 80071b2:	f1a3 0302 	sub.w	r3, r3, #2
 80071b6:	bfcc      	ite	gt
 80071b8:	2500      	movgt	r5, #0
 80071ba:	2501      	movle	r5, #1
 80071bc:	2b03      	cmp	r3, #3
 80071be:	f200 808f 	bhi.w	80072e0 <_dtoa_r+0x2f0>
 80071c2:	e8df f003 	tbb	[pc, r3]
 80071c6:	7f7d      	.short	0x7f7d
 80071c8:	7131      	.short	0x7131
 80071ca:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80071ce:	441d      	add	r5, r3
 80071d0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80071d4:	2820      	cmp	r0, #32
 80071d6:	dd13      	ble.n	8007200 <_dtoa_r+0x210>
 80071d8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80071dc:	9b00      	ldr	r3, [sp, #0]
 80071de:	fa08 f800 	lsl.w	r8, r8, r0
 80071e2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80071e6:	fa23 f000 	lsr.w	r0, r3, r0
 80071ea:	ea48 0000 	orr.w	r0, r8, r0
 80071ee:	f7f9 f991 	bl	8000514 <__aeabi_ui2d>
 80071f2:	2301      	movs	r3, #1
 80071f4:	4682      	mov	sl, r0
 80071f6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80071fa:	3d01      	subs	r5, #1
 80071fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80071fe:	e772      	b.n	80070e6 <_dtoa_r+0xf6>
 8007200:	9b00      	ldr	r3, [sp, #0]
 8007202:	f1c0 0020 	rsb	r0, r0, #32
 8007206:	fa03 f000 	lsl.w	r0, r3, r0
 800720a:	e7f0      	b.n	80071ee <_dtoa_r+0x1fe>
 800720c:	2301      	movs	r3, #1
 800720e:	e7b1      	b.n	8007174 <_dtoa_r+0x184>
 8007210:	900f      	str	r0, [sp, #60]	; 0x3c
 8007212:	e7b0      	b.n	8007176 <_dtoa_r+0x186>
 8007214:	9b05      	ldr	r3, [sp, #20]
 8007216:	eba3 030a 	sub.w	r3, r3, sl
 800721a:	9305      	str	r3, [sp, #20]
 800721c:	f1ca 0300 	rsb	r3, sl, #0
 8007220:	9307      	str	r3, [sp, #28]
 8007222:	2300      	movs	r3, #0
 8007224:	930e      	str	r3, [sp, #56]	; 0x38
 8007226:	e7bb      	b.n	80071a0 <_dtoa_r+0x1b0>
 8007228:	2301      	movs	r3, #1
 800722a:	930a      	str	r3, [sp, #40]	; 0x28
 800722c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800722e:	2b00      	cmp	r3, #0
 8007230:	dd59      	ble.n	80072e6 <_dtoa_r+0x2f6>
 8007232:	9302      	str	r3, [sp, #8]
 8007234:	4699      	mov	r9, r3
 8007236:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007238:	2200      	movs	r2, #0
 800723a:	6072      	str	r2, [r6, #4]
 800723c:	2204      	movs	r2, #4
 800723e:	f102 0014 	add.w	r0, r2, #20
 8007242:	4298      	cmp	r0, r3
 8007244:	6871      	ldr	r1, [r6, #4]
 8007246:	d953      	bls.n	80072f0 <_dtoa_r+0x300>
 8007248:	4620      	mov	r0, r4
 800724a:	f000 ffe8 	bl	800821e <_Balloc>
 800724e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007250:	6030      	str	r0, [r6, #0]
 8007252:	f1b9 0f0e 	cmp.w	r9, #14
 8007256:	f8d3 b000 	ldr.w	fp, [r3]
 800725a:	f200 80e6 	bhi.w	800742a <_dtoa_r+0x43a>
 800725e:	2d00      	cmp	r5, #0
 8007260:	f000 80e3 	beq.w	800742a <_dtoa_r+0x43a>
 8007264:	ed9d 7b00 	vldr	d7, [sp]
 8007268:	f1ba 0f00 	cmp.w	sl, #0
 800726c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007270:	dd74      	ble.n	800735c <_dtoa_r+0x36c>
 8007272:	4a2a      	ldr	r2, [pc, #168]	; (800731c <_dtoa_r+0x32c>)
 8007274:	f00a 030f 	and.w	r3, sl, #15
 8007278:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800727c:	ed93 7b00 	vldr	d7, [r3]
 8007280:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007284:	06f0      	lsls	r0, r6, #27
 8007286:	ed8d 7b08 	vstr	d7, [sp, #32]
 800728a:	d565      	bpl.n	8007358 <_dtoa_r+0x368>
 800728c:	4b24      	ldr	r3, [pc, #144]	; (8007320 <_dtoa_r+0x330>)
 800728e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007292:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007296:	f7f9 fae1 	bl	800085c <__aeabi_ddiv>
 800729a:	e9cd 0100 	strd	r0, r1, [sp]
 800729e:	f006 060f 	and.w	r6, r6, #15
 80072a2:	2503      	movs	r5, #3
 80072a4:	4f1e      	ldr	r7, [pc, #120]	; (8007320 <_dtoa_r+0x330>)
 80072a6:	e04c      	b.n	8007342 <_dtoa_r+0x352>
 80072a8:	2301      	movs	r3, #1
 80072aa:	930a      	str	r3, [sp, #40]	; 0x28
 80072ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072ae:	4453      	add	r3, sl
 80072b0:	f103 0901 	add.w	r9, r3, #1
 80072b4:	9302      	str	r3, [sp, #8]
 80072b6:	464b      	mov	r3, r9
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	bfb8      	it	lt
 80072bc:	2301      	movlt	r3, #1
 80072be:	e7ba      	b.n	8007236 <_dtoa_r+0x246>
 80072c0:	2300      	movs	r3, #0
 80072c2:	e7b2      	b.n	800722a <_dtoa_r+0x23a>
 80072c4:	2300      	movs	r3, #0
 80072c6:	e7f0      	b.n	80072aa <_dtoa_r+0x2ba>
 80072c8:	2501      	movs	r5, #1
 80072ca:	2300      	movs	r3, #0
 80072cc:	9306      	str	r3, [sp, #24]
 80072ce:	950a      	str	r5, [sp, #40]	; 0x28
 80072d0:	f04f 33ff 	mov.w	r3, #4294967295
 80072d4:	9302      	str	r3, [sp, #8]
 80072d6:	4699      	mov	r9, r3
 80072d8:	2200      	movs	r2, #0
 80072da:	2312      	movs	r3, #18
 80072dc:	920b      	str	r2, [sp, #44]	; 0x2c
 80072de:	e7aa      	b.n	8007236 <_dtoa_r+0x246>
 80072e0:	2301      	movs	r3, #1
 80072e2:	930a      	str	r3, [sp, #40]	; 0x28
 80072e4:	e7f4      	b.n	80072d0 <_dtoa_r+0x2e0>
 80072e6:	2301      	movs	r3, #1
 80072e8:	9302      	str	r3, [sp, #8]
 80072ea:	4699      	mov	r9, r3
 80072ec:	461a      	mov	r2, r3
 80072ee:	e7f5      	b.n	80072dc <_dtoa_r+0x2ec>
 80072f0:	3101      	adds	r1, #1
 80072f2:	6071      	str	r1, [r6, #4]
 80072f4:	0052      	lsls	r2, r2, #1
 80072f6:	e7a2      	b.n	800723e <_dtoa_r+0x24e>
 80072f8:	636f4361 	.word	0x636f4361
 80072fc:	3fd287a7 	.word	0x3fd287a7
 8007300:	8b60c8b3 	.word	0x8b60c8b3
 8007304:	3fc68a28 	.word	0x3fc68a28
 8007308:	509f79fb 	.word	0x509f79fb
 800730c:	3fd34413 	.word	0x3fd34413
 8007310:	7ff00000 	.word	0x7ff00000
 8007314:	08008fc1 	.word	0x08008fc1
 8007318:	3ff80000 	.word	0x3ff80000
 800731c:	08009080 	.word	0x08009080
 8007320:	08009058 	.word	0x08009058
 8007324:	08009049 	.word	0x08009049
 8007328:	07f1      	lsls	r1, r6, #31
 800732a:	d508      	bpl.n	800733e <_dtoa_r+0x34e>
 800732c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007330:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007334:	f7f9 f968 	bl	8000608 <__aeabi_dmul>
 8007338:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800733c:	3501      	adds	r5, #1
 800733e:	1076      	asrs	r6, r6, #1
 8007340:	3708      	adds	r7, #8
 8007342:	2e00      	cmp	r6, #0
 8007344:	d1f0      	bne.n	8007328 <_dtoa_r+0x338>
 8007346:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800734a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800734e:	f7f9 fa85 	bl	800085c <__aeabi_ddiv>
 8007352:	e9cd 0100 	strd	r0, r1, [sp]
 8007356:	e01a      	b.n	800738e <_dtoa_r+0x39e>
 8007358:	2502      	movs	r5, #2
 800735a:	e7a3      	b.n	80072a4 <_dtoa_r+0x2b4>
 800735c:	f000 80a0 	beq.w	80074a0 <_dtoa_r+0x4b0>
 8007360:	f1ca 0600 	rsb	r6, sl, #0
 8007364:	4b9f      	ldr	r3, [pc, #636]	; (80075e4 <_dtoa_r+0x5f4>)
 8007366:	4fa0      	ldr	r7, [pc, #640]	; (80075e8 <_dtoa_r+0x5f8>)
 8007368:	f006 020f 	and.w	r2, r6, #15
 800736c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007374:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007378:	f7f9 f946 	bl	8000608 <__aeabi_dmul>
 800737c:	e9cd 0100 	strd	r0, r1, [sp]
 8007380:	1136      	asrs	r6, r6, #4
 8007382:	2300      	movs	r3, #0
 8007384:	2502      	movs	r5, #2
 8007386:	2e00      	cmp	r6, #0
 8007388:	d17f      	bne.n	800748a <_dtoa_r+0x49a>
 800738a:	2b00      	cmp	r3, #0
 800738c:	d1e1      	bne.n	8007352 <_dtoa_r+0x362>
 800738e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007390:	2b00      	cmp	r3, #0
 8007392:	f000 8087 	beq.w	80074a4 <_dtoa_r+0x4b4>
 8007396:	e9dd 6700 	ldrd	r6, r7, [sp]
 800739a:	2200      	movs	r2, #0
 800739c:	4b93      	ldr	r3, [pc, #588]	; (80075ec <_dtoa_r+0x5fc>)
 800739e:	4630      	mov	r0, r6
 80073a0:	4639      	mov	r1, r7
 80073a2:	f7f9 fba3 	bl	8000aec <__aeabi_dcmplt>
 80073a6:	2800      	cmp	r0, #0
 80073a8:	d07c      	beq.n	80074a4 <_dtoa_r+0x4b4>
 80073aa:	f1b9 0f00 	cmp.w	r9, #0
 80073ae:	d079      	beq.n	80074a4 <_dtoa_r+0x4b4>
 80073b0:	9b02      	ldr	r3, [sp, #8]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	dd35      	ble.n	8007422 <_dtoa_r+0x432>
 80073b6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80073ba:	9308      	str	r3, [sp, #32]
 80073bc:	4639      	mov	r1, r7
 80073be:	2200      	movs	r2, #0
 80073c0:	4b8b      	ldr	r3, [pc, #556]	; (80075f0 <_dtoa_r+0x600>)
 80073c2:	4630      	mov	r0, r6
 80073c4:	f7f9 f920 	bl	8000608 <__aeabi_dmul>
 80073c8:	e9cd 0100 	strd	r0, r1, [sp]
 80073cc:	9f02      	ldr	r7, [sp, #8]
 80073ce:	3501      	adds	r5, #1
 80073d0:	4628      	mov	r0, r5
 80073d2:	f7f9 f8af 	bl	8000534 <__aeabi_i2d>
 80073d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073da:	f7f9 f915 	bl	8000608 <__aeabi_dmul>
 80073de:	2200      	movs	r2, #0
 80073e0:	4b84      	ldr	r3, [pc, #528]	; (80075f4 <_dtoa_r+0x604>)
 80073e2:	f7f8 ff5b 	bl	800029c <__adddf3>
 80073e6:	4605      	mov	r5, r0
 80073e8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80073ec:	2f00      	cmp	r7, #0
 80073ee:	d15d      	bne.n	80074ac <_dtoa_r+0x4bc>
 80073f0:	2200      	movs	r2, #0
 80073f2:	4b81      	ldr	r3, [pc, #516]	; (80075f8 <_dtoa_r+0x608>)
 80073f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073f8:	f7f8 ff4e 	bl	8000298 <__aeabi_dsub>
 80073fc:	462a      	mov	r2, r5
 80073fe:	4633      	mov	r3, r6
 8007400:	e9cd 0100 	strd	r0, r1, [sp]
 8007404:	f7f9 fb90 	bl	8000b28 <__aeabi_dcmpgt>
 8007408:	2800      	cmp	r0, #0
 800740a:	f040 8288 	bne.w	800791e <_dtoa_r+0x92e>
 800740e:	462a      	mov	r2, r5
 8007410:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007414:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007418:	f7f9 fb68 	bl	8000aec <__aeabi_dcmplt>
 800741c:	2800      	cmp	r0, #0
 800741e:	f040 827c 	bne.w	800791a <_dtoa_r+0x92a>
 8007422:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007426:	e9cd 2300 	strd	r2, r3, [sp]
 800742a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800742c:	2b00      	cmp	r3, #0
 800742e:	f2c0 8150 	blt.w	80076d2 <_dtoa_r+0x6e2>
 8007432:	f1ba 0f0e 	cmp.w	sl, #14
 8007436:	f300 814c 	bgt.w	80076d2 <_dtoa_r+0x6e2>
 800743a:	4b6a      	ldr	r3, [pc, #424]	; (80075e4 <_dtoa_r+0x5f4>)
 800743c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007440:	ed93 7b00 	vldr	d7, [r3]
 8007444:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007446:	2b00      	cmp	r3, #0
 8007448:	ed8d 7b02 	vstr	d7, [sp, #8]
 800744c:	f280 80d8 	bge.w	8007600 <_dtoa_r+0x610>
 8007450:	f1b9 0f00 	cmp.w	r9, #0
 8007454:	f300 80d4 	bgt.w	8007600 <_dtoa_r+0x610>
 8007458:	f040 825e 	bne.w	8007918 <_dtoa_r+0x928>
 800745c:	2200      	movs	r2, #0
 800745e:	4b66      	ldr	r3, [pc, #408]	; (80075f8 <_dtoa_r+0x608>)
 8007460:	ec51 0b17 	vmov	r0, r1, d7
 8007464:	f7f9 f8d0 	bl	8000608 <__aeabi_dmul>
 8007468:	e9dd 2300 	ldrd	r2, r3, [sp]
 800746c:	f7f9 fb52 	bl	8000b14 <__aeabi_dcmpge>
 8007470:	464f      	mov	r7, r9
 8007472:	464e      	mov	r6, r9
 8007474:	2800      	cmp	r0, #0
 8007476:	f040 8234 	bne.w	80078e2 <_dtoa_r+0x8f2>
 800747a:	2331      	movs	r3, #49	; 0x31
 800747c:	f10b 0501 	add.w	r5, fp, #1
 8007480:	f88b 3000 	strb.w	r3, [fp]
 8007484:	f10a 0a01 	add.w	sl, sl, #1
 8007488:	e22f      	b.n	80078ea <_dtoa_r+0x8fa>
 800748a:	07f2      	lsls	r2, r6, #31
 800748c:	d505      	bpl.n	800749a <_dtoa_r+0x4aa>
 800748e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007492:	f7f9 f8b9 	bl	8000608 <__aeabi_dmul>
 8007496:	3501      	adds	r5, #1
 8007498:	2301      	movs	r3, #1
 800749a:	1076      	asrs	r6, r6, #1
 800749c:	3708      	adds	r7, #8
 800749e:	e772      	b.n	8007386 <_dtoa_r+0x396>
 80074a0:	2502      	movs	r5, #2
 80074a2:	e774      	b.n	800738e <_dtoa_r+0x39e>
 80074a4:	f8cd a020 	str.w	sl, [sp, #32]
 80074a8:	464f      	mov	r7, r9
 80074aa:	e791      	b.n	80073d0 <_dtoa_r+0x3e0>
 80074ac:	4b4d      	ldr	r3, [pc, #308]	; (80075e4 <_dtoa_r+0x5f4>)
 80074ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80074b2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80074b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d047      	beq.n	800754c <_dtoa_r+0x55c>
 80074bc:	4602      	mov	r2, r0
 80074be:	460b      	mov	r3, r1
 80074c0:	2000      	movs	r0, #0
 80074c2:	494e      	ldr	r1, [pc, #312]	; (80075fc <_dtoa_r+0x60c>)
 80074c4:	f7f9 f9ca 	bl	800085c <__aeabi_ddiv>
 80074c8:	462a      	mov	r2, r5
 80074ca:	4633      	mov	r3, r6
 80074cc:	f7f8 fee4 	bl	8000298 <__aeabi_dsub>
 80074d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80074d4:	465d      	mov	r5, fp
 80074d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074da:	f7f9 fb45 	bl	8000b68 <__aeabi_d2iz>
 80074de:	4606      	mov	r6, r0
 80074e0:	f7f9 f828 	bl	8000534 <__aeabi_i2d>
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074ec:	f7f8 fed4 	bl	8000298 <__aeabi_dsub>
 80074f0:	3630      	adds	r6, #48	; 0x30
 80074f2:	f805 6b01 	strb.w	r6, [r5], #1
 80074f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80074fa:	e9cd 0100 	strd	r0, r1, [sp]
 80074fe:	f7f9 faf5 	bl	8000aec <__aeabi_dcmplt>
 8007502:	2800      	cmp	r0, #0
 8007504:	d163      	bne.n	80075ce <_dtoa_r+0x5de>
 8007506:	e9dd 2300 	ldrd	r2, r3, [sp]
 800750a:	2000      	movs	r0, #0
 800750c:	4937      	ldr	r1, [pc, #220]	; (80075ec <_dtoa_r+0x5fc>)
 800750e:	f7f8 fec3 	bl	8000298 <__aeabi_dsub>
 8007512:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007516:	f7f9 fae9 	bl	8000aec <__aeabi_dcmplt>
 800751a:	2800      	cmp	r0, #0
 800751c:	f040 80b7 	bne.w	800768e <_dtoa_r+0x69e>
 8007520:	eba5 030b 	sub.w	r3, r5, fp
 8007524:	429f      	cmp	r7, r3
 8007526:	f77f af7c 	ble.w	8007422 <_dtoa_r+0x432>
 800752a:	2200      	movs	r2, #0
 800752c:	4b30      	ldr	r3, [pc, #192]	; (80075f0 <_dtoa_r+0x600>)
 800752e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007532:	f7f9 f869 	bl	8000608 <__aeabi_dmul>
 8007536:	2200      	movs	r2, #0
 8007538:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800753c:	4b2c      	ldr	r3, [pc, #176]	; (80075f0 <_dtoa_r+0x600>)
 800753e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007542:	f7f9 f861 	bl	8000608 <__aeabi_dmul>
 8007546:	e9cd 0100 	strd	r0, r1, [sp]
 800754a:	e7c4      	b.n	80074d6 <_dtoa_r+0x4e6>
 800754c:	462a      	mov	r2, r5
 800754e:	4633      	mov	r3, r6
 8007550:	f7f9 f85a 	bl	8000608 <__aeabi_dmul>
 8007554:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007558:	eb0b 0507 	add.w	r5, fp, r7
 800755c:	465e      	mov	r6, fp
 800755e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007562:	f7f9 fb01 	bl	8000b68 <__aeabi_d2iz>
 8007566:	4607      	mov	r7, r0
 8007568:	f7f8 ffe4 	bl	8000534 <__aeabi_i2d>
 800756c:	3730      	adds	r7, #48	; 0x30
 800756e:	4602      	mov	r2, r0
 8007570:	460b      	mov	r3, r1
 8007572:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007576:	f7f8 fe8f 	bl	8000298 <__aeabi_dsub>
 800757a:	f806 7b01 	strb.w	r7, [r6], #1
 800757e:	42ae      	cmp	r6, r5
 8007580:	e9cd 0100 	strd	r0, r1, [sp]
 8007584:	f04f 0200 	mov.w	r2, #0
 8007588:	d126      	bne.n	80075d8 <_dtoa_r+0x5e8>
 800758a:	4b1c      	ldr	r3, [pc, #112]	; (80075fc <_dtoa_r+0x60c>)
 800758c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007590:	f7f8 fe84 	bl	800029c <__adddf3>
 8007594:	4602      	mov	r2, r0
 8007596:	460b      	mov	r3, r1
 8007598:	e9dd 0100 	ldrd	r0, r1, [sp]
 800759c:	f7f9 fac4 	bl	8000b28 <__aeabi_dcmpgt>
 80075a0:	2800      	cmp	r0, #0
 80075a2:	d174      	bne.n	800768e <_dtoa_r+0x69e>
 80075a4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80075a8:	2000      	movs	r0, #0
 80075aa:	4914      	ldr	r1, [pc, #80]	; (80075fc <_dtoa_r+0x60c>)
 80075ac:	f7f8 fe74 	bl	8000298 <__aeabi_dsub>
 80075b0:	4602      	mov	r2, r0
 80075b2:	460b      	mov	r3, r1
 80075b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075b8:	f7f9 fa98 	bl	8000aec <__aeabi_dcmplt>
 80075bc:	2800      	cmp	r0, #0
 80075be:	f43f af30 	beq.w	8007422 <_dtoa_r+0x432>
 80075c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80075c6:	2b30      	cmp	r3, #48	; 0x30
 80075c8:	f105 32ff 	add.w	r2, r5, #4294967295
 80075cc:	d002      	beq.n	80075d4 <_dtoa_r+0x5e4>
 80075ce:	f8dd a020 	ldr.w	sl, [sp, #32]
 80075d2:	e04a      	b.n	800766a <_dtoa_r+0x67a>
 80075d4:	4615      	mov	r5, r2
 80075d6:	e7f4      	b.n	80075c2 <_dtoa_r+0x5d2>
 80075d8:	4b05      	ldr	r3, [pc, #20]	; (80075f0 <_dtoa_r+0x600>)
 80075da:	f7f9 f815 	bl	8000608 <__aeabi_dmul>
 80075de:	e9cd 0100 	strd	r0, r1, [sp]
 80075e2:	e7bc      	b.n	800755e <_dtoa_r+0x56e>
 80075e4:	08009080 	.word	0x08009080
 80075e8:	08009058 	.word	0x08009058
 80075ec:	3ff00000 	.word	0x3ff00000
 80075f0:	40240000 	.word	0x40240000
 80075f4:	401c0000 	.word	0x401c0000
 80075f8:	40140000 	.word	0x40140000
 80075fc:	3fe00000 	.word	0x3fe00000
 8007600:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007604:	465d      	mov	r5, fp
 8007606:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800760a:	4630      	mov	r0, r6
 800760c:	4639      	mov	r1, r7
 800760e:	f7f9 f925 	bl	800085c <__aeabi_ddiv>
 8007612:	f7f9 faa9 	bl	8000b68 <__aeabi_d2iz>
 8007616:	4680      	mov	r8, r0
 8007618:	f7f8 ff8c 	bl	8000534 <__aeabi_i2d>
 800761c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007620:	f7f8 fff2 	bl	8000608 <__aeabi_dmul>
 8007624:	4602      	mov	r2, r0
 8007626:	460b      	mov	r3, r1
 8007628:	4630      	mov	r0, r6
 800762a:	4639      	mov	r1, r7
 800762c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007630:	f7f8 fe32 	bl	8000298 <__aeabi_dsub>
 8007634:	f805 6b01 	strb.w	r6, [r5], #1
 8007638:	eba5 060b 	sub.w	r6, r5, fp
 800763c:	45b1      	cmp	r9, r6
 800763e:	4602      	mov	r2, r0
 8007640:	460b      	mov	r3, r1
 8007642:	d139      	bne.n	80076b8 <_dtoa_r+0x6c8>
 8007644:	f7f8 fe2a 	bl	800029c <__adddf3>
 8007648:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800764c:	4606      	mov	r6, r0
 800764e:	460f      	mov	r7, r1
 8007650:	f7f9 fa6a 	bl	8000b28 <__aeabi_dcmpgt>
 8007654:	b9c8      	cbnz	r0, 800768a <_dtoa_r+0x69a>
 8007656:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800765a:	4630      	mov	r0, r6
 800765c:	4639      	mov	r1, r7
 800765e:	f7f9 fa3b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007662:	b110      	cbz	r0, 800766a <_dtoa_r+0x67a>
 8007664:	f018 0f01 	tst.w	r8, #1
 8007668:	d10f      	bne.n	800768a <_dtoa_r+0x69a>
 800766a:	9904      	ldr	r1, [sp, #16]
 800766c:	4620      	mov	r0, r4
 800766e:	f000 fe0a 	bl	8008286 <_Bfree>
 8007672:	2300      	movs	r3, #0
 8007674:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007676:	702b      	strb	r3, [r5, #0]
 8007678:	f10a 0301 	add.w	r3, sl, #1
 800767c:	6013      	str	r3, [r2, #0]
 800767e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007680:	2b00      	cmp	r3, #0
 8007682:	f000 8241 	beq.w	8007b08 <_dtoa_r+0xb18>
 8007686:	601d      	str	r5, [r3, #0]
 8007688:	e23e      	b.n	8007b08 <_dtoa_r+0xb18>
 800768a:	f8cd a020 	str.w	sl, [sp, #32]
 800768e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007692:	2a39      	cmp	r2, #57	; 0x39
 8007694:	f105 33ff 	add.w	r3, r5, #4294967295
 8007698:	d108      	bne.n	80076ac <_dtoa_r+0x6bc>
 800769a:	459b      	cmp	fp, r3
 800769c:	d10a      	bne.n	80076b4 <_dtoa_r+0x6c4>
 800769e:	9b08      	ldr	r3, [sp, #32]
 80076a0:	3301      	adds	r3, #1
 80076a2:	9308      	str	r3, [sp, #32]
 80076a4:	2330      	movs	r3, #48	; 0x30
 80076a6:	f88b 3000 	strb.w	r3, [fp]
 80076aa:	465b      	mov	r3, fp
 80076ac:	781a      	ldrb	r2, [r3, #0]
 80076ae:	3201      	adds	r2, #1
 80076b0:	701a      	strb	r2, [r3, #0]
 80076b2:	e78c      	b.n	80075ce <_dtoa_r+0x5de>
 80076b4:	461d      	mov	r5, r3
 80076b6:	e7ea      	b.n	800768e <_dtoa_r+0x69e>
 80076b8:	2200      	movs	r2, #0
 80076ba:	4b9b      	ldr	r3, [pc, #620]	; (8007928 <_dtoa_r+0x938>)
 80076bc:	f7f8 ffa4 	bl	8000608 <__aeabi_dmul>
 80076c0:	2200      	movs	r2, #0
 80076c2:	2300      	movs	r3, #0
 80076c4:	4606      	mov	r6, r0
 80076c6:	460f      	mov	r7, r1
 80076c8:	f7f9 fa06 	bl	8000ad8 <__aeabi_dcmpeq>
 80076cc:	2800      	cmp	r0, #0
 80076ce:	d09a      	beq.n	8007606 <_dtoa_r+0x616>
 80076d0:	e7cb      	b.n	800766a <_dtoa_r+0x67a>
 80076d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076d4:	2a00      	cmp	r2, #0
 80076d6:	f000 808b 	beq.w	80077f0 <_dtoa_r+0x800>
 80076da:	9a06      	ldr	r2, [sp, #24]
 80076dc:	2a01      	cmp	r2, #1
 80076de:	dc6e      	bgt.n	80077be <_dtoa_r+0x7ce>
 80076e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076e2:	2a00      	cmp	r2, #0
 80076e4:	d067      	beq.n	80077b6 <_dtoa_r+0x7c6>
 80076e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80076ea:	9f07      	ldr	r7, [sp, #28]
 80076ec:	9d05      	ldr	r5, [sp, #20]
 80076ee:	9a05      	ldr	r2, [sp, #20]
 80076f0:	2101      	movs	r1, #1
 80076f2:	441a      	add	r2, r3
 80076f4:	4620      	mov	r0, r4
 80076f6:	9205      	str	r2, [sp, #20]
 80076f8:	4498      	add	r8, r3
 80076fa:	f000 fea2 	bl	8008442 <__i2b>
 80076fe:	4606      	mov	r6, r0
 8007700:	2d00      	cmp	r5, #0
 8007702:	dd0c      	ble.n	800771e <_dtoa_r+0x72e>
 8007704:	f1b8 0f00 	cmp.w	r8, #0
 8007708:	dd09      	ble.n	800771e <_dtoa_r+0x72e>
 800770a:	4545      	cmp	r5, r8
 800770c:	9a05      	ldr	r2, [sp, #20]
 800770e:	462b      	mov	r3, r5
 8007710:	bfa8      	it	ge
 8007712:	4643      	movge	r3, r8
 8007714:	1ad2      	subs	r2, r2, r3
 8007716:	9205      	str	r2, [sp, #20]
 8007718:	1aed      	subs	r5, r5, r3
 800771a:	eba8 0803 	sub.w	r8, r8, r3
 800771e:	9b07      	ldr	r3, [sp, #28]
 8007720:	b1eb      	cbz	r3, 800775e <_dtoa_r+0x76e>
 8007722:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007724:	2b00      	cmp	r3, #0
 8007726:	d067      	beq.n	80077f8 <_dtoa_r+0x808>
 8007728:	b18f      	cbz	r7, 800774e <_dtoa_r+0x75e>
 800772a:	4631      	mov	r1, r6
 800772c:	463a      	mov	r2, r7
 800772e:	4620      	mov	r0, r4
 8007730:	f000 ff26 	bl	8008580 <__pow5mult>
 8007734:	9a04      	ldr	r2, [sp, #16]
 8007736:	4601      	mov	r1, r0
 8007738:	4606      	mov	r6, r0
 800773a:	4620      	mov	r0, r4
 800773c:	f000 fe8a 	bl	8008454 <__multiply>
 8007740:	9904      	ldr	r1, [sp, #16]
 8007742:	9008      	str	r0, [sp, #32]
 8007744:	4620      	mov	r0, r4
 8007746:	f000 fd9e 	bl	8008286 <_Bfree>
 800774a:	9b08      	ldr	r3, [sp, #32]
 800774c:	9304      	str	r3, [sp, #16]
 800774e:	9b07      	ldr	r3, [sp, #28]
 8007750:	1bda      	subs	r2, r3, r7
 8007752:	d004      	beq.n	800775e <_dtoa_r+0x76e>
 8007754:	9904      	ldr	r1, [sp, #16]
 8007756:	4620      	mov	r0, r4
 8007758:	f000 ff12 	bl	8008580 <__pow5mult>
 800775c:	9004      	str	r0, [sp, #16]
 800775e:	2101      	movs	r1, #1
 8007760:	4620      	mov	r0, r4
 8007762:	f000 fe6e 	bl	8008442 <__i2b>
 8007766:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007768:	4607      	mov	r7, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	f000 81d0 	beq.w	8007b10 <_dtoa_r+0xb20>
 8007770:	461a      	mov	r2, r3
 8007772:	4601      	mov	r1, r0
 8007774:	4620      	mov	r0, r4
 8007776:	f000 ff03 	bl	8008580 <__pow5mult>
 800777a:	9b06      	ldr	r3, [sp, #24]
 800777c:	2b01      	cmp	r3, #1
 800777e:	4607      	mov	r7, r0
 8007780:	dc40      	bgt.n	8007804 <_dtoa_r+0x814>
 8007782:	9b00      	ldr	r3, [sp, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d139      	bne.n	80077fc <_dtoa_r+0x80c>
 8007788:	9b01      	ldr	r3, [sp, #4]
 800778a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800778e:	2b00      	cmp	r3, #0
 8007790:	d136      	bne.n	8007800 <_dtoa_r+0x810>
 8007792:	9b01      	ldr	r3, [sp, #4]
 8007794:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007798:	0d1b      	lsrs	r3, r3, #20
 800779a:	051b      	lsls	r3, r3, #20
 800779c:	b12b      	cbz	r3, 80077aa <_dtoa_r+0x7ba>
 800779e:	9b05      	ldr	r3, [sp, #20]
 80077a0:	3301      	adds	r3, #1
 80077a2:	9305      	str	r3, [sp, #20]
 80077a4:	f108 0801 	add.w	r8, r8, #1
 80077a8:	2301      	movs	r3, #1
 80077aa:	9307      	str	r3, [sp, #28]
 80077ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d12a      	bne.n	8007808 <_dtoa_r+0x818>
 80077b2:	2001      	movs	r0, #1
 80077b4:	e030      	b.n	8007818 <_dtoa_r+0x828>
 80077b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80077b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80077bc:	e795      	b.n	80076ea <_dtoa_r+0x6fa>
 80077be:	9b07      	ldr	r3, [sp, #28]
 80077c0:	f109 37ff 	add.w	r7, r9, #4294967295
 80077c4:	42bb      	cmp	r3, r7
 80077c6:	bfbf      	itttt	lt
 80077c8:	9b07      	ldrlt	r3, [sp, #28]
 80077ca:	9707      	strlt	r7, [sp, #28]
 80077cc:	1afa      	sublt	r2, r7, r3
 80077ce:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80077d0:	bfbb      	ittet	lt
 80077d2:	189b      	addlt	r3, r3, r2
 80077d4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80077d6:	1bdf      	subge	r7, r3, r7
 80077d8:	2700      	movlt	r7, #0
 80077da:	f1b9 0f00 	cmp.w	r9, #0
 80077de:	bfb5      	itete	lt
 80077e0:	9b05      	ldrlt	r3, [sp, #20]
 80077e2:	9d05      	ldrge	r5, [sp, #20]
 80077e4:	eba3 0509 	sublt.w	r5, r3, r9
 80077e8:	464b      	movge	r3, r9
 80077ea:	bfb8      	it	lt
 80077ec:	2300      	movlt	r3, #0
 80077ee:	e77e      	b.n	80076ee <_dtoa_r+0x6fe>
 80077f0:	9f07      	ldr	r7, [sp, #28]
 80077f2:	9d05      	ldr	r5, [sp, #20]
 80077f4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80077f6:	e783      	b.n	8007700 <_dtoa_r+0x710>
 80077f8:	9a07      	ldr	r2, [sp, #28]
 80077fa:	e7ab      	b.n	8007754 <_dtoa_r+0x764>
 80077fc:	2300      	movs	r3, #0
 80077fe:	e7d4      	b.n	80077aa <_dtoa_r+0x7ba>
 8007800:	9b00      	ldr	r3, [sp, #0]
 8007802:	e7d2      	b.n	80077aa <_dtoa_r+0x7ba>
 8007804:	2300      	movs	r3, #0
 8007806:	9307      	str	r3, [sp, #28]
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800780e:	6918      	ldr	r0, [r3, #16]
 8007810:	f000 fdc9 	bl	80083a6 <__hi0bits>
 8007814:	f1c0 0020 	rsb	r0, r0, #32
 8007818:	4440      	add	r0, r8
 800781a:	f010 001f 	ands.w	r0, r0, #31
 800781e:	d047      	beq.n	80078b0 <_dtoa_r+0x8c0>
 8007820:	f1c0 0320 	rsb	r3, r0, #32
 8007824:	2b04      	cmp	r3, #4
 8007826:	dd3b      	ble.n	80078a0 <_dtoa_r+0x8b0>
 8007828:	9b05      	ldr	r3, [sp, #20]
 800782a:	f1c0 001c 	rsb	r0, r0, #28
 800782e:	4403      	add	r3, r0
 8007830:	9305      	str	r3, [sp, #20]
 8007832:	4405      	add	r5, r0
 8007834:	4480      	add	r8, r0
 8007836:	9b05      	ldr	r3, [sp, #20]
 8007838:	2b00      	cmp	r3, #0
 800783a:	dd05      	ble.n	8007848 <_dtoa_r+0x858>
 800783c:	461a      	mov	r2, r3
 800783e:	9904      	ldr	r1, [sp, #16]
 8007840:	4620      	mov	r0, r4
 8007842:	f000 feeb 	bl	800861c <__lshift>
 8007846:	9004      	str	r0, [sp, #16]
 8007848:	f1b8 0f00 	cmp.w	r8, #0
 800784c:	dd05      	ble.n	800785a <_dtoa_r+0x86a>
 800784e:	4639      	mov	r1, r7
 8007850:	4642      	mov	r2, r8
 8007852:	4620      	mov	r0, r4
 8007854:	f000 fee2 	bl	800861c <__lshift>
 8007858:	4607      	mov	r7, r0
 800785a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800785c:	b353      	cbz	r3, 80078b4 <_dtoa_r+0x8c4>
 800785e:	4639      	mov	r1, r7
 8007860:	9804      	ldr	r0, [sp, #16]
 8007862:	f000 ff2f 	bl	80086c4 <__mcmp>
 8007866:	2800      	cmp	r0, #0
 8007868:	da24      	bge.n	80078b4 <_dtoa_r+0x8c4>
 800786a:	2300      	movs	r3, #0
 800786c:	220a      	movs	r2, #10
 800786e:	9904      	ldr	r1, [sp, #16]
 8007870:	4620      	mov	r0, r4
 8007872:	f000 fd1f 	bl	80082b4 <__multadd>
 8007876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007878:	9004      	str	r0, [sp, #16]
 800787a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800787e:	2b00      	cmp	r3, #0
 8007880:	f000 814d 	beq.w	8007b1e <_dtoa_r+0xb2e>
 8007884:	2300      	movs	r3, #0
 8007886:	4631      	mov	r1, r6
 8007888:	220a      	movs	r2, #10
 800788a:	4620      	mov	r0, r4
 800788c:	f000 fd12 	bl	80082b4 <__multadd>
 8007890:	9b02      	ldr	r3, [sp, #8]
 8007892:	2b00      	cmp	r3, #0
 8007894:	4606      	mov	r6, r0
 8007896:	dc4f      	bgt.n	8007938 <_dtoa_r+0x948>
 8007898:	9b06      	ldr	r3, [sp, #24]
 800789a:	2b02      	cmp	r3, #2
 800789c:	dd4c      	ble.n	8007938 <_dtoa_r+0x948>
 800789e:	e011      	b.n	80078c4 <_dtoa_r+0x8d4>
 80078a0:	d0c9      	beq.n	8007836 <_dtoa_r+0x846>
 80078a2:	9a05      	ldr	r2, [sp, #20]
 80078a4:	331c      	adds	r3, #28
 80078a6:	441a      	add	r2, r3
 80078a8:	9205      	str	r2, [sp, #20]
 80078aa:	441d      	add	r5, r3
 80078ac:	4498      	add	r8, r3
 80078ae:	e7c2      	b.n	8007836 <_dtoa_r+0x846>
 80078b0:	4603      	mov	r3, r0
 80078b2:	e7f6      	b.n	80078a2 <_dtoa_r+0x8b2>
 80078b4:	f1b9 0f00 	cmp.w	r9, #0
 80078b8:	dc38      	bgt.n	800792c <_dtoa_r+0x93c>
 80078ba:	9b06      	ldr	r3, [sp, #24]
 80078bc:	2b02      	cmp	r3, #2
 80078be:	dd35      	ble.n	800792c <_dtoa_r+0x93c>
 80078c0:	f8cd 9008 	str.w	r9, [sp, #8]
 80078c4:	9b02      	ldr	r3, [sp, #8]
 80078c6:	b963      	cbnz	r3, 80078e2 <_dtoa_r+0x8f2>
 80078c8:	4639      	mov	r1, r7
 80078ca:	2205      	movs	r2, #5
 80078cc:	4620      	mov	r0, r4
 80078ce:	f000 fcf1 	bl	80082b4 <__multadd>
 80078d2:	4601      	mov	r1, r0
 80078d4:	4607      	mov	r7, r0
 80078d6:	9804      	ldr	r0, [sp, #16]
 80078d8:	f000 fef4 	bl	80086c4 <__mcmp>
 80078dc:	2800      	cmp	r0, #0
 80078de:	f73f adcc 	bgt.w	800747a <_dtoa_r+0x48a>
 80078e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078e4:	465d      	mov	r5, fp
 80078e6:	ea6f 0a03 	mvn.w	sl, r3
 80078ea:	f04f 0900 	mov.w	r9, #0
 80078ee:	4639      	mov	r1, r7
 80078f0:	4620      	mov	r0, r4
 80078f2:	f000 fcc8 	bl	8008286 <_Bfree>
 80078f6:	2e00      	cmp	r6, #0
 80078f8:	f43f aeb7 	beq.w	800766a <_dtoa_r+0x67a>
 80078fc:	f1b9 0f00 	cmp.w	r9, #0
 8007900:	d005      	beq.n	800790e <_dtoa_r+0x91e>
 8007902:	45b1      	cmp	r9, r6
 8007904:	d003      	beq.n	800790e <_dtoa_r+0x91e>
 8007906:	4649      	mov	r1, r9
 8007908:	4620      	mov	r0, r4
 800790a:	f000 fcbc 	bl	8008286 <_Bfree>
 800790e:	4631      	mov	r1, r6
 8007910:	4620      	mov	r0, r4
 8007912:	f000 fcb8 	bl	8008286 <_Bfree>
 8007916:	e6a8      	b.n	800766a <_dtoa_r+0x67a>
 8007918:	2700      	movs	r7, #0
 800791a:	463e      	mov	r6, r7
 800791c:	e7e1      	b.n	80078e2 <_dtoa_r+0x8f2>
 800791e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007922:	463e      	mov	r6, r7
 8007924:	e5a9      	b.n	800747a <_dtoa_r+0x48a>
 8007926:	bf00      	nop
 8007928:	40240000 	.word	0x40240000
 800792c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800792e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007932:	2b00      	cmp	r3, #0
 8007934:	f000 80fa 	beq.w	8007b2c <_dtoa_r+0xb3c>
 8007938:	2d00      	cmp	r5, #0
 800793a:	dd05      	ble.n	8007948 <_dtoa_r+0x958>
 800793c:	4631      	mov	r1, r6
 800793e:	462a      	mov	r2, r5
 8007940:	4620      	mov	r0, r4
 8007942:	f000 fe6b 	bl	800861c <__lshift>
 8007946:	4606      	mov	r6, r0
 8007948:	9b07      	ldr	r3, [sp, #28]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d04c      	beq.n	80079e8 <_dtoa_r+0x9f8>
 800794e:	6871      	ldr	r1, [r6, #4]
 8007950:	4620      	mov	r0, r4
 8007952:	f000 fc64 	bl	800821e <_Balloc>
 8007956:	6932      	ldr	r2, [r6, #16]
 8007958:	3202      	adds	r2, #2
 800795a:	4605      	mov	r5, r0
 800795c:	0092      	lsls	r2, r2, #2
 800795e:	f106 010c 	add.w	r1, r6, #12
 8007962:	300c      	adds	r0, #12
 8007964:	f000 fc50 	bl	8008208 <memcpy>
 8007968:	2201      	movs	r2, #1
 800796a:	4629      	mov	r1, r5
 800796c:	4620      	mov	r0, r4
 800796e:	f000 fe55 	bl	800861c <__lshift>
 8007972:	9b00      	ldr	r3, [sp, #0]
 8007974:	f8cd b014 	str.w	fp, [sp, #20]
 8007978:	f003 0301 	and.w	r3, r3, #1
 800797c:	46b1      	mov	r9, r6
 800797e:	9307      	str	r3, [sp, #28]
 8007980:	4606      	mov	r6, r0
 8007982:	4639      	mov	r1, r7
 8007984:	9804      	ldr	r0, [sp, #16]
 8007986:	f7ff faa7 	bl	8006ed8 <quorem>
 800798a:	4649      	mov	r1, r9
 800798c:	4605      	mov	r5, r0
 800798e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007992:	9804      	ldr	r0, [sp, #16]
 8007994:	f000 fe96 	bl	80086c4 <__mcmp>
 8007998:	4632      	mov	r2, r6
 800799a:	9000      	str	r0, [sp, #0]
 800799c:	4639      	mov	r1, r7
 800799e:	4620      	mov	r0, r4
 80079a0:	f000 feaa 	bl	80086f8 <__mdiff>
 80079a4:	68c3      	ldr	r3, [r0, #12]
 80079a6:	4602      	mov	r2, r0
 80079a8:	bb03      	cbnz	r3, 80079ec <_dtoa_r+0x9fc>
 80079aa:	4601      	mov	r1, r0
 80079ac:	9008      	str	r0, [sp, #32]
 80079ae:	9804      	ldr	r0, [sp, #16]
 80079b0:	f000 fe88 	bl	80086c4 <__mcmp>
 80079b4:	9a08      	ldr	r2, [sp, #32]
 80079b6:	4603      	mov	r3, r0
 80079b8:	4611      	mov	r1, r2
 80079ba:	4620      	mov	r0, r4
 80079bc:	9308      	str	r3, [sp, #32]
 80079be:	f000 fc62 	bl	8008286 <_Bfree>
 80079c2:	9b08      	ldr	r3, [sp, #32]
 80079c4:	b9a3      	cbnz	r3, 80079f0 <_dtoa_r+0xa00>
 80079c6:	9a06      	ldr	r2, [sp, #24]
 80079c8:	b992      	cbnz	r2, 80079f0 <_dtoa_r+0xa00>
 80079ca:	9a07      	ldr	r2, [sp, #28]
 80079cc:	b982      	cbnz	r2, 80079f0 <_dtoa_r+0xa00>
 80079ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80079d2:	d029      	beq.n	8007a28 <_dtoa_r+0xa38>
 80079d4:	9b00      	ldr	r3, [sp, #0]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	dd01      	ble.n	80079de <_dtoa_r+0x9ee>
 80079da:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80079de:	9b05      	ldr	r3, [sp, #20]
 80079e0:	1c5d      	adds	r5, r3, #1
 80079e2:	f883 8000 	strb.w	r8, [r3]
 80079e6:	e782      	b.n	80078ee <_dtoa_r+0x8fe>
 80079e8:	4630      	mov	r0, r6
 80079ea:	e7c2      	b.n	8007972 <_dtoa_r+0x982>
 80079ec:	2301      	movs	r3, #1
 80079ee:	e7e3      	b.n	80079b8 <_dtoa_r+0x9c8>
 80079f0:	9a00      	ldr	r2, [sp, #0]
 80079f2:	2a00      	cmp	r2, #0
 80079f4:	db04      	blt.n	8007a00 <_dtoa_r+0xa10>
 80079f6:	d125      	bne.n	8007a44 <_dtoa_r+0xa54>
 80079f8:	9a06      	ldr	r2, [sp, #24]
 80079fa:	bb1a      	cbnz	r2, 8007a44 <_dtoa_r+0xa54>
 80079fc:	9a07      	ldr	r2, [sp, #28]
 80079fe:	bb0a      	cbnz	r2, 8007a44 <_dtoa_r+0xa54>
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	ddec      	ble.n	80079de <_dtoa_r+0x9ee>
 8007a04:	2201      	movs	r2, #1
 8007a06:	9904      	ldr	r1, [sp, #16]
 8007a08:	4620      	mov	r0, r4
 8007a0a:	f000 fe07 	bl	800861c <__lshift>
 8007a0e:	4639      	mov	r1, r7
 8007a10:	9004      	str	r0, [sp, #16]
 8007a12:	f000 fe57 	bl	80086c4 <__mcmp>
 8007a16:	2800      	cmp	r0, #0
 8007a18:	dc03      	bgt.n	8007a22 <_dtoa_r+0xa32>
 8007a1a:	d1e0      	bne.n	80079de <_dtoa_r+0x9ee>
 8007a1c:	f018 0f01 	tst.w	r8, #1
 8007a20:	d0dd      	beq.n	80079de <_dtoa_r+0x9ee>
 8007a22:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007a26:	d1d8      	bne.n	80079da <_dtoa_r+0x9ea>
 8007a28:	9b05      	ldr	r3, [sp, #20]
 8007a2a:	9a05      	ldr	r2, [sp, #20]
 8007a2c:	1c5d      	adds	r5, r3, #1
 8007a2e:	2339      	movs	r3, #57	; 0x39
 8007a30:	7013      	strb	r3, [r2, #0]
 8007a32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007a36:	2b39      	cmp	r3, #57	; 0x39
 8007a38:	f105 32ff 	add.w	r2, r5, #4294967295
 8007a3c:	d04f      	beq.n	8007ade <_dtoa_r+0xaee>
 8007a3e:	3301      	adds	r3, #1
 8007a40:	7013      	strb	r3, [r2, #0]
 8007a42:	e754      	b.n	80078ee <_dtoa_r+0x8fe>
 8007a44:	9a05      	ldr	r2, [sp, #20]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	f102 0501 	add.w	r5, r2, #1
 8007a4c:	dd06      	ble.n	8007a5c <_dtoa_r+0xa6c>
 8007a4e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007a52:	d0e9      	beq.n	8007a28 <_dtoa_r+0xa38>
 8007a54:	f108 0801 	add.w	r8, r8, #1
 8007a58:	9b05      	ldr	r3, [sp, #20]
 8007a5a:	e7c2      	b.n	80079e2 <_dtoa_r+0x9f2>
 8007a5c:	9a02      	ldr	r2, [sp, #8]
 8007a5e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007a62:	eba5 030b 	sub.w	r3, r5, fp
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d021      	beq.n	8007aae <_dtoa_r+0xabe>
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	220a      	movs	r2, #10
 8007a6e:	9904      	ldr	r1, [sp, #16]
 8007a70:	4620      	mov	r0, r4
 8007a72:	f000 fc1f 	bl	80082b4 <__multadd>
 8007a76:	45b1      	cmp	r9, r6
 8007a78:	9004      	str	r0, [sp, #16]
 8007a7a:	f04f 0300 	mov.w	r3, #0
 8007a7e:	f04f 020a 	mov.w	r2, #10
 8007a82:	4649      	mov	r1, r9
 8007a84:	4620      	mov	r0, r4
 8007a86:	d105      	bne.n	8007a94 <_dtoa_r+0xaa4>
 8007a88:	f000 fc14 	bl	80082b4 <__multadd>
 8007a8c:	4681      	mov	r9, r0
 8007a8e:	4606      	mov	r6, r0
 8007a90:	9505      	str	r5, [sp, #20]
 8007a92:	e776      	b.n	8007982 <_dtoa_r+0x992>
 8007a94:	f000 fc0e 	bl	80082b4 <__multadd>
 8007a98:	4631      	mov	r1, r6
 8007a9a:	4681      	mov	r9, r0
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	220a      	movs	r2, #10
 8007aa0:	4620      	mov	r0, r4
 8007aa2:	f000 fc07 	bl	80082b4 <__multadd>
 8007aa6:	4606      	mov	r6, r0
 8007aa8:	e7f2      	b.n	8007a90 <_dtoa_r+0xaa0>
 8007aaa:	f04f 0900 	mov.w	r9, #0
 8007aae:	2201      	movs	r2, #1
 8007ab0:	9904      	ldr	r1, [sp, #16]
 8007ab2:	4620      	mov	r0, r4
 8007ab4:	f000 fdb2 	bl	800861c <__lshift>
 8007ab8:	4639      	mov	r1, r7
 8007aba:	9004      	str	r0, [sp, #16]
 8007abc:	f000 fe02 	bl	80086c4 <__mcmp>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	dcb6      	bgt.n	8007a32 <_dtoa_r+0xa42>
 8007ac4:	d102      	bne.n	8007acc <_dtoa_r+0xadc>
 8007ac6:	f018 0f01 	tst.w	r8, #1
 8007aca:	d1b2      	bne.n	8007a32 <_dtoa_r+0xa42>
 8007acc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ad0:	2b30      	cmp	r3, #48	; 0x30
 8007ad2:	f105 32ff 	add.w	r2, r5, #4294967295
 8007ad6:	f47f af0a 	bne.w	80078ee <_dtoa_r+0x8fe>
 8007ada:	4615      	mov	r5, r2
 8007adc:	e7f6      	b.n	8007acc <_dtoa_r+0xadc>
 8007ade:	4593      	cmp	fp, r2
 8007ae0:	d105      	bne.n	8007aee <_dtoa_r+0xafe>
 8007ae2:	2331      	movs	r3, #49	; 0x31
 8007ae4:	f10a 0a01 	add.w	sl, sl, #1
 8007ae8:	f88b 3000 	strb.w	r3, [fp]
 8007aec:	e6ff      	b.n	80078ee <_dtoa_r+0x8fe>
 8007aee:	4615      	mov	r5, r2
 8007af0:	e79f      	b.n	8007a32 <_dtoa_r+0xa42>
 8007af2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007b58 <_dtoa_r+0xb68>
 8007af6:	e007      	b.n	8007b08 <_dtoa_r+0xb18>
 8007af8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007afa:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007b5c <_dtoa_r+0xb6c>
 8007afe:	b11b      	cbz	r3, 8007b08 <_dtoa_r+0xb18>
 8007b00:	f10b 0308 	add.w	r3, fp, #8
 8007b04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007b06:	6013      	str	r3, [r2, #0]
 8007b08:	4658      	mov	r0, fp
 8007b0a:	b017      	add	sp, #92	; 0x5c
 8007b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b10:	9b06      	ldr	r3, [sp, #24]
 8007b12:	2b01      	cmp	r3, #1
 8007b14:	f77f ae35 	ble.w	8007782 <_dtoa_r+0x792>
 8007b18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b1a:	9307      	str	r3, [sp, #28]
 8007b1c:	e649      	b.n	80077b2 <_dtoa_r+0x7c2>
 8007b1e:	9b02      	ldr	r3, [sp, #8]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	dc03      	bgt.n	8007b2c <_dtoa_r+0xb3c>
 8007b24:	9b06      	ldr	r3, [sp, #24]
 8007b26:	2b02      	cmp	r3, #2
 8007b28:	f73f aecc 	bgt.w	80078c4 <_dtoa_r+0x8d4>
 8007b2c:	465d      	mov	r5, fp
 8007b2e:	4639      	mov	r1, r7
 8007b30:	9804      	ldr	r0, [sp, #16]
 8007b32:	f7ff f9d1 	bl	8006ed8 <quorem>
 8007b36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007b3a:	f805 8b01 	strb.w	r8, [r5], #1
 8007b3e:	9a02      	ldr	r2, [sp, #8]
 8007b40:	eba5 030b 	sub.w	r3, r5, fp
 8007b44:	429a      	cmp	r2, r3
 8007b46:	ddb0      	ble.n	8007aaa <_dtoa_r+0xaba>
 8007b48:	2300      	movs	r3, #0
 8007b4a:	220a      	movs	r2, #10
 8007b4c:	9904      	ldr	r1, [sp, #16]
 8007b4e:	4620      	mov	r0, r4
 8007b50:	f000 fbb0 	bl	80082b4 <__multadd>
 8007b54:	9004      	str	r0, [sp, #16]
 8007b56:	e7ea      	b.n	8007b2e <_dtoa_r+0xb3e>
 8007b58:	08008fc0 	.word	0x08008fc0
 8007b5c:	08009040 	.word	0x08009040

08007b60 <rshift>:
 8007b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b62:	6906      	ldr	r6, [r0, #16]
 8007b64:	114b      	asrs	r3, r1, #5
 8007b66:	429e      	cmp	r6, r3
 8007b68:	f100 0414 	add.w	r4, r0, #20
 8007b6c:	dd30      	ble.n	8007bd0 <rshift+0x70>
 8007b6e:	f011 011f 	ands.w	r1, r1, #31
 8007b72:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007b76:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8007b7a:	d108      	bne.n	8007b8e <rshift+0x2e>
 8007b7c:	4621      	mov	r1, r4
 8007b7e:	42b2      	cmp	r2, r6
 8007b80:	460b      	mov	r3, r1
 8007b82:	d211      	bcs.n	8007ba8 <rshift+0x48>
 8007b84:	f852 3b04 	ldr.w	r3, [r2], #4
 8007b88:	f841 3b04 	str.w	r3, [r1], #4
 8007b8c:	e7f7      	b.n	8007b7e <rshift+0x1e>
 8007b8e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8007b92:	f1c1 0c20 	rsb	ip, r1, #32
 8007b96:	40cd      	lsrs	r5, r1
 8007b98:	3204      	adds	r2, #4
 8007b9a:	4623      	mov	r3, r4
 8007b9c:	42b2      	cmp	r2, r6
 8007b9e:	4617      	mov	r7, r2
 8007ba0:	d30c      	bcc.n	8007bbc <rshift+0x5c>
 8007ba2:	601d      	str	r5, [r3, #0]
 8007ba4:	b105      	cbz	r5, 8007ba8 <rshift+0x48>
 8007ba6:	3304      	adds	r3, #4
 8007ba8:	1b1a      	subs	r2, r3, r4
 8007baa:	42a3      	cmp	r3, r4
 8007bac:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007bb0:	bf08      	it	eq
 8007bb2:	2300      	moveq	r3, #0
 8007bb4:	6102      	str	r2, [r0, #16]
 8007bb6:	bf08      	it	eq
 8007bb8:	6143      	streq	r3, [r0, #20]
 8007bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bbc:	683f      	ldr	r7, [r7, #0]
 8007bbe:	fa07 f70c 	lsl.w	r7, r7, ip
 8007bc2:	433d      	orrs	r5, r7
 8007bc4:	f843 5b04 	str.w	r5, [r3], #4
 8007bc8:	f852 5b04 	ldr.w	r5, [r2], #4
 8007bcc:	40cd      	lsrs	r5, r1
 8007bce:	e7e5      	b.n	8007b9c <rshift+0x3c>
 8007bd0:	4623      	mov	r3, r4
 8007bd2:	e7e9      	b.n	8007ba8 <rshift+0x48>

08007bd4 <__hexdig_fun>:
 8007bd4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007bd8:	2b09      	cmp	r3, #9
 8007bda:	d802      	bhi.n	8007be2 <__hexdig_fun+0xe>
 8007bdc:	3820      	subs	r0, #32
 8007bde:	b2c0      	uxtb	r0, r0
 8007be0:	4770      	bx	lr
 8007be2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007be6:	2b05      	cmp	r3, #5
 8007be8:	d801      	bhi.n	8007bee <__hexdig_fun+0x1a>
 8007bea:	3847      	subs	r0, #71	; 0x47
 8007bec:	e7f7      	b.n	8007bde <__hexdig_fun+0xa>
 8007bee:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007bf2:	2b05      	cmp	r3, #5
 8007bf4:	d801      	bhi.n	8007bfa <__hexdig_fun+0x26>
 8007bf6:	3827      	subs	r0, #39	; 0x27
 8007bf8:	e7f1      	b.n	8007bde <__hexdig_fun+0xa>
 8007bfa:	2000      	movs	r0, #0
 8007bfc:	4770      	bx	lr

08007bfe <__gethex>:
 8007bfe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c02:	b08b      	sub	sp, #44	; 0x2c
 8007c04:	468a      	mov	sl, r1
 8007c06:	9002      	str	r0, [sp, #8]
 8007c08:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007c0a:	9306      	str	r3, [sp, #24]
 8007c0c:	4690      	mov	r8, r2
 8007c0e:	f000 fad0 	bl	80081b2 <__localeconv_l>
 8007c12:	6803      	ldr	r3, [r0, #0]
 8007c14:	9303      	str	r3, [sp, #12]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7f8 fae2 	bl	80001e0 <strlen>
 8007c1c:	9b03      	ldr	r3, [sp, #12]
 8007c1e:	9001      	str	r0, [sp, #4]
 8007c20:	4403      	add	r3, r0
 8007c22:	f04f 0b00 	mov.w	fp, #0
 8007c26:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007c2a:	9307      	str	r3, [sp, #28]
 8007c2c:	f8da 3000 	ldr.w	r3, [sl]
 8007c30:	3302      	adds	r3, #2
 8007c32:	461f      	mov	r7, r3
 8007c34:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007c38:	2830      	cmp	r0, #48	; 0x30
 8007c3a:	d06c      	beq.n	8007d16 <__gethex+0x118>
 8007c3c:	f7ff ffca 	bl	8007bd4 <__hexdig_fun>
 8007c40:	4604      	mov	r4, r0
 8007c42:	2800      	cmp	r0, #0
 8007c44:	d16a      	bne.n	8007d1c <__gethex+0x11e>
 8007c46:	9a01      	ldr	r2, [sp, #4]
 8007c48:	9903      	ldr	r1, [sp, #12]
 8007c4a:	4638      	mov	r0, r7
 8007c4c:	f001 f8fe 	bl	8008e4c <strncmp>
 8007c50:	2800      	cmp	r0, #0
 8007c52:	d166      	bne.n	8007d22 <__gethex+0x124>
 8007c54:	9b01      	ldr	r3, [sp, #4]
 8007c56:	5cf8      	ldrb	r0, [r7, r3]
 8007c58:	18fe      	adds	r6, r7, r3
 8007c5a:	f7ff ffbb 	bl	8007bd4 <__hexdig_fun>
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	d062      	beq.n	8007d28 <__gethex+0x12a>
 8007c62:	4633      	mov	r3, r6
 8007c64:	7818      	ldrb	r0, [r3, #0]
 8007c66:	2830      	cmp	r0, #48	; 0x30
 8007c68:	461f      	mov	r7, r3
 8007c6a:	f103 0301 	add.w	r3, r3, #1
 8007c6e:	d0f9      	beq.n	8007c64 <__gethex+0x66>
 8007c70:	f7ff ffb0 	bl	8007bd4 <__hexdig_fun>
 8007c74:	fab0 f580 	clz	r5, r0
 8007c78:	096d      	lsrs	r5, r5, #5
 8007c7a:	4634      	mov	r4, r6
 8007c7c:	f04f 0b01 	mov.w	fp, #1
 8007c80:	463a      	mov	r2, r7
 8007c82:	4616      	mov	r6, r2
 8007c84:	3201      	adds	r2, #1
 8007c86:	7830      	ldrb	r0, [r6, #0]
 8007c88:	f7ff ffa4 	bl	8007bd4 <__hexdig_fun>
 8007c8c:	2800      	cmp	r0, #0
 8007c8e:	d1f8      	bne.n	8007c82 <__gethex+0x84>
 8007c90:	9a01      	ldr	r2, [sp, #4]
 8007c92:	9903      	ldr	r1, [sp, #12]
 8007c94:	4630      	mov	r0, r6
 8007c96:	f001 f8d9 	bl	8008e4c <strncmp>
 8007c9a:	b950      	cbnz	r0, 8007cb2 <__gethex+0xb4>
 8007c9c:	b954      	cbnz	r4, 8007cb4 <__gethex+0xb6>
 8007c9e:	9b01      	ldr	r3, [sp, #4]
 8007ca0:	18f4      	adds	r4, r6, r3
 8007ca2:	4622      	mov	r2, r4
 8007ca4:	4616      	mov	r6, r2
 8007ca6:	3201      	adds	r2, #1
 8007ca8:	7830      	ldrb	r0, [r6, #0]
 8007caa:	f7ff ff93 	bl	8007bd4 <__hexdig_fun>
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	d1f8      	bne.n	8007ca4 <__gethex+0xa6>
 8007cb2:	b10c      	cbz	r4, 8007cb8 <__gethex+0xba>
 8007cb4:	1ba4      	subs	r4, r4, r6
 8007cb6:	00a4      	lsls	r4, r4, #2
 8007cb8:	7833      	ldrb	r3, [r6, #0]
 8007cba:	2b50      	cmp	r3, #80	; 0x50
 8007cbc:	d001      	beq.n	8007cc2 <__gethex+0xc4>
 8007cbe:	2b70      	cmp	r3, #112	; 0x70
 8007cc0:	d140      	bne.n	8007d44 <__gethex+0x146>
 8007cc2:	7873      	ldrb	r3, [r6, #1]
 8007cc4:	2b2b      	cmp	r3, #43	; 0x2b
 8007cc6:	d031      	beq.n	8007d2c <__gethex+0x12e>
 8007cc8:	2b2d      	cmp	r3, #45	; 0x2d
 8007cca:	d033      	beq.n	8007d34 <__gethex+0x136>
 8007ccc:	1c71      	adds	r1, r6, #1
 8007cce:	f04f 0900 	mov.w	r9, #0
 8007cd2:	7808      	ldrb	r0, [r1, #0]
 8007cd4:	f7ff ff7e 	bl	8007bd4 <__hexdig_fun>
 8007cd8:	1e43      	subs	r3, r0, #1
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	2b18      	cmp	r3, #24
 8007cde:	d831      	bhi.n	8007d44 <__gethex+0x146>
 8007ce0:	f1a0 0210 	sub.w	r2, r0, #16
 8007ce4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007ce8:	f7ff ff74 	bl	8007bd4 <__hexdig_fun>
 8007cec:	1e43      	subs	r3, r0, #1
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	2b18      	cmp	r3, #24
 8007cf2:	d922      	bls.n	8007d3a <__gethex+0x13c>
 8007cf4:	f1b9 0f00 	cmp.w	r9, #0
 8007cf8:	d000      	beq.n	8007cfc <__gethex+0xfe>
 8007cfa:	4252      	negs	r2, r2
 8007cfc:	4414      	add	r4, r2
 8007cfe:	f8ca 1000 	str.w	r1, [sl]
 8007d02:	b30d      	cbz	r5, 8007d48 <__gethex+0x14a>
 8007d04:	f1bb 0f00 	cmp.w	fp, #0
 8007d08:	bf0c      	ite	eq
 8007d0a:	2706      	moveq	r7, #6
 8007d0c:	2700      	movne	r7, #0
 8007d0e:	4638      	mov	r0, r7
 8007d10:	b00b      	add	sp, #44	; 0x2c
 8007d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d16:	f10b 0b01 	add.w	fp, fp, #1
 8007d1a:	e78a      	b.n	8007c32 <__gethex+0x34>
 8007d1c:	2500      	movs	r5, #0
 8007d1e:	462c      	mov	r4, r5
 8007d20:	e7ae      	b.n	8007c80 <__gethex+0x82>
 8007d22:	463e      	mov	r6, r7
 8007d24:	2501      	movs	r5, #1
 8007d26:	e7c7      	b.n	8007cb8 <__gethex+0xba>
 8007d28:	4604      	mov	r4, r0
 8007d2a:	e7fb      	b.n	8007d24 <__gethex+0x126>
 8007d2c:	f04f 0900 	mov.w	r9, #0
 8007d30:	1cb1      	adds	r1, r6, #2
 8007d32:	e7ce      	b.n	8007cd2 <__gethex+0xd4>
 8007d34:	f04f 0901 	mov.w	r9, #1
 8007d38:	e7fa      	b.n	8007d30 <__gethex+0x132>
 8007d3a:	230a      	movs	r3, #10
 8007d3c:	fb03 0202 	mla	r2, r3, r2, r0
 8007d40:	3a10      	subs	r2, #16
 8007d42:	e7cf      	b.n	8007ce4 <__gethex+0xe6>
 8007d44:	4631      	mov	r1, r6
 8007d46:	e7da      	b.n	8007cfe <__gethex+0x100>
 8007d48:	1bf3      	subs	r3, r6, r7
 8007d4a:	3b01      	subs	r3, #1
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	2b07      	cmp	r3, #7
 8007d50:	dc49      	bgt.n	8007de6 <__gethex+0x1e8>
 8007d52:	9802      	ldr	r0, [sp, #8]
 8007d54:	f000 fa63 	bl	800821e <_Balloc>
 8007d58:	9b01      	ldr	r3, [sp, #4]
 8007d5a:	f100 0914 	add.w	r9, r0, #20
 8007d5e:	f04f 0b00 	mov.w	fp, #0
 8007d62:	f1c3 0301 	rsb	r3, r3, #1
 8007d66:	4605      	mov	r5, r0
 8007d68:	f8cd 9010 	str.w	r9, [sp, #16]
 8007d6c:	46da      	mov	sl, fp
 8007d6e:	9308      	str	r3, [sp, #32]
 8007d70:	42b7      	cmp	r7, r6
 8007d72:	d33b      	bcc.n	8007dec <__gethex+0x1ee>
 8007d74:	9804      	ldr	r0, [sp, #16]
 8007d76:	f840 ab04 	str.w	sl, [r0], #4
 8007d7a:	eba0 0009 	sub.w	r0, r0, r9
 8007d7e:	1080      	asrs	r0, r0, #2
 8007d80:	6128      	str	r0, [r5, #16]
 8007d82:	0147      	lsls	r7, r0, #5
 8007d84:	4650      	mov	r0, sl
 8007d86:	f000 fb0e 	bl	80083a6 <__hi0bits>
 8007d8a:	f8d8 6000 	ldr.w	r6, [r8]
 8007d8e:	1a3f      	subs	r7, r7, r0
 8007d90:	42b7      	cmp	r7, r6
 8007d92:	dd64      	ble.n	8007e5e <__gethex+0x260>
 8007d94:	1bbf      	subs	r7, r7, r6
 8007d96:	4639      	mov	r1, r7
 8007d98:	4628      	mov	r0, r5
 8007d9a:	f000 fe1d 	bl	80089d8 <__any_on>
 8007d9e:	4682      	mov	sl, r0
 8007da0:	b178      	cbz	r0, 8007dc2 <__gethex+0x1c4>
 8007da2:	1e7b      	subs	r3, r7, #1
 8007da4:	1159      	asrs	r1, r3, #5
 8007da6:	f003 021f 	and.w	r2, r3, #31
 8007daa:	f04f 0a01 	mov.w	sl, #1
 8007dae:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007db2:	fa0a f202 	lsl.w	r2, sl, r2
 8007db6:	420a      	tst	r2, r1
 8007db8:	d003      	beq.n	8007dc2 <__gethex+0x1c4>
 8007dba:	4553      	cmp	r3, sl
 8007dbc:	dc46      	bgt.n	8007e4c <__gethex+0x24e>
 8007dbe:	f04f 0a02 	mov.w	sl, #2
 8007dc2:	4639      	mov	r1, r7
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	f7ff fecb 	bl	8007b60 <rshift>
 8007dca:	443c      	add	r4, r7
 8007dcc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007dd0:	42a3      	cmp	r3, r4
 8007dd2:	da52      	bge.n	8007e7a <__gethex+0x27c>
 8007dd4:	4629      	mov	r1, r5
 8007dd6:	9802      	ldr	r0, [sp, #8]
 8007dd8:	f000 fa55 	bl	8008286 <_Bfree>
 8007ddc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007dde:	2300      	movs	r3, #0
 8007de0:	6013      	str	r3, [r2, #0]
 8007de2:	27a3      	movs	r7, #163	; 0xa3
 8007de4:	e793      	b.n	8007d0e <__gethex+0x110>
 8007de6:	3101      	adds	r1, #1
 8007de8:	105b      	asrs	r3, r3, #1
 8007dea:	e7b0      	b.n	8007d4e <__gethex+0x150>
 8007dec:	1e73      	subs	r3, r6, #1
 8007dee:	9305      	str	r3, [sp, #20]
 8007df0:	9a07      	ldr	r2, [sp, #28]
 8007df2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d018      	beq.n	8007e2c <__gethex+0x22e>
 8007dfa:	f1bb 0f20 	cmp.w	fp, #32
 8007dfe:	d107      	bne.n	8007e10 <__gethex+0x212>
 8007e00:	9b04      	ldr	r3, [sp, #16]
 8007e02:	f8c3 a000 	str.w	sl, [r3]
 8007e06:	3304      	adds	r3, #4
 8007e08:	f04f 0a00 	mov.w	sl, #0
 8007e0c:	9304      	str	r3, [sp, #16]
 8007e0e:	46d3      	mov	fp, sl
 8007e10:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007e14:	f7ff fede 	bl	8007bd4 <__hexdig_fun>
 8007e18:	f000 000f 	and.w	r0, r0, #15
 8007e1c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007e20:	ea4a 0a00 	orr.w	sl, sl, r0
 8007e24:	f10b 0b04 	add.w	fp, fp, #4
 8007e28:	9b05      	ldr	r3, [sp, #20]
 8007e2a:	e00d      	b.n	8007e48 <__gethex+0x24a>
 8007e2c:	9b05      	ldr	r3, [sp, #20]
 8007e2e:	9a08      	ldr	r2, [sp, #32]
 8007e30:	4413      	add	r3, r2
 8007e32:	42bb      	cmp	r3, r7
 8007e34:	d3e1      	bcc.n	8007dfa <__gethex+0x1fc>
 8007e36:	4618      	mov	r0, r3
 8007e38:	9a01      	ldr	r2, [sp, #4]
 8007e3a:	9903      	ldr	r1, [sp, #12]
 8007e3c:	9309      	str	r3, [sp, #36]	; 0x24
 8007e3e:	f001 f805 	bl	8008e4c <strncmp>
 8007e42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e44:	2800      	cmp	r0, #0
 8007e46:	d1d8      	bne.n	8007dfa <__gethex+0x1fc>
 8007e48:	461e      	mov	r6, r3
 8007e4a:	e791      	b.n	8007d70 <__gethex+0x172>
 8007e4c:	1eb9      	subs	r1, r7, #2
 8007e4e:	4628      	mov	r0, r5
 8007e50:	f000 fdc2 	bl	80089d8 <__any_on>
 8007e54:	2800      	cmp	r0, #0
 8007e56:	d0b2      	beq.n	8007dbe <__gethex+0x1c0>
 8007e58:	f04f 0a03 	mov.w	sl, #3
 8007e5c:	e7b1      	b.n	8007dc2 <__gethex+0x1c4>
 8007e5e:	da09      	bge.n	8007e74 <__gethex+0x276>
 8007e60:	1bf7      	subs	r7, r6, r7
 8007e62:	4629      	mov	r1, r5
 8007e64:	463a      	mov	r2, r7
 8007e66:	9802      	ldr	r0, [sp, #8]
 8007e68:	f000 fbd8 	bl	800861c <__lshift>
 8007e6c:	1be4      	subs	r4, r4, r7
 8007e6e:	4605      	mov	r5, r0
 8007e70:	f100 0914 	add.w	r9, r0, #20
 8007e74:	f04f 0a00 	mov.w	sl, #0
 8007e78:	e7a8      	b.n	8007dcc <__gethex+0x1ce>
 8007e7a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007e7e:	42a0      	cmp	r0, r4
 8007e80:	dd6a      	ble.n	8007f58 <__gethex+0x35a>
 8007e82:	1b04      	subs	r4, r0, r4
 8007e84:	42a6      	cmp	r6, r4
 8007e86:	dc2e      	bgt.n	8007ee6 <__gethex+0x2e8>
 8007e88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d022      	beq.n	8007ed6 <__gethex+0x2d8>
 8007e90:	2b03      	cmp	r3, #3
 8007e92:	d024      	beq.n	8007ede <__gethex+0x2e0>
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d115      	bne.n	8007ec4 <__gethex+0x2c6>
 8007e98:	42a6      	cmp	r6, r4
 8007e9a:	d113      	bne.n	8007ec4 <__gethex+0x2c6>
 8007e9c:	2e01      	cmp	r6, #1
 8007e9e:	dc0b      	bgt.n	8007eb8 <__gethex+0x2ba>
 8007ea0:	9a06      	ldr	r2, [sp, #24]
 8007ea2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007ea6:	6013      	str	r3, [r2, #0]
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	612b      	str	r3, [r5, #16]
 8007eac:	f8c9 3000 	str.w	r3, [r9]
 8007eb0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007eb2:	2762      	movs	r7, #98	; 0x62
 8007eb4:	601d      	str	r5, [r3, #0]
 8007eb6:	e72a      	b.n	8007d0e <__gethex+0x110>
 8007eb8:	1e71      	subs	r1, r6, #1
 8007eba:	4628      	mov	r0, r5
 8007ebc:	f000 fd8c 	bl	80089d8 <__any_on>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	d1ed      	bne.n	8007ea0 <__gethex+0x2a2>
 8007ec4:	4629      	mov	r1, r5
 8007ec6:	9802      	ldr	r0, [sp, #8]
 8007ec8:	f000 f9dd 	bl	8008286 <_Bfree>
 8007ecc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007ece:	2300      	movs	r3, #0
 8007ed0:	6013      	str	r3, [r2, #0]
 8007ed2:	2750      	movs	r7, #80	; 0x50
 8007ed4:	e71b      	b.n	8007d0e <__gethex+0x110>
 8007ed6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d0e1      	beq.n	8007ea0 <__gethex+0x2a2>
 8007edc:	e7f2      	b.n	8007ec4 <__gethex+0x2c6>
 8007ede:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d1dd      	bne.n	8007ea0 <__gethex+0x2a2>
 8007ee4:	e7ee      	b.n	8007ec4 <__gethex+0x2c6>
 8007ee6:	1e67      	subs	r7, r4, #1
 8007ee8:	f1ba 0f00 	cmp.w	sl, #0
 8007eec:	d131      	bne.n	8007f52 <__gethex+0x354>
 8007eee:	b127      	cbz	r7, 8007efa <__gethex+0x2fc>
 8007ef0:	4639      	mov	r1, r7
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	f000 fd70 	bl	80089d8 <__any_on>
 8007ef8:	4682      	mov	sl, r0
 8007efa:	117a      	asrs	r2, r7, #5
 8007efc:	2301      	movs	r3, #1
 8007efe:	f007 071f 	and.w	r7, r7, #31
 8007f02:	fa03 f707 	lsl.w	r7, r3, r7
 8007f06:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8007f0a:	4621      	mov	r1, r4
 8007f0c:	421f      	tst	r7, r3
 8007f0e:	4628      	mov	r0, r5
 8007f10:	bf18      	it	ne
 8007f12:	f04a 0a02 	orrne.w	sl, sl, #2
 8007f16:	1b36      	subs	r6, r6, r4
 8007f18:	f7ff fe22 	bl	8007b60 <rshift>
 8007f1c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8007f20:	2702      	movs	r7, #2
 8007f22:	f1ba 0f00 	cmp.w	sl, #0
 8007f26:	d048      	beq.n	8007fba <__gethex+0x3bc>
 8007f28:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007f2c:	2b02      	cmp	r3, #2
 8007f2e:	d015      	beq.n	8007f5c <__gethex+0x35e>
 8007f30:	2b03      	cmp	r3, #3
 8007f32:	d017      	beq.n	8007f64 <__gethex+0x366>
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d109      	bne.n	8007f4c <__gethex+0x34e>
 8007f38:	f01a 0f02 	tst.w	sl, #2
 8007f3c:	d006      	beq.n	8007f4c <__gethex+0x34e>
 8007f3e:	f8d9 3000 	ldr.w	r3, [r9]
 8007f42:	ea4a 0a03 	orr.w	sl, sl, r3
 8007f46:	f01a 0f01 	tst.w	sl, #1
 8007f4a:	d10e      	bne.n	8007f6a <__gethex+0x36c>
 8007f4c:	f047 0710 	orr.w	r7, r7, #16
 8007f50:	e033      	b.n	8007fba <__gethex+0x3bc>
 8007f52:	f04f 0a01 	mov.w	sl, #1
 8007f56:	e7d0      	b.n	8007efa <__gethex+0x2fc>
 8007f58:	2701      	movs	r7, #1
 8007f5a:	e7e2      	b.n	8007f22 <__gethex+0x324>
 8007f5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f5e:	f1c3 0301 	rsb	r3, r3, #1
 8007f62:	9315      	str	r3, [sp, #84]	; 0x54
 8007f64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d0f0      	beq.n	8007f4c <__gethex+0x34e>
 8007f6a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8007f6e:	f105 0314 	add.w	r3, r5, #20
 8007f72:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8007f76:	eb03 010a 	add.w	r1, r3, sl
 8007f7a:	f04f 0c00 	mov.w	ip, #0
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f84:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007f88:	d01c      	beq.n	8007fc4 <__gethex+0x3c6>
 8007f8a:	3201      	adds	r2, #1
 8007f8c:	6002      	str	r2, [r0, #0]
 8007f8e:	2f02      	cmp	r7, #2
 8007f90:	f105 0314 	add.w	r3, r5, #20
 8007f94:	d138      	bne.n	8008008 <__gethex+0x40a>
 8007f96:	f8d8 2000 	ldr.w	r2, [r8]
 8007f9a:	3a01      	subs	r2, #1
 8007f9c:	42b2      	cmp	r2, r6
 8007f9e:	d10a      	bne.n	8007fb6 <__gethex+0x3b8>
 8007fa0:	1171      	asrs	r1, r6, #5
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	f006 061f 	and.w	r6, r6, #31
 8007fa8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007fac:	fa02 f606 	lsl.w	r6, r2, r6
 8007fb0:	421e      	tst	r6, r3
 8007fb2:	bf18      	it	ne
 8007fb4:	4617      	movne	r7, r2
 8007fb6:	f047 0720 	orr.w	r7, r7, #32
 8007fba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007fbc:	601d      	str	r5, [r3, #0]
 8007fbe:	9b06      	ldr	r3, [sp, #24]
 8007fc0:	601c      	str	r4, [r3, #0]
 8007fc2:	e6a4      	b.n	8007d0e <__gethex+0x110>
 8007fc4:	4299      	cmp	r1, r3
 8007fc6:	f843 cc04 	str.w	ip, [r3, #-4]
 8007fca:	d8d8      	bhi.n	8007f7e <__gethex+0x380>
 8007fcc:	68ab      	ldr	r3, [r5, #8]
 8007fce:	4599      	cmp	r9, r3
 8007fd0:	db12      	blt.n	8007ff8 <__gethex+0x3fa>
 8007fd2:	6869      	ldr	r1, [r5, #4]
 8007fd4:	9802      	ldr	r0, [sp, #8]
 8007fd6:	3101      	adds	r1, #1
 8007fd8:	f000 f921 	bl	800821e <_Balloc>
 8007fdc:	692a      	ldr	r2, [r5, #16]
 8007fde:	3202      	adds	r2, #2
 8007fe0:	f105 010c 	add.w	r1, r5, #12
 8007fe4:	4683      	mov	fp, r0
 8007fe6:	0092      	lsls	r2, r2, #2
 8007fe8:	300c      	adds	r0, #12
 8007fea:	f000 f90d 	bl	8008208 <memcpy>
 8007fee:	4629      	mov	r1, r5
 8007ff0:	9802      	ldr	r0, [sp, #8]
 8007ff2:	f000 f948 	bl	8008286 <_Bfree>
 8007ff6:	465d      	mov	r5, fp
 8007ff8:	692b      	ldr	r3, [r5, #16]
 8007ffa:	1c5a      	adds	r2, r3, #1
 8007ffc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008000:	612a      	str	r2, [r5, #16]
 8008002:	2201      	movs	r2, #1
 8008004:	615a      	str	r2, [r3, #20]
 8008006:	e7c2      	b.n	8007f8e <__gethex+0x390>
 8008008:	692a      	ldr	r2, [r5, #16]
 800800a:	454a      	cmp	r2, r9
 800800c:	dd0b      	ble.n	8008026 <__gethex+0x428>
 800800e:	2101      	movs	r1, #1
 8008010:	4628      	mov	r0, r5
 8008012:	f7ff fda5 	bl	8007b60 <rshift>
 8008016:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800801a:	3401      	adds	r4, #1
 800801c:	42a3      	cmp	r3, r4
 800801e:	f6ff aed9 	blt.w	8007dd4 <__gethex+0x1d6>
 8008022:	2701      	movs	r7, #1
 8008024:	e7c7      	b.n	8007fb6 <__gethex+0x3b8>
 8008026:	f016 061f 	ands.w	r6, r6, #31
 800802a:	d0fa      	beq.n	8008022 <__gethex+0x424>
 800802c:	449a      	add	sl, r3
 800802e:	f1c6 0620 	rsb	r6, r6, #32
 8008032:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008036:	f000 f9b6 	bl	80083a6 <__hi0bits>
 800803a:	42b0      	cmp	r0, r6
 800803c:	dbe7      	blt.n	800800e <__gethex+0x410>
 800803e:	e7f0      	b.n	8008022 <__gethex+0x424>

08008040 <L_shift>:
 8008040:	f1c2 0208 	rsb	r2, r2, #8
 8008044:	0092      	lsls	r2, r2, #2
 8008046:	b570      	push	{r4, r5, r6, lr}
 8008048:	f1c2 0620 	rsb	r6, r2, #32
 800804c:	6843      	ldr	r3, [r0, #4]
 800804e:	6804      	ldr	r4, [r0, #0]
 8008050:	fa03 f506 	lsl.w	r5, r3, r6
 8008054:	432c      	orrs	r4, r5
 8008056:	40d3      	lsrs	r3, r2
 8008058:	6004      	str	r4, [r0, #0]
 800805a:	f840 3f04 	str.w	r3, [r0, #4]!
 800805e:	4288      	cmp	r0, r1
 8008060:	d3f4      	bcc.n	800804c <L_shift+0xc>
 8008062:	bd70      	pop	{r4, r5, r6, pc}

08008064 <__match>:
 8008064:	b530      	push	{r4, r5, lr}
 8008066:	6803      	ldr	r3, [r0, #0]
 8008068:	3301      	adds	r3, #1
 800806a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800806e:	b914      	cbnz	r4, 8008076 <__match+0x12>
 8008070:	6003      	str	r3, [r0, #0]
 8008072:	2001      	movs	r0, #1
 8008074:	bd30      	pop	{r4, r5, pc}
 8008076:	f813 2b01 	ldrb.w	r2, [r3], #1
 800807a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800807e:	2d19      	cmp	r5, #25
 8008080:	bf98      	it	ls
 8008082:	3220      	addls	r2, #32
 8008084:	42a2      	cmp	r2, r4
 8008086:	d0f0      	beq.n	800806a <__match+0x6>
 8008088:	2000      	movs	r0, #0
 800808a:	e7f3      	b.n	8008074 <__match+0x10>

0800808c <__hexnan>:
 800808c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008090:	680b      	ldr	r3, [r1, #0]
 8008092:	6801      	ldr	r1, [r0, #0]
 8008094:	115f      	asrs	r7, r3, #5
 8008096:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800809a:	f013 031f 	ands.w	r3, r3, #31
 800809e:	b087      	sub	sp, #28
 80080a0:	bf18      	it	ne
 80080a2:	3704      	addne	r7, #4
 80080a4:	2500      	movs	r5, #0
 80080a6:	1f3e      	subs	r6, r7, #4
 80080a8:	4682      	mov	sl, r0
 80080aa:	4690      	mov	r8, r2
 80080ac:	9301      	str	r3, [sp, #4]
 80080ae:	f847 5c04 	str.w	r5, [r7, #-4]
 80080b2:	46b1      	mov	r9, r6
 80080b4:	4634      	mov	r4, r6
 80080b6:	9502      	str	r5, [sp, #8]
 80080b8:	46ab      	mov	fp, r5
 80080ba:	784a      	ldrb	r2, [r1, #1]
 80080bc:	1c4b      	adds	r3, r1, #1
 80080be:	9303      	str	r3, [sp, #12]
 80080c0:	b342      	cbz	r2, 8008114 <__hexnan+0x88>
 80080c2:	4610      	mov	r0, r2
 80080c4:	9105      	str	r1, [sp, #20]
 80080c6:	9204      	str	r2, [sp, #16]
 80080c8:	f7ff fd84 	bl	8007bd4 <__hexdig_fun>
 80080cc:	2800      	cmp	r0, #0
 80080ce:	d143      	bne.n	8008158 <__hexnan+0xcc>
 80080d0:	9a04      	ldr	r2, [sp, #16]
 80080d2:	9905      	ldr	r1, [sp, #20]
 80080d4:	2a20      	cmp	r2, #32
 80080d6:	d818      	bhi.n	800810a <__hexnan+0x7e>
 80080d8:	9b02      	ldr	r3, [sp, #8]
 80080da:	459b      	cmp	fp, r3
 80080dc:	dd13      	ble.n	8008106 <__hexnan+0x7a>
 80080de:	454c      	cmp	r4, r9
 80080e0:	d206      	bcs.n	80080f0 <__hexnan+0x64>
 80080e2:	2d07      	cmp	r5, #7
 80080e4:	dc04      	bgt.n	80080f0 <__hexnan+0x64>
 80080e6:	462a      	mov	r2, r5
 80080e8:	4649      	mov	r1, r9
 80080ea:	4620      	mov	r0, r4
 80080ec:	f7ff ffa8 	bl	8008040 <L_shift>
 80080f0:	4544      	cmp	r4, r8
 80080f2:	d944      	bls.n	800817e <__hexnan+0xf2>
 80080f4:	2300      	movs	r3, #0
 80080f6:	f1a4 0904 	sub.w	r9, r4, #4
 80080fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80080fe:	f8cd b008 	str.w	fp, [sp, #8]
 8008102:	464c      	mov	r4, r9
 8008104:	461d      	mov	r5, r3
 8008106:	9903      	ldr	r1, [sp, #12]
 8008108:	e7d7      	b.n	80080ba <__hexnan+0x2e>
 800810a:	2a29      	cmp	r2, #41	; 0x29
 800810c:	d14a      	bne.n	80081a4 <__hexnan+0x118>
 800810e:	3102      	adds	r1, #2
 8008110:	f8ca 1000 	str.w	r1, [sl]
 8008114:	f1bb 0f00 	cmp.w	fp, #0
 8008118:	d044      	beq.n	80081a4 <__hexnan+0x118>
 800811a:	454c      	cmp	r4, r9
 800811c:	d206      	bcs.n	800812c <__hexnan+0xa0>
 800811e:	2d07      	cmp	r5, #7
 8008120:	dc04      	bgt.n	800812c <__hexnan+0xa0>
 8008122:	462a      	mov	r2, r5
 8008124:	4649      	mov	r1, r9
 8008126:	4620      	mov	r0, r4
 8008128:	f7ff ff8a 	bl	8008040 <L_shift>
 800812c:	4544      	cmp	r4, r8
 800812e:	d928      	bls.n	8008182 <__hexnan+0xf6>
 8008130:	4643      	mov	r3, r8
 8008132:	f854 2b04 	ldr.w	r2, [r4], #4
 8008136:	f843 2b04 	str.w	r2, [r3], #4
 800813a:	42a6      	cmp	r6, r4
 800813c:	d2f9      	bcs.n	8008132 <__hexnan+0xa6>
 800813e:	2200      	movs	r2, #0
 8008140:	f843 2b04 	str.w	r2, [r3], #4
 8008144:	429e      	cmp	r6, r3
 8008146:	d2fb      	bcs.n	8008140 <__hexnan+0xb4>
 8008148:	6833      	ldr	r3, [r6, #0]
 800814a:	b91b      	cbnz	r3, 8008154 <__hexnan+0xc8>
 800814c:	4546      	cmp	r6, r8
 800814e:	d127      	bne.n	80081a0 <__hexnan+0x114>
 8008150:	2301      	movs	r3, #1
 8008152:	6033      	str	r3, [r6, #0]
 8008154:	2005      	movs	r0, #5
 8008156:	e026      	b.n	80081a6 <__hexnan+0x11a>
 8008158:	3501      	adds	r5, #1
 800815a:	2d08      	cmp	r5, #8
 800815c:	f10b 0b01 	add.w	fp, fp, #1
 8008160:	dd06      	ble.n	8008170 <__hexnan+0xe4>
 8008162:	4544      	cmp	r4, r8
 8008164:	d9cf      	bls.n	8008106 <__hexnan+0x7a>
 8008166:	2300      	movs	r3, #0
 8008168:	f844 3c04 	str.w	r3, [r4, #-4]
 800816c:	2501      	movs	r5, #1
 800816e:	3c04      	subs	r4, #4
 8008170:	6822      	ldr	r2, [r4, #0]
 8008172:	f000 000f 	and.w	r0, r0, #15
 8008176:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800817a:	6020      	str	r0, [r4, #0]
 800817c:	e7c3      	b.n	8008106 <__hexnan+0x7a>
 800817e:	2508      	movs	r5, #8
 8008180:	e7c1      	b.n	8008106 <__hexnan+0x7a>
 8008182:	9b01      	ldr	r3, [sp, #4]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d0df      	beq.n	8008148 <__hexnan+0xbc>
 8008188:	f04f 32ff 	mov.w	r2, #4294967295
 800818c:	f1c3 0320 	rsb	r3, r3, #32
 8008190:	fa22 f303 	lsr.w	r3, r2, r3
 8008194:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008198:	401a      	ands	r2, r3
 800819a:	f847 2c04 	str.w	r2, [r7, #-4]
 800819e:	e7d3      	b.n	8008148 <__hexnan+0xbc>
 80081a0:	3e04      	subs	r6, #4
 80081a2:	e7d1      	b.n	8008148 <__hexnan+0xbc>
 80081a4:	2004      	movs	r0, #4
 80081a6:	b007      	add	sp, #28
 80081a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080081ac <__locale_ctype_ptr_l>:
 80081ac:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80081b0:	4770      	bx	lr

080081b2 <__localeconv_l>:
 80081b2:	30f0      	adds	r0, #240	; 0xf0
 80081b4:	4770      	bx	lr
	...

080081b8 <_localeconv_r>:
 80081b8:	4b04      	ldr	r3, [pc, #16]	; (80081cc <_localeconv_r+0x14>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	6a18      	ldr	r0, [r3, #32]
 80081be:	4b04      	ldr	r3, [pc, #16]	; (80081d0 <_localeconv_r+0x18>)
 80081c0:	2800      	cmp	r0, #0
 80081c2:	bf08      	it	eq
 80081c4:	4618      	moveq	r0, r3
 80081c6:	30f0      	adds	r0, #240	; 0xf0
 80081c8:	4770      	bx	lr
 80081ca:	bf00      	nop
 80081cc:	2000000c 	.word	0x2000000c
 80081d0:	20000070 	.word	0x20000070

080081d4 <malloc>:
 80081d4:	4b02      	ldr	r3, [pc, #8]	; (80081e0 <malloc+0xc>)
 80081d6:	4601      	mov	r1, r0
 80081d8:	6818      	ldr	r0, [r3, #0]
 80081da:	f000 bc7b 	b.w	8008ad4 <_malloc_r>
 80081de:	bf00      	nop
 80081e0:	2000000c 	.word	0x2000000c

080081e4 <__ascii_mbtowc>:
 80081e4:	b082      	sub	sp, #8
 80081e6:	b901      	cbnz	r1, 80081ea <__ascii_mbtowc+0x6>
 80081e8:	a901      	add	r1, sp, #4
 80081ea:	b142      	cbz	r2, 80081fe <__ascii_mbtowc+0x1a>
 80081ec:	b14b      	cbz	r3, 8008202 <__ascii_mbtowc+0x1e>
 80081ee:	7813      	ldrb	r3, [r2, #0]
 80081f0:	600b      	str	r3, [r1, #0]
 80081f2:	7812      	ldrb	r2, [r2, #0]
 80081f4:	1c10      	adds	r0, r2, #0
 80081f6:	bf18      	it	ne
 80081f8:	2001      	movne	r0, #1
 80081fa:	b002      	add	sp, #8
 80081fc:	4770      	bx	lr
 80081fe:	4610      	mov	r0, r2
 8008200:	e7fb      	b.n	80081fa <__ascii_mbtowc+0x16>
 8008202:	f06f 0001 	mvn.w	r0, #1
 8008206:	e7f8      	b.n	80081fa <__ascii_mbtowc+0x16>

08008208 <memcpy>:
 8008208:	b510      	push	{r4, lr}
 800820a:	1e43      	subs	r3, r0, #1
 800820c:	440a      	add	r2, r1
 800820e:	4291      	cmp	r1, r2
 8008210:	d100      	bne.n	8008214 <memcpy+0xc>
 8008212:	bd10      	pop	{r4, pc}
 8008214:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008218:	f803 4f01 	strb.w	r4, [r3, #1]!
 800821c:	e7f7      	b.n	800820e <memcpy+0x6>

0800821e <_Balloc>:
 800821e:	b570      	push	{r4, r5, r6, lr}
 8008220:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008222:	4604      	mov	r4, r0
 8008224:	460e      	mov	r6, r1
 8008226:	b93d      	cbnz	r5, 8008238 <_Balloc+0x1a>
 8008228:	2010      	movs	r0, #16
 800822a:	f7ff ffd3 	bl	80081d4 <malloc>
 800822e:	6260      	str	r0, [r4, #36]	; 0x24
 8008230:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008234:	6005      	str	r5, [r0, #0]
 8008236:	60c5      	str	r5, [r0, #12]
 8008238:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800823a:	68eb      	ldr	r3, [r5, #12]
 800823c:	b183      	cbz	r3, 8008260 <_Balloc+0x42>
 800823e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008246:	b9b8      	cbnz	r0, 8008278 <_Balloc+0x5a>
 8008248:	2101      	movs	r1, #1
 800824a:	fa01 f506 	lsl.w	r5, r1, r6
 800824e:	1d6a      	adds	r2, r5, #5
 8008250:	0092      	lsls	r2, r2, #2
 8008252:	4620      	mov	r0, r4
 8008254:	f000 fbe1 	bl	8008a1a <_calloc_r>
 8008258:	b160      	cbz	r0, 8008274 <_Balloc+0x56>
 800825a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800825e:	e00e      	b.n	800827e <_Balloc+0x60>
 8008260:	2221      	movs	r2, #33	; 0x21
 8008262:	2104      	movs	r1, #4
 8008264:	4620      	mov	r0, r4
 8008266:	f000 fbd8 	bl	8008a1a <_calloc_r>
 800826a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800826c:	60e8      	str	r0, [r5, #12]
 800826e:	68db      	ldr	r3, [r3, #12]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d1e4      	bne.n	800823e <_Balloc+0x20>
 8008274:	2000      	movs	r0, #0
 8008276:	bd70      	pop	{r4, r5, r6, pc}
 8008278:	6802      	ldr	r2, [r0, #0]
 800827a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800827e:	2300      	movs	r3, #0
 8008280:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008284:	e7f7      	b.n	8008276 <_Balloc+0x58>

08008286 <_Bfree>:
 8008286:	b570      	push	{r4, r5, r6, lr}
 8008288:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800828a:	4606      	mov	r6, r0
 800828c:	460d      	mov	r5, r1
 800828e:	b93c      	cbnz	r4, 80082a0 <_Bfree+0x1a>
 8008290:	2010      	movs	r0, #16
 8008292:	f7ff ff9f 	bl	80081d4 <malloc>
 8008296:	6270      	str	r0, [r6, #36]	; 0x24
 8008298:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800829c:	6004      	str	r4, [r0, #0]
 800829e:	60c4      	str	r4, [r0, #12]
 80082a0:	b13d      	cbz	r5, 80082b2 <_Bfree+0x2c>
 80082a2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80082a4:	686a      	ldr	r2, [r5, #4]
 80082a6:	68db      	ldr	r3, [r3, #12]
 80082a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082ac:	6029      	str	r1, [r5, #0]
 80082ae:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80082b2:	bd70      	pop	{r4, r5, r6, pc}

080082b4 <__multadd>:
 80082b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082b8:	690d      	ldr	r5, [r1, #16]
 80082ba:	461f      	mov	r7, r3
 80082bc:	4606      	mov	r6, r0
 80082be:	460c      	mov	r4, r1
 80082c0:	f101 0c14 	add.w	ip, r1, #20
 80082c4:	2300      	movs	r3, #0
 80082c6:	f8dc 0000 	ldr.w	r0, [ip]
 80082ca:	b281      	uxth	r1, r0
 80082cc:	fb02 7101 	mla	r1, r2, r1, r7
 80082d0:	0c0f      	lsrs	r7, r1, #16
 80082d2:	0c00      	lsrs	r0, r0, #16
 80082d4:	fb02 7000 	mla	r0, r2, r0, r7
 80082d8:	b289      	uxth	r1, r1
 80082da:	3301      	adds	r3, #1
 80082dc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80082e0:	429d      	cmp	r5, r3
 80082e2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80082e6:	f84c 1b04 	str.w	r1, [ip], #4
 80082ea:	dcec      	bgt.n	80082c6 <__multadd+0x12>
 80082ec:	b1d7      	cbz	r7, 8008324 <__multadd+0x70>
 80082ee:	68a3      	ldr	r3, [r4, #8]
 80082f0:	42ab      	cmp	r3, r5
 80082f2:	dc12      	bgt.n	800831a <__multadd+0x66>
 80082f4:	6861      	ldr	r1, [r4, #4]
 80082f6:	4630      	mov	r0, r6
 80082f8:	3101      	adds	r1, #1
 80082fa:	f7ff ff90 	bl	800821e <_Balloc>
 80082fe:	6922      	ldr	r2, [r4, #16]
 8008300:	3202      	adds	r2, #2
 8008302:	f104 010c 	add.w	r1, r4, #12
 8008306:	4680      	mov	r8, r0
 8008308:	0092      	lsls	r2, r2, #2
 800830a:	300c      	adds	r0, #12
 800830c:	f7ff ff7c 	bl	8008208 <memcpy>
 8008310:	4621      	mov	r1, r4
 8008312:	4630      	mov	r0, r6
 8008314:	f7ff ffb7 	bl	8008286 <_Bfree>
 8008318:	4644      	mov	r4, r8
 800831a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800831e:	3501      	adds	r5, #1
 8008320:	615f      	str	r7, [r3, #20]
 8008322:	6125      	str	r5, [r4, #16]
 8008324:	4620      	mov	r0, r4
 8008326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800832a <__s2b>:
 800832a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800832e:	460c      	mov	r4, r1
 8008330:	4615      	mov	r5, r2
 8008332:	461f      	mov	r7, r3
 8008334:	2209      	movs	r2, #9
 8008336:	3308      	adds	r3, #8
 8008338:	4606      	mov	r6, r0
 800833a:	fb93 f3f2 	sdiv	r3, r3, r2
 800833e:	2100      	movs	r1, #0
 8008340:	2201      	movs	r2, #1
 8008342:	429a      	cmp	r2, r3
 8008344:	db20      	blt.n	8008388 <__s2b+0x5e>
 8008346:	4630      	mov	r0, r6
 8008348:	f7ff ff69 	bl	800821e <_Balloc>
 800834c:	9b08      	ldr	r3, [sp, #32]
 800834e:	6143      	str	r3, [r0, #20]
 8008350:	2d09      	cmp	r5, #9
 8008352:	f04f 0301 	mov.w	r3, #1
 8008356:	6103      	str	r3, [r0, #16]
 8008358:	dd19      	ble.n	800838e <__s2b+0x64>
 800835a:	f104 0809 	add.w	r8, r4, #9
 800835e:	46c1      	mov	r9, r8
 8008360:	442c      	add	r4, r5
 8008362:	f819 3b01 	ldrb.w	r3, [r9], #1
 8008366:	4601      	mov	r1, r0
 8008368:	3b30      	subs	r3, #48	; 0x30
 800836a:	220a      	movs	r2, #10
 800836c:	4630      	mov	r0, r6
 800836e:	f7ff ffa1 	bl	80082b4 <__multadd>
 8008372:	45a1      	cmp	r9, r4
 8008374:	d1f5      	bne.n	8008362 <__s2b+0x38>
 8008376:	eb08 0405 	add.w	r4, r8, r5
 800837a:	3c08      	subs	r4, #8
 800837c:	1b2d      	subs	r5, r5, r4
 800837e:	1963      	adds	r3, r4, r5
 8008380:	42bb      	cmp	r3, r7
 8008382:	db07      	blt.n	8008394 <__s2b+0x6a>
 8008384:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008388:	0052      	lsls	r2, r2, #1
 800838a:	3101      	adds	r1, #1
 800838c:	e7d9      	b.n	8008342 <__s2b+0x18>
 800838e:	340a      	adds	r4, #10
 8008390:	2509      	movs	r5, #9
 8008392:	e7f3      	b.n	800837c <__s2b+0x52>
 8008394:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008398:	4601      	mov	r1, r0
 800839a:	3b30      	subs	r3, #48	; 0x30
 800839c:	220a      	movs	r2, #10
 800839e:	4630      	mov	r0, r6
 80083a0:	f7ff ff88 	bl	80082b4 <__multadd>
 80083a4:	e7eb      	b.n	800837e <__s2b+0x54>

080083a6 <__hi0bits>:
 80083a6:	0c02      	lsrs	r2, r0, #16
 80083a8:	0412      	lsls	r2, r2, #16
 80083aa:	4603      	mov	r3, r0
 80083ac:	b9b2      	cbnz	r2, 80083dc <__hi0bits+0x36>
 80083ae:	0403      	lsls	r3, r0, #16
 80083b0:	2010      	movs	r0, #16
 80083b2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80083b6:	bf04      	itt	eq
 80083b8:	021b      	lsleq	r3, r3, #8
 80083ba:	3008      	addeq	r0, #8
 80083bc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80083c0:	bf04      	itt	eq
 80083c2:	011b      	lsleq	r3, r3, #4
 80083c4:	3004      	addeq	r0, #4
 80083c6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80083ca:	bf04      	itt	eq
 80083cc:	009b      	lsleq	r3, r3, #2
 80083ce:	3002      	addeq	r0, #2
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	db06      	blt.n	80083e2 <__hi0bits+0x3c>
 80083d4:	005b      	lsls	r3, r3, #1
 80083d6:	d503      	bpl.n	80083e0 <__hi0bits+0x3a>
 80083d8:	3001      	adds	r0, #1
 80083da:	4770      	bx	lr
 80083dc:	2000      	movs	r0, #0
 80083de:	e7e8      	b.n	80083b2 <__hi0bits+0xc>
 80083e0:	2020      	movs	r0, #32
 80083e2:	4770      	bx	lr

080083e4 <__lo0bits>:
 80083e4:	6803      	ldr	r3, [r0, #0]
 80083e6:	f013 0207 	ands.w	r2, r3, #7
 80083ea:	4601      	mov	r1, r0
 80083ec:	d00b      	beq.n	8008406 <__lo0bits+0x22>
 80083ee:	07da      	lsls	r2, r3, #31
 80083f0:	d423      	bmi.n	800843a <__lo0bits+0x56>
 80083f2:	0798      	lsls	r0, r3, #30
 80083f4:	bf49      	itett	mi
 80083f6:	085b      	lsrmi	r3, r3, #1
 80083f8:	089b      	lsrpl	r3, r3, #2
 80083fa:	2001      	movmi	r0, #1
 80083fc:	600b      	strmi	r3, [r1, #0]
 80083fe:	bf5c      	itt	pl
 8008400:	600b      	strpl	r3, [r1, #0]
 8008402:	2002      	movpl	r0, #2
 8008404:	4770      	bx	lr
 8008406:	b298      	uxth	r0, r3
 8008408:	b9a8      	cbnz	r0, 8008436 <__lo0bits+0x52>
 800840a:	0c1b      	lsrs	r3, r3, #16
 800840c:	2010      	movs	r0, #16
 800840e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008412:	bf04      	itt	eq
 8008414:	0a1b      	lsreq	r3, r3, #8
 8008416:	3008      	addeq	r0, #8
 8008418:	071a      	lsls	r2, r3, #28
 800841a:	bf04      	itt	eq
 800841c:	091b      	lsreq	r3, r3, #4
 800841e:	3004      	addeq	r0, #4
 8008420:	079a      	lsls	r2, r3, #30
 8008422:	bf04      	itt	eq
 8008424:	089b      	lsreq	r3, r3, #2
 8008426:	3002      	addeq	r0, #2
 8008428:	07da      	lsls	r2, r3, #31
 800842a:	d402      	bmi.n	8008432 <__lo0bits+0x4e>
 800842c:	085b      	lsrs	r3, r3, #1
 800842e:	d006      	beq.n	800843e <__lo0bits+0x5a>
 8008430:	3001      	adds	r0, #1
 8008432:	600b      	str	r3, [r1, #0]
 8008434:	4770      	bx	lr
 8008436:	4610      	mov	r0, r2
 8008438:	e7e9      	b.n	800840e <__lo0bits+0x2a>
 800843a:	2000      	movs	r0, #0
 800843c:	4770      	bx	lr
 800843e:	2020      	movs	r0, #32
 8008440:	4770      	bx	lr

08008442 <__i2b>:
 8008442:	b510      	push	{r4, lr}
 8008444:	460c      	mov	r4, r1
 8008446:	2101      	movs	r1, #1
 8008448:	f7ff fee9 	bl	800821e <_Balloc>
 800844c:	2201      	movs	r2, #1
 800844e:	6144      	str	r4, [r0, #20]
 8008450:	6102      	str	r2, [r0, #16]
 8008452:	bd10      	pop	{r4, pc}

08008454 <__multiply>:
 8008454:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008458:	4614      	mov	r4, r2
 800845a:	690a      	ldr	r2, [r1, #16]
 800845c:	6923      	ldr	r3, [r4, #16]
 800845e:	429a      	cmp	r2, r3
 8008460:	bfb8      	it	lt
 8008462:	460b      	movlt	r3, r1
 8008464:	4688      	mov	r8, r1
 8008466:	bfbc      	itt	lt
 8008468:	46a0      	movlt	r8, r4
 800846a:	461c      	movlt	r4, r3
 800846c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008470:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008474:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008478:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800847c:	eb07 0609 	add.w	r6, r7, r9
 8008480:	42b3      	cmp	r3, r6
 8008482:	bfb8      	it	lt
 8008484:	3101      	addlt	r1, #1
 8008486:	f7ff feca 	bl	800821e <_Balloc>
 800848a:	f100 0514 	add.w	r5, r0, #20
 800848e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008492:	462b      	mov	r3, r5
 8008494:	2200      	movs	r2, #0
 8008496:	4573      	cmp	r3, lr
 8008498:	d316      	bcc.n	80084c8 <__multiply+0x74>
 800849a:	f104 0214 	add.w	r2, r4, #20
 800849e:	f108 0114 	add.w	r1, r8, #20
 80084a2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80084a6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80084aa:	9300      	str	r3, [sp, #0]
 80084ac:	9b00      	ldr	r3, [sp, #0]
 80084ae:	9201      	str	r2, [sp, #4]
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d80c      	bhi.n	80084ce <__multiply+0x7a>
 80084b4:	2e00      	cmp	r6, #0
 80084b6:	dd03      	ble.n	80084c0 <__multiply+0x6c>
 80084b8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d05d      	beq.n	800857c <__multiply+0x128>
 80084c0:	6106      	str	r6, [r0, #16]
 80084c2:	b003      	add	sp, #12
 80084c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084c8:	f843 2b04 	str.w	r2, [r3], #4
 80084cc:	e7e3      	b.n	8008496 <__multiply+0x42>
 80084ce:	f8b2 b000 	ldrh.w	fp, [r2]
 80084d2:	f1bb 0f00 	cmp.w	fp, #0
 80084d6:	d023      	beq.n	8008520 <__multiply+0xcc>
 80084d8:	4689      	mov	r9, r1
 80084da:	46ac      	mov	ip, r5
 80084dc:	f04f 0800 	mov.w	r8, #0
 80084e0:	f859 4b04 	ldr.w	r4, [r9], #4
 80084e4:	f8dc a000 	ldr.w	sl, [ip]
 80084e8:	b2a3      	uxth	r3, r4
 80084ea:	fa1f fa8a 	uxth.w	sl, sl
 80084ee:	fb0b a303 	mla	r3, fp, r3, sl
 80084f2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80084f6:	f8dc 4000 	ldr.w	r4, [ip]
 80084fa:	4443      	add	r3, r8
 80084fc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008500:	fb0b 840a 	mla	r4, fp, sl, r8
 8008504:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008508:	46e2      	mov	sl, ip
 800850a:	b29b      	uxth	r3, r3
 800850c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008510:	454f      	cmp	r7, r9
 8008512:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008516:	f84a 3b04 	str.w	r3, [sl], #4
 800851a:	d82b      	bhi.n	8008574 <__multiply+0x120>
 800851c:	f8cc 8004 	str.w	r8, [ip, #4]
 8008520:	9b01      	ldr	r3, [sp, #4]
 8008522:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008526:	3204      	adds	r2, #4
 8008528:	f1ba 0f00 	cmp.w	sl, #0
 800852c:	d020      	beq.n	8008570 <__multiply+0x11c>
 800852e:	682b      	ldr	r3, [r5, #0]
 8008530:	4689      	mov	r9, r1
 8008532:	46a8      	mov	r8, r5
 8008534:	f04f 0b00 	mov.w	fp, #0
 8008538:	f8b9 c000 	ldrh.w	ip, [r9]
 800853c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008540:	fb0a 440c 	mla	r4, sl, ip, r4
 8008544:	445c      	add	r4, fp
 8008546:	46c4      	mov	ip, r8
 8008548:	b29b      	uxth	r3, r3
 800854a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800854e:	f84c 3b04 	str.w	r3, [ip], #4
 8008552:	f859 3b04 	ldr.w	r3, [r9], #4
 8008556:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800855a:	0c1b      	lsrs	r3, r3, #16
 800855c:	fb0a b303 	mla	r3, sl, r3, fp
 8008560:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008564:	454f      	cmp	r7, r9
 8008566:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800856a:	d805      	bhi.n	8008578 <__multiply+0x124>
 800856c:	f8c8 3004 	str.w	r3, [r8, #4]
 8008570:	3504      	adds	r5, #4
 8008572:	e79b      	b.n	80084ac <__multiply+0x58>
 8008574:	46d4      	mov	ip, sl
 8008576:	e7b3      	b.n	80084e0 <__multiply+0x8c>
 8008578:	46e0      	mov	r8, ip
 800857a:	e7dd      	b.n	8008538 <__multiply+0xe4>
 800857c:	3e01      	subs	r6, #1
 800857e:	e799      	b.n	80084b4 <__multiply+0x60>

08008580 <__pow5mult>:
 8008580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008584:	4615      	mov	r5, r2
 8008586:	f012 0203 	ands.w	r2, r2, #3
 800858a:	4606      	mov	r6, r0
 800858c:	460f      	mov	r7, r1
 800858e:	d007      	beq.n	80085a0 <__pow5mult+0x20>
 8008590:	3a01      	subs	r2, #1
 8008592:	4c21      	ldr	r4, [pc, #132]	; (8008618 <__pow5mult+0x98>)
 8008594:	2300      	movs	r3, #0
 8008596:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800859a:	f7ff fe8b 	bl	80082b4 <__multadd>
 800859e:	4607      	mov	r7, r0
 80085a0:	10ad      	asrs	r5, r5, #2
 80085a2:	d035      	beq.n	8008610 <__pow5mult+0x90>
 80085a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80085a6:	b93c      	cbnz	r4, 80085b8 <__pow5mult+0x38>
 80085a8:	2010      	movs	r0, #16
 80085aa:	f7ff fe13 	bl	80081d4 <malloc>
 80085ae:	6270      	str	r0, [r6, #36]	; 0x24
 80085b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085b4:	6004      	str	r4, [r0, #0]
 80085b6:	60c4      	str	r4, [r0, #12]
 80085b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80085bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085c0:	b94c      	cbnz	r4, 80085d6 <__pow5mult+0x56>
 80085c2:	f240 2171 	movw	r1, #625	; 0x271
 80085c6:	4630      	mov	r0, r6
 80085c8:	f7ff ff3b 	bl	8008442 <__i2b>
 80085cc:	2300      	movs	r3, #0
 80085ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80085d2:	4604      	mov	r4, r0
 80085d4:	6003      	str	r3, [r0, #0]
 80085d6:	f04f 0800 	mov.w	r8, #0
 80085da:	07eb      	lsls	r3, r5, #31
 80085dc:	d50a      	bpl.n	80085f4 <__pow5mult+0x74>
 80085de:	4639      	mov	r1, r7
 80085e0:	4622      	mov	r2, r4
 80085e2:	4630      	mov	r0, r6
 80085e4:	f7ff ff36 	bl	8008454 <__multiply>
 80085e8:	4639      	mov	r1, r7
 80085ea:	4681      	mov	r9, r0
 80085ec:	4630      	mov	r0, r6
 80085ee:	f7ff fe4a 	bl	8008286 <_Bfree>
 80085f2:	464f      	mov	r7, r9
 80085f4:	106d      	asrs	r5, r5, #1
 80085f6:	d00b      	beq.n	8008610 <__pow5mult+0x90>
 80085f8:	6820      	ldr	r0, [r4, #0]
 80085fa:	b938      	cbnz	r0, 800860c <__pow5mult+0x8c>
 80085fc:	4622      	mov	r2, r4
 80085fe:	4621      	mov	r1, r4
 8008600:	4630      	mov	r0, r6
 8008602:	f7ff ff27 	bl	8008454 <__multiply>
 8008606:	6020      	str	r0, [r4, #0]
 8008608:	f8c0 8000 	str.w	r8, [r0]
 800860c:	4604      	mov	r4, r0
 800860e:	e7e4      	b.n	80085da <__pow5mult+0x5a>
 8008610:	4638      	mov	r0, r7
 8008612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008616:	bf00      	nop
 8008618:	08009148 	.word	0x08009148

0800861c <__lshift>:
 800861c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008620:	460c      	mov	r4, r1
 8008622:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008626:	6923      	ldr	r3, [r4, #16]
 8008628:	6849      	ldr	r1, [r1, #4]
 800862a:	eb0a 0903 	add.w	r9, sl, r3
 800862e:	68a3      	ldr	r3, [r4, #8]
 8008630:	4607      	mov	r7, r0
 8008632:	4616      	mov	r6, r2
 8008634:	f109 0501 	add.w	r5, r9, #1
 8008638:	42ab      	cmp	r3, r5
 800863a:	db32      	blt.n	80086a2 <__lshift+0x86>
 800863c:	4638      	mov	r0, r7
 800863e:	f7ff fdee 	bl	800821e <_Balloc>
 8008642:	2300      	movs	r3, #0
 8008644:	4680      	mov	r8, r0
 8008646:	f100 0114 	add.w	r1, r0, #20
 800864a:	461a      	mov	r2, r3
 800864c:	4553      	cmp	r3, sl
 800864e:	db2b      	blt.n	80086a8 <__lshift+0x8c>
 8008650:	6920      	ldr	r0, [r4, #16]
 8008652:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008656:	f104 0314 	add.w	r3, r4, #20
 800865a:	f016 021f 	ands.w	r2, r6, #31
 800865e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008662:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008666:	d025      	beq.n	80086b4 <__lshift+0x98>
 8008668:	f1c2 0e20 	rsb	lr, r2, #32
 800866c:	2000      	movs	r0, #0
 800866e:	681e      	ldr	r6, [r3, #0]
 8008670:	468a      	mov	sl, r1
 8008672:	4096      	lsls	r6, r2
 8008674:	4330      	orrs	r0, r6
 8008676:	f84a 0b04 	str.w	r0, [sl], #4
 800867a:	f853 0b04 	ldr.w	r0, [r3], #4
 800867e:	459c      	cmp	ip, r3
 8008680:	fa20 f00e 	lsr.w	r0, r0, lr
 8008684:	d814      	bhi.n	80086b0 <__lshift+0x94>
 8008686:	6048      	str	r0, [r1, #4]
 8008688:	b108      	cbz	r0, 800868e <__lshift+0x72>
 800868a:	f109 0502 	add.w	r5, r9, #2
 800868e:	3d01      	subs	r5, #1
 8008690:	4638      	mov	r0, r7
 8008692:	f8c8 5010 	str.w	r5, [r8, #16]
 8008696:	4621      	mov	r1, r4
 8008698:	f7ff fdf5 	bl	8008286 <_Bfree>
 800869c:	4640      	mov	r0, r8
 800869e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086a2:	3101      	adds	r1, #1
 80086a4:	005b      	lsls	r3, r3, #1
 80086a6:	e7c7      	b.n	8008638 <__lshift+0x1c>
 80086a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80086ac:	3301      	adds	r3, #1
 80086ae:	e7cd      	b.n	800864c <__lshift+0x30>
 80086b0:	4651      	mov	r1, sl
 80086b2:	e7dc      	b.n	800866e <__lshift+0x52>
 80086b4:	3904      	subs	r1, #4
 80086b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80086ba:	f841 2f04 	str.w	r2, [r1, #4]!
 80086be:	459c      	cmp	ip, r3
 80086c0:	d8f9      	bhi.n	80086b6 <__lshift+0x9a>
 80086c2:	e7e4      	b.n	800868e <__lshift+0x72>

080086c4 <__mcmp>:
 80086c4:	6903      	ldr	r3, [r0, #16]
 80086c6:	690a      	ldr	r2, [r1, #16]
 80086c8:	1a9b      	subs	r3, r3, r2
 80086ca:	b530      	push	{r4, r5, lr}
 80086cc:	d10c      	bne.n	80086e8 <__mcmp+0x24>
 80086ce:	0092      	lsls	r2, r2, #2
 80086d0:	3014      	adds	r0, #20
 80086d2:	3114      	adds	r1, #20
 80086d4:	1884      	adds	r4, r0, r2
 80086d6:	4411      	add	r1, r2
 80086d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80086dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80086e0:	4295      	cmp	r5, r2
 80086e2:	d003      	beq.n	80086ec <__mcmp+0x28>
 80086e4:	d305      	bcc.n	80086f2 <__mcmp+0x2e>
 80086e6:	2301      	movs	r3, #1
 80086e8:	4618      	mov	r0, r3
 80086ea:	bd30      	pop	{r4, r5, pc}
 80086ec:	42a0      	cmp	r0, r4
 80086ee:	d3f3      	bcc.n	80086d8 <__mcmp+0x14>
 80086f0:	e7fa      	b.n	80086e8 <__mcmp+0x24>
 80086f2:	f04f 33ff 	mov.w	r3, #4294967295
 80086f6:	e7f7      	b.n	80086e8 <__mcmp+0x24>

080086f8 <__mdiff>:
 80086f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086fc:	460d      	mov	r5, r1
 80086fe:	4607      	mov	r7, r0
 8008700:	4611      	mov	r1, r2
 8008702:	4628      	mov	r0, r5
 8008704:	4614      	mov	r4, r2
 8008706:	f7ff ffdd 	bl	80086c4 <__mcmp>
 800870a:	1e06      	subs	r6, r0, #0
 800870c:	d108      	bne.n	8008720 <__mdiff+0x28>
 800870e:	4631      	mov	r1, r6
 8008710:	4638      	mov	r0, r7
 8008712:	f7ff fd84 	bl	800821e <_Balloc>
 8008716:	2301      	movs	r3, #1
 8008718:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800871c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008720:	bfa4      	itt	ge
 8008722:	4623      	movge	r3, r4
 8008724:	462c      	movge	r4, r5
 8008726:	4638      	mov	r0, r7
 8008728:	6861      	ldr	r1, [r4, #4]
 800872a:	bfa6      	itte	ge
 800872c:	461d      	movge	r5, r3
 800872e:	2600      	movge	r6, #0
 8008730:	2601      	movlt	r6, #1
 8008732:	f7ff fd74 	bl	800821e <_Balloc>
 8008736:	692b      	ldr	r3, [r5, #16]
 8008738:	60c6      	str	r6, [r0, #12]
 800873a:	6926      	ldr	r6, [r4, #16]
 800873c:	f105 0914 	add.w	r9, r5, #20
 8008740:	f104 0214 	add.w	r2, r4, #20
 8008744:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008748:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800874c:	f100 0514 	add.w	r5, r0, #20
 8008750:	f04f 0e00 	mov.w	lr, #0
 8008754:	f852 ab04 	ldr.w	sl, [r2], #4
 8008758:	f859 4b04 	ldr.w	r4, [r9], #4
 800875c:	fa1e f18a 	uxtah	r1, lr, sl
 8008760:	b2a3      	uxth	r3, r4
 8008762:	1ac9      	subs	r1, r1, r3
 8008764:	0c23      	lsrs	r3, r4, #16
 8008766:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800876a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800876e:	b289      	uxth	r1, r1
 8008770:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008774:	45c8      	cmp	r8, r9
 8008776:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800877a:	4694      	mov	ip, r2
 800877c:	f845 3b04 	str.w	r3, [r5], #4
 8008780:	d8e8      	bhi.n	8008754 <__mdiff+0x5c>
 8008782:	45bc      	cmp	ip, r7
 8008784:	d304      	bcc.n	8008790 <__mdiff+0x98>
 8008786:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800878a:	b183      	cbz	r3, 80087ae <__mdiff+0xb6>
 800878c:	6106      	str	r6, [r0, #16]
 800878e:	e7c5      	b.n	800871c <__mdiff+0x24>
 8008790:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008794:	fa1e f381 	uxtah	r3, lr, r1
 8008798:	141a      	asrs	r2, r3, #16
 800879a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800879e:	b29b      	uxth	r3, r3
 80087a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087a4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80087a8:	f845 3b04 	str.w	r3, [r5], #4
 80087ac:	e7e9      	b.n	8008782 <__mdiff+0x8a>
 80087ae:	3e01      	subs	r6, #1
 80087b0:	e7e9      	b.n	8008786 <__mdiff+0x8e>
	...

080087b4 <__ulp>:
 80087b4:	4b12      	ldr	r3, [pc, #72]	; (8008800 <__ulp+0x4c>)
 80087b6:	ee10 2a90 	vmov	r2, s1
 80087ba:	401a      	ands	r2, r3
 80087bc:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	dd04      	ble.n	80087ce <__ulp+0x1a>
 80087c4:	2000      	movs	r0, #0
 80087c6:	4619      	mov	r1, r3
 80087c8:	ec41 0b10 	vmov	d0, r0, r1
 80087cc:	4770      	bx	lr
 80087ce:	425b      	negs	r3, r3
 80087d0:	151b      	asrs	r3, r3, #20
 80087d2:	2b13      	cmp	r3, #19
 80087d4:	f04f 0000 	mov.w	r0, #0
 80087d8:	f04f 0100 	mov.w	r1, #0
 80087dc:	dc04      	bgt.n	80087e8 <__ulp+0x34>
 80087de:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80087e2:	fa42 f103 	asr.w	r1, r2, r3
 80087e6:	e7ef      	b.n	80087c8 <__ulp+0x14>
 80087e8:	3b14      	subs	r3, #20
 80087ea:	2b1e      	cmp	r3, #30
 80087ec:	f04f 0201 	mov.w	r2, #1
 80087f0:	bfda      	itte	le
 80087f2:	f1c3 031f 	rsble	r3, r3, #31
 80087f6:	fa02 f303 	lslle.w	r3, r2, r3
 80087fa:	4613      	movgt	r3, r2
 80087fc:	4618      	mov	r0, r3
 80087fe:	e7e3      	b.n	80087c8 <__ulp+0x14>
 8008800:	7ff00000 	.word	0x7ff00000

08008804 <__b2d>:
 8008804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008806:	6905      	ldr	r5, [r0, #16]
 8008808:	f100 0714 	add.w	r7, r0, #20
 800880c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008810:	1f2e      	subs	r6, r5, #4
 8008812:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008816:	4620      	mov	r0, r4
 8008818:	f7ff fdc5 	bl	80083a6 <__hi0bits>
 800881c:	f1c0 0320 	rsb	r3, r0, #32
 8008820:	280a      	cmp	r0, #10
 8008822:	600b      	str	r3, [r1, #0]
 8008824:	f8df c074 	ldr.w	ip, [pc, #116]	; 800889c <__b2d+0x98>
 8008828:	dc14      	bgt.n	8008854 <__b2d+0x50>
 800882a:	f1c0 0e0b 	rsb	lr, r0, #11
 800882e:	fa24 f10e 	lsr.w	r1, r4, lr
 8008832:	42b7      	cmp	r7, r6
 8008834:	ea41 030c 	orr.w	r3, r1, ip
 8008838:	bf34      	ite	cc
 800883a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800883e:	2100      	movcs	r1, #0
 8008840:	3015      	adds	r0, #21
 8008842:	fa04 f000 	lsl.w	r0, r4, r0
 8008846:	fa21 f10e 	lsr.w	r1, r1, lr
 800884a:	ea40 0201 	orr.w	r2, r0, r1
 800884e:	ec43 2b10 	vmov	d0, r2, r3
 8008852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008854:	42b7      	cmp	r7, r6
 8008856:	bf3a      	itte	cc
 8008858:	f1a5 0608 	subcc.w	r6, r5, #8
 800885c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008860:	2100      	movcs	r1, #0
 8008862:	380b      	subs	r0, #11
 8008864:	d015      	beq.n	8008892 <__b2d+0x8e>
 8008866:	4084      	lsls	r4, r0
 8008868:	f1c0 0520 	rsb	r5, r0, #32
 800886c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8008870:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8008874:	42be      	cmp	r6, r7
 8008876:	fa21 fc05 	lsr.w	ip, r1, r5
 800887a:	ea44 030c 	orr.w	r3, r4, ip
 800887e:	bf8c      	ite	hi
 8008880:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008884:	2400      	movls	r4, #0
 8008886:	fa01 f000 	lsl.w	r0, r1, r0
 800888a:	40ec      	lsrs	r4, r5
 800888c:	ea40 0204 	orr.w	r2, r0, r4
 8008890:	e7dd      	b.n	800884e <__b2d+0x4a>
 8008892:	ea44 030c 	orr.w	r3, r4, ip
 8008896:	460a      	mov	r2, r1
 8008898:	e7d9      	b.n	800884e <__b2d+0x4a>
 800889a:	bf00      	nop
 800889c:	3ff00000 	.word	0x3ff00000

080088a0 <__d2b>:
 80088a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80088a4:	460e      	mov	r6, r1
 80088a6:	2101      	movs	r1, #1
 80088a8:	ec59 8b10 	vmov	r8, r9, d0
 80088ac:	4615      	mov	r5, r2
 80088ae:	f7ff fcb6 	bl	800821e <_Balloc>
 80088b2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80088b6:	4607      	mov	r7, r0
 80088b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088bc:	bb34      	cbnz	r4, 800890c <__d2b+0x6c>
 80088be:	9301      	str	r3, [sp, #4]
 80088c0:	f1b8 0300 	subs.w	r3, r8, #0
 80088c4:	d027      	beq.n	8008916 <__d2b+0x76>
 80088c6:	a802      	add	r0, sp, #8
 80088c8:	f840 3d08 	str.w	r3, [r0, #-8]!
 80088cc:	f7ff fd8a 	bl	80083e4 <__lo0bits>
 80088d0:	9900      	ldr	r1, [sp, #0]
 80088d2:	b1f0      	cbz	r0, 8008912 <__d2b+0x72>
 80088d4:	9a01      	ldr	r2, [sp, #4]
 80088d6:	f1c0 0320 	rsb	r3, r0, #32
 80088da:	fa02 f303 	lsl.w	r3, r2, r3
 80088de:	430b      	orrs	r3, r1
 80088e0:	40c2      	lsrs	r2, r0
 80088e2:	617b      	str	r3, [r7, #20]
 80088e4:	9201      	str	r2, [sp, #4]
 80088e6:	9b01      	ldr	r3, [sp, #4]
 80088e8:	61bb      	str	r3, [r7, #24]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	bf14      	ite	ne
 80088ee:	2102      	movne	r1, #2
 80088f0:	2101      	moveq	r1, #1
 80088f2:	6139      	str	r1, [r7, #16]
 80088f4:	b1c4      	cbz	r4, 8008928 <__d2b+0x88>
 80088f6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80088fa:	4404      	add	r4, r0
 80088fc:	6034      	str	r4, [r6, #0]
 80088fe:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008902:	6028      	str	r0, [r5, #0]
 8008904:	4638      	mov	r0, r7
 8008906:	b003      	add	sp, #12
 8008908:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800890c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008910:	e7d5      	b.n	80088be <__d2b+0x1e>
 8008912:	6179      	str	r1, [r7, #20]
 8008914:	e7e7      	b.n	80088e6 <__d2b+0x46>
 8008916:	a801      	add	r0, sp, #4
 8008918:	f7ff fd64 	bl	80083e4 <__lo0bits>
 800891c:	9b01      	ldr	r3, [sp, #4]
 800891e:	617b      	str	r3, [r7, #20]
 8008920:	2101      	movs	r1, #1
 8008922:	6139      	str	r1, [r7, #16]
 8008924:	3020      	adds	r0, #32
 8008926:	e7e5      	b.n	80088f4 <__d2b+0x54>
 8008928:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800892c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008930:	6030      	str	r0, [r6, #0]
 8008932:	6918      	ldr	r0, [r3, #16]
 8008934:	f7ff fd37 	bl	80083a6 <__hi0bits>
 8008938:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800893c:	e7e1      	b.n	8008902 <__d2b+0x62>

0800893e <__ratio>:
 800893e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008942:	4688      	mov	r8, r1
 8008944:	4669      	mov	r1, sp
 8008946:	4681      	mov	r9, r0
 8008948:	f7ff ff5c 	bl	8008804 <__b2d>
 800894c:	a901      	add	r1, sp, #4
 800894e:	4640      	mov	r0, r8
 8008950:	ec57 6b10 	vmov	r6, r7, d0
 8008954:	f7ff ff56 	bl	8008804 <__b2d>
 8008958:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800895c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008960:	eba3 0c02 	sub.w	ip, r3, r2
 8008964:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008968:	1a9b      	subs	r3, r3, r2
 800896a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800896e:	ec5b ab10 	vmov	sl, fp, d0
 8008972:	2b00      	cmp	r3, #0
 8008974:	bfce      	itee	gt
 8008976:	463a      	movgt	r2, r7
 8008978:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800897c:	465a      	movle	r2, fp
 800897e:	4659      	mov	r1, fp
 8008980:	463d      	mov	r5, r7
 8008982:	bfd4      	ite	le
 8008984:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8008988:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800898c:	4630      	mov	r0, r6
 800898e:	ee10 2a10 	vmov	r2, s0
 8008992:	460b      	mov	r3, r1
 8008994:	4629      	mov	r1, r5
 8008996:	f7f7 ff61 	bl	800085c <__aeabi_ddiv>
 800899a:	ec41 0b10 	vmov	d0, r0, r1
 800899e:	b003      	add	sp, #12
 80089a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080089a4 <__copybits>:
 80089a4:	3901      	subs	r1, #1
 80089a6:	b510      	push	{r4, lr}
 80089a8:	1149      	asrs	r1, r1, #5
 80089aa:	6914      	ldr	r4, [r2, #16]
 80089ac:	3101      	adds	r1, #1
 80089ae:	f102 0314 	add.w	r3, r2, #20
 80089b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80089b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80089ba:	42a3      	cmp	r3, r4
 80089bc:	4602      	mov	r2, r0
 80089be:	d303      	bcc.n	80089c8 <__copybits+0x24>
 80089c0:	2300      	movs	r3, #0
 80089c2:	428a      	cmp	r2, r1
 80089c4:	d305      	bcc.n	80089d2 <__copybits+0x2e>
 80089c6:	bd10      	pop	{r4, pc}
 80089c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80089cc:	f840 2b04 	str.w	r2, [r0], #4
 80089d0:	e7f3      	b.n	80089ba <__copybits+0x16>
 80089d2:	f842 3b04 	str.w	r3, [r2], #4
 80089d6:	e7f4      	b.n	80089c2 <__copybits+0x1e>

080089d8 <__any_on>:
 80089d8:	f100 0214 	add.w	r2, r0, #20
 80089dc:	6900      	ldr	r0, [r0, #16]
 80089de:	114b      	asrs	r3, r1, #5
 80089e0:	4298      	cmp	r0, r3
 80089e2:	b510      	push	{r4, lr}
 80089e4:	db11      	blt.n	8008a0a <__any_on+0x32>
 80089e6:	dd0a      	ble.n	80089fe <__any_on+0x26>
 80089e8:	f011 011f 	ands.w	r1, r1, #31
 80089ec:	d007      	beq.n	80089fe <__any_on+0x26>
 80089ee:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80089f2:	fa24 f001 	lsr.w	r0, r4, r1
 80089f6:	fa00 f101 	lsl.w	r1, r0, r1
 80089fa:	428c      	cmp	r4, r1
 80089fc:	d10b      	bne.n	8008a16 <__any_on+0x3e>
 80089fe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d803      	bhi.n	8008a0e <__any_on+0x36>
 8008a06:	2000      	movs	r0, #0
 8008a08:	bd10      	pop	{r4, pc}
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	e7f7      	b.n	80089fe <__any_on+0x26>
 8008a0e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a12:	2900      	cmp	r1, #0
 8008a14:	d0f5      	beq.n	8008a02 <__any_on+0x2a>
 8008a16:	2001      	movs	r0, #1
 8008a18:	e7f6      	b.n	8008a08 <__any_on+0x30>

08008a1a <_calloc_r>:
 8008a1a:	b538      	push	{r3, r4, r5, lr}
 8008a1c:	fb02 f401 	mul.w	r4, r2, r1
 8008a20:	4621      	mov	r1, r4
 8008a22:	f000 f857 	bl	8008ad4 <_malloc_r>
 8008a26:	4605      	mov	r5, r0
 8008a28:	b118      	cbz	r0, 8008a32 <_calloc_r+0x18>
 8008a2a:	4622      	mov	r2, r4
 8008a2c:	2100      	movs	r1, #0
 8008a2e:	f7fc fd23 	bl	8005478 <memset>
 8008a32:	4628      	mov	r0, r5
 8008a34:	bd38      	pop	{r3, r4, r5, pc}
	...

08008a38 <_free_r>:
 8008a38:	b538      	push	{r3, r4, r5, lr}
 8008a3a:	4605      	mov	r5, r0
 8008a3c:	2900      	cmp	r1, #0
 8008a3e:	d045      	beq.n	8008acc <_free_r+0x94>
 8008a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a44:	1f0c      	subs	r4, r1, #4
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	bfb8      	it	lt
 8008a4a:	18e4      	addlt	r4, r4, r3
 8008a4c:	f000 fa36 	bl	8008ebc <__malloc_lock>
 8008a50:	4a1f      	ldr	r2, [pc, #124]	; (8008ad0 <_free_r+0x98>)
 8008a52:	6813      	ldr	r3, [r2, #0]
 8008a54:	4610      	mov	r0, r2
 8008a56:	b933      	cbnz	r3, 8008a66 <_free_r+0x2e>
 8008a58:	6063      	str	r3, [r4, #4]
 8008a5a:	6014      	str	r4, [r2, #0]
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a62:	f000 ba2c 	b.w	8008ebe <__malloc_unlock>
 8008a66:	42a3      	cmp	r3, r4
 8008a68:	d90c      	bls.n	8008a84 <_free_r+0x4c>
 8008a6a:	6821      	ldr	r1, [r4, #0]
 8008a6c:	1862      	adds	r2, r4, r1
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	bf04      	itt	eq
 8008a72:	681a      	ldreq	r2, [r3, #0]
 8008a74:	685b      	ldreq	r3, [r3, #4]
 8008a76:	6063      	str	r3, [r4, #4]
 8008a78:	bf04      	itt	eq
 8008a7a:	1852      	addeq	r2, r2, r1
 8008a7c:	6022      	streq	r2, [r4, #0]
 8008a7e:	6004      	str	r4, [r0, #0]
 8008a80:	e7ec      	b.n	8008a5c <_free_r+0x24>
 8008a82:	4613      	mov	r3, r2
 8008a84:	685a      	ldr	r2, [r3, #4]
 8008a86:	b10a      	cbz	r2, 8008a8c <_free_r+0x54>
 8008a88:	42a2      	cmp	r2, r4
 8008a8a:	d9fa      	bls.n	8008a82 <_free_r+0x4a>
 8008a8c:	6819      	ldr	r1, [r3, #0]
 8008a8e:	1858      	adds	r0, r3, r1
 8008a90:	42a0      	cmp	r0, r4
 8008a92:	d10b      	bne.n	8008aac <_free_r+0x74>
 8008a94:	6820      	ldr	r0, [r4, #0]
 8008a96:	4401      	add	r1, r0
 8008a98:	1858      	adds	r0, r3, r1
 8008a9a:	4282      	cmp	r2, r0
 8008a9c:	6019      	str	r1, [r3, #0]
 8008a9e:	d1dd      	bne.n	8008a5c <_free_r+0x24>
 8008aa0:	6810      	ldr	r0, [r2, #0]
 8008aa2:	6852      	ldr	r2, [r2, #4]
 8008aa4:	605a      	str	r2, [r3, #4]
 8008aa6:	4401      	add	r1, r0
 8008aa8:	6019      	str	r1, [r3, #0]
 8008aaa:	e7d7      	b.n	8008a5c <_free_r+0x24>
 8008aac:	d902      	bls.n	8008ab4 <_free_r+0x7c>
 8008aae:	230c      	movs	r3, #12
 8008ab0:	602b      	str	r3, [r5, #0]
 8008ab2:	e7d3      	b.n	8008a5c <_free_r+0x24>
 8008ab4:	6820      	ldr	r0, [r4, #0]
 8008ab6:	1821      	adds	r1, r4, r0
 8008ab8:	428a      	cmp	r2, r1
 8008aba:	bf04      	itt	eq
 8008abc:	6811      	ldreq	r1, [r2, #0]
 8008abe:	6852      	ldreq	r2, [r2, #4]
 8008ac0:	6062      	str	r2, [r4, #4]
 8008ac2:	bf04      	itt	eq
 8008ac4:	1809      	addeq	r1, r1, r0
 8008ac6:	6021      	streq	r1, [r4, #0]
 8008ac8:	605c      	str	r4, [r3, #4]
 8008aca:	e7c7      	b.n	8008a5c <_free_r+0x24>
 8008acc:	bd38      	pop	{r3, r4, r5, pc}
 8008ace:	bf00      	nop
 8008ad0:	20000200 	.word	0x20000200

08008ad4 <_malloc_r>:
 8008ad4:	b570      	push	{r4, r5, r6, lr}
 8008ad6:	1ccd      	adds	r5, r1, #3
 8008ad8:	f025 0503 	bic.w	r5, r5, #3
 8008adc:	3508      	adds	r5, #8
 8008ade:	2d0c      	cmp	r5, #12
 8008ae0:	bf38      	it	cc
 8008ae2:	250c      	movcc	r5, #12
 8008ae4:	2d00      	cmp	r5, #0
 8008ae6:	4606      	mov	r6, r0
 8008ae8:	db01      	blt.n	8008aee <_malloc_r+0x1a>
 8008aea:	42a9      	cmp	r1, r5
 8008aec:	d903      	bls.n	8008af6 <_malloc_r+0x22>
 8008aee:	230c      	movs	r3, #12
 8008af0:	6033      	str	r3, [r6, #0]
 8008af2:	2000      	movs	r0, #0
 8008af4:	bd70      	pop	{r4, r5, r6, pc}
 8008af6:	f000 f9e1 	bl	8008ebc <__malloc_lock>
 8008afa:	4a21      	ldr	r2, [pc, #132]	; (8008b80 <_malloc_r+0xac>)
 8008afc:	6814      	ldr	r4, [r2, #0]
 8008afe:	4621      	mov	r1, r4
 8008b00:	b991      	cbnz	r1, 8008b28 <_malloc_r+0x54>
 8008b02:	4c20      	ldr	r4, [pc, #128]	; (8008b84 <_malloc_r+0xb0>)
 8008b04:	6823      	ldr	r3, [r4, #0]
 8008b06:	b91b      	cbnz	r3, 8008b10 <_malloc_r+0x3c>
 8008b08:	4630      	mov	r0, r6
 8008b0a:	f000 f98f 	bl	8008e2c <_sbrk_r>
 8008b0e:	6020      	str	r0, [r4, #0]
 8008b10:	4629      	mov	r1, r5
 8008b12:	4630      	mov	r0, r6
 8008b14:	f000 f98a 	bl	8008e2c <_sbrk_r>
 8008b18:	1c43      	adds	r3, r0, #1
 8008b1a:	d124      	bne.n	8008b66 <_malloc_r+0x92>
 8008b1c:	230c      	movs	r3, #12
 8008b1e:	6033      	str	r3, [r6, #0]
 8008b20:	4630      	mov	r0, r6
 8008b22:	f000 f9cc 	bl	8008ebe <__malloc_unlock>
 8008b26:	e7e4      	b.n	8008af2 <_malloc_r+0x1e>
 8008b28:	680b      	ldr	r3, [r1, #0]
 8008b2a:	1b5b      	subs	r3, r3, r5
 8008b2c:	d418      	bmi.n	8008b60 <_malloc_r+0x8c>
 8008b2e:	2b0b      	cmp	r3, #11
 8008b30:	d90f      	bls.n	8008b52 <_malloc_r+0x7e>
 8008b32:	600b      	str	r3, [r1, #0]
 8008b34:	50cd      	str	r5, [r1, r3]
 8008b36:	18cc      	adds	r4, r1, r3
 8008b38:	4630      	mov	r0, r6
 8008b3a:	f000 f9c0 	bl	8008ebe <__malloc_unlock>
 8008b3e:	f104 000b 	add.w	r0, r4, #11
 8008b42:	1d23      	adds	r3, r4, #4
 8008b44:	f020 0007 	bic.w	r0, r0, #7
 8008b48:	1ac3      	subs	r3, r0, r3
 8008b4a:	d0d3      	beq.n	8008af4 <_malloc_r+0x20>
 8008b4c:	425a      	negs	r2, r3
 8008b4e:	50e2      	str	r2, [r4, r3]
 8008b50:	e7d0      	b.n	8008af4 <_malloc_r+0x20>
 8008b52:	428c      	cmp	r4, r1
 8008b54:	684b      	ldr	r3, [r1, #4]
 8008b56:	bf16      	itet	ne
 8008b58:	6063      	strne	r3, [r4, #4]
 8008b5a:	6013      	streq	r3, [r2, #0]
 8008b5c:	460c      	movne	r4, r1
 8008b5e:	e7eb      	b.n	8008b38 <_malloc_r+0x64>
 8008b60:	460c      	mov	r4, r1
 8008b62:	6849      	ldr	r1, [r1, #4]
 8008b64:	e7cc      	b.n	8008b00 <_malloc_r+0x2c>
 8008b66:	1cc4      	adds	r4, r0, #3
 8008b68:	f024 0403 	bic.w	r4, r4, #3
 8008b6c:	42a0      	cmp	r0, r4
 8008b6e:	d005      	beq.n	8008b7c <_malloc_r+0xa8>
 8008b70:	1a21      	subs	r1, r4, r0
 8008b72:	4630      	mov	r0, r6
 8008b74:	f000 f95a 	bl	8008e2c <_sbrk_r>
 8008b78:	3001      	adds	r0, #1
 8008b7a:	d0cf      	beq.n	8008b1c <_malloc_r+0x48>
 8008b7c:	6025      	str	r5, [r4, #0]
 8008b7e:	e7db      	b.n	8008b38 <_malloc_r+0x64>
 8008b80:	20000200 	.word	0x20000200
 8008b84:	20000204 	.word	0x20000204

08008b88 <__ssputs_r>:
 8008b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b8c:	688e      	ldr	r6, [r1, #8]
 8008b8e:	429e      	cmp	r6, r3
 8008b90:	4682      	mov	sl, r0
 8008b92:	460c      	mov	r4, r1
 8008b94:	4690      	mov	r8, r2
 8008b96:	4699      	mov	r9, r3
 8008b98:	d837      	bhi.n	8008c0a <__ssputs_r+0x82>
 8008b9a:	898a      	ldrh	r2, [r1, #12]
 8008b9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008ba0:	d031      	beq.n	8008c06 <__ssputs_r+0x7e>
 8008ba2:	6825      	ldr	r5, [r4, #0]
 8008ba4:	6909      	ldr	r1, [r1, #16]
 8008ba6:	1a6f      	subs	r7, r5, r1
 8008ba8:	6965      	ldr	r5, [r4, #20]
 8008baa:	2302      	movs	r3, #2
 8008bac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008bb0:	fb95 f5f3 	sdiv	r5, r5, r3
 8008bb4:	f109 0301 	add.w	r3, r9, #1
 8008bb8:	443b      	add	r3, r7
 8008bba:	429d      	cmp	r5, r3
 8008bbc:	bf38      	it	cc
 8008bbe:	461d      	movcc	r5, r3
 8008bc0:	0553      	lsls	r3, r2, #21
 8008bc2:	d530      	bpl.n	8008c26 <__ssputs_r+0x9e>
 8008bc4:	4629      	mov	r1, r5
 8008bc6:	f7ff ff85 	bl	8008ad4 <_malloc_r>
 8008bca:	4606      	mov	r6, r0
 8008bcc:	b950      	cbnz	r0, 8008be4 <__ssputs_r+0x5c>
 8008bce:	230c      	movs	r3, #12
 8008bd0:	f8ca 3000 	str.w	r3, [sl]
 8008bd4:	89a3      	ldrh	r3, [r4, #12]
 8008bd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bda:	81a3      	strh	r3, [r4, #12]
 8008bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be4:	463a      	mov	r2, r7
 8008be6:	6921      	ldr	r1, [r4, #16]
 8008be8:	f7ff fb0e 	bl	8008208 <memcpy>
 8008bec:	89a3      	ldrh	r3, [r4, #12]
 8008bee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008bf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bf6:	81a3      	strh	r3, [r4, #12]
 8008bf8:	6126      	str	r6, [r4, #16]
 8008bfa:	6165      	str	r5, [r4, #20]
 8008bfc:	443e      	add	r6, r7
 8008bfe:	1bed      	subs	r5, r5, r7
 8008c00:	6026      	str	r6, [r4, #0]
 8008c02:	60a5      	str	r5, [r4, #8]
 8008c04:	464e      	mov	r6, r9
 8008c06:	454e      	cmp	r6, r9
 8008c08:	d900      	bls.n	8008c0c <__ssputs_r+0x84>
 8008c0a:	464e      	mov	r6, r9
 8008c0c:	4632      	mov	r2, r6
 8008c0e:	4641      	mov	r1, r8
 8008c10:	6820      	ldr	r0, [r4, #0]
 8008c12:	f000 f93a 	bl	8008e8a <memmove>
 8008c16:	68a3      	ldr	r3, [r4, #8]
 8008c18:	1b9b      	subs	r3, r3, r6
 8008c1a:	60a3      	str	r3, [r4, #8]
 8008c1c:	6823      	ldr	r3, [r4, #0]
 8008c1e:	441e      	add	r6, r3
 8008c20:	6026      	str	r6, [r4, #0]
 8008c22:	2000      	movs	r0, #0
 8008c24:	e7dc      	b.n	8008be0 <__ssputs_r+0x58>
 8008c26:	462a      	mov	r2, r5
 8008c28:	f000 f94a 	bl	8008ec0 <_realloc_r>
 8008c2c:	4606      	mov	r6, r0
 8008c2e:	2800      	cmp	r0, #0
 8008c30:	d1e2      	bne.n	8008bf8 <__ssputs_r+0x70>
 8008c32:	6921      	ldr	r1, [r4, #16]
 8008c34:	4650      	mov	r0, sl
 8008c36:	f7ff feff 	bl	8008a38 <_free_r>
 8008c3a:	e7c8      	b.n	8008bce <__ssputs_r+0x46>

08008c3c <_svfiprintf_r>:
 8008c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c40:	461d      	mov	r5, r3
 8008c42:	898b      	ldrh	r3, [r1, #12]
 8008c44:	061f      	lsls	r7, r3, #24
 8008c46:	b09d      	sub	sp, #116	; 0x74
 8008c48:	4680      	mov	r8, r0
 8008c4a:	460c      	mov	r4, r1
 8008c4c:	4616      	mov	r6, r2
 8008c4e:	d50f      	bpl.n	8008c70 <_svfiprintf_r+0x34>
 8008c50:	690b      	ldr	r3, [r1, #16]
 8008c52:	b96b      	cbnz	r3, 8008c70 <_svfiprintf_r+0x34>
 8008c54:	2140      	movs	r1, #64	; 0x40
 8008c56:	f7ff ff3d 	bl	8008ad4 <_malloc_r>
 8008c5a:	6020      	str	r0, [r4, #0]
 8008c5c:	6120      	str	r0, [r4, #16]
 8008c5e:	b928      	cbnz	r0, 8008c6c <_svfiprintf_r+0x30>
 8008c60:	230c      	movs	r3, #12
 8008c62:	f8c8 3000 	str.w	r3, [r8]
 8008c66:	f04f 30ff 	mov.w	r0, #4294967295
 8008c6a:	e0c8      	b.n	8008dfe <_svfiprintf_r+0x1c2>
 8008c6c:	2340      	movs	r3, #64	; 0x40
 8008c6e:	6163      	str	r3, [r4, #20]
 8008c70:	2300      	movs	r3, #0
 8008c72:	9309      	str	r3, [sp, #36]	; 0x24
 8008c74:	2320      	movs	r3, #32
 8008c76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c7a:	2330      	movs	r3, #48	; 0x30
 8008c7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c80:	9503      	str	r5, [sp, #12]
 8008c82:	f04f 0b01 	mov.w	fp, #1
 8008c86:	4637      	mov	r7, r6
 8008c88:	463d      	mov	r5, r7
 8008c8a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008c8e:	b10b      	cbz	r3, 8008c94 <_svfiprintf_r+0x58>
 8008c90:	2b25      	cmp	r3, #37	; 0x25
 8008c92:	d13e      	bne.n	8008d12 <_svfiprintf_r+0xd6>
 8008c94:	ebb7 0a06 	subs.w	sl, r7, r6
 8008c98:	d00b      	beq.n	8008cb2 <_svfiprintf_r+0x76>
 8008c9a:	4653      	mov	r3, sl
 8008c9c:	4632      	mov	r2, r6
 8008c9e:	4621      	mov	r1, r4
 8008ca0:	4640      	mov	r0, r8
 8008ca2:	f7ff ff71 	bl	8008b88 <__ssputs_r>
 8008ca6:	3001      	adds	r0, #1
 8008ca8:	f000 80a4 	beq.w	8008df4 <_svfiprintf_r+0x1b8>
 8008cac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cae:	4453      	add	r3, sl
 8008cb0:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb2:	783b      	ldrb	r3, [r7, #0]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	f000 809d 	beq.w	8008df4 <_svfiprintf_r+0x1b8>
 8008cba:	2300      	movs	r3, #0
 8008cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cc4:	9304      	str	r3, [sp, #16]
 8008cc6:	9307      	str	r3, [sp, #28]
 8008cc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ccc:	931a      	str	r3, [sp, #104]	; 0x68
 8008cce:	462f      	mov	r7, r5
 8008cd0:	2205      	movs	r2, #5
 8008cd2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008cd6:	4850      	ldr	r0, [pc, #320]	; (8008e18 <_svfiprintf_r+0x1dc>)
 8008cd8:	f7f7 fa8a 	bl	80001f0 <memchr>
 8008cdc:	9b04      	ldr	r3, [sp, #16]
 8008cde:	b9d0      	cbnz	r0, 8008d16 <_svfiprintf_r+0xda>
 8008ce0:	06d9      	lsls	r1, r3, #27
 8008ce2:	bf44      	itt	mi
 8008ce4:	2220      	movmi	r2, #32
 8008ce6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008cea:	071a      	lsls	r2, r3, #28
 8008cec:	bf44      	itt	mi
 8008cee:	222b      	movmi	r2, #43	; 0x2b
 8008cf0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008cf4:	782a      	ldrb	r2, [r5, #0]
 8008cf6:	2a2a      	cmp	r2, #42	; 0x2a
 8008cf8:	d015      	beq.n	8008d26 <_svfiprintf_r+0xea>
 8008cfa:	9a07      	ldr	r2, [sp, #28]
 8008cfc:	462f      	mov	r7, r5
 8008cfe:	2000      	movs	r0, #0
 8008d00:	250a      	movs	r5, #10
 8008d02:	4639      	mov	r1, r7
 8008d04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d08:	3b30      	subs	r3, #48	; 0x30
 8008d0a:	2b09      	cmp	r3, #9
 8008d0c:	d94d      	bls.n	8008daa <_svfiprintf_r+0x16e>
 8008d0e:	b1b8      	cbz	r0, 8008d40 <_svfiprintf_r+0x104>
 8008d10:	e00f      	b.n	8008d32 <_svfiprintf_r+0xf6>
 8008d12:	462f      	mov	r7, r5
 8008d14:	e7b8      	b.n	8008c88 <_svfiprintf_r+0x4c>
 8008d16:	4a40      	ldr	r2, [pc, #256]	; (8008e18 <_svfiprintf_r+0x1dc>)
 8008d18:	1a80      	subs	r0, r0, r2
 8008d1a:	fa0b f000 	lsl.w	r0, fp, r0
 8008d1e:	4318      	orrs	r0, r3
 8008d20:	9004      	str	r0, [sp, #16]
 8008d22:	463d      	mov	r5, r7
 8008d24:	e7d3      	b.n	8008cce <_svfiprintf_r+0x92>
 8008d26:	9a03      	ldr	r2, [sp, #12]
 8008d28:	1d11      	adds	r1, r2, #4
 8008d2a:	6812      	ldr	r2, [r2, #0]
 8008d2c:	9103      	str	r1, [sp, #12]
 8008d2e:	2a00      	cmp	r2, #0
 8008d30:	db01      	blt.n	8008d36 <_svfiprintf_r+0xfa>
 8008d32:	9207      	str	r2, [sp, #28]
 8008d34:	e004      	b.n	8008d40 <_svfiprintf_r+0x104>
 8008d36:	4252      	negs	r2, r2
 8008d38:	f043 0302 	orr.w	r3, r3, #2
 8008d3c:	9207      	str	r2, [sp, #28]
 8008d3e:	9304      	str	r3, [sp, #16]
 8008d40:	783b      	ldrb	r3, [r7, #0]
 8008d42:	2b2e      	cmp	r3, #46	; 0x2e
 8008d44:	d10c      	bne.n	8008d60 <_svfiprintf_r+0x124>
 8008d46:	787b      	ldrb	r3, [r7, #1]
 8008d48:	2b2a      	cmp	r3, #42	; 0x2a
 8008d4a:	d133      	bne.n	8008db4 <_svfiprintf_r+0x178>
 8008d4c:	9b03      	ldr	r3, [sp, #12]
 8008d4e:	1d1a      	adds	r2, r3, #4
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	9203      	str	r2, [sp, #12]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	bfb8      	it	lt
 8008d58:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d5c:	3702      	adds	r7, #2
 8008d5e:	9305      	str	r3, [sp, #20]
 8008d60:	4d2e      	ldr	r5, [pc, #184]	; (8008e1c <_svfiprintf_r+0x1e0>)
 8008d62:	7839      	ldrb	r1, [r7, #0]
 8008d64:	2203      	movs	r2, #3
 8008d66:	4628      	mov	r0, r5
 8008d68:	f7f7 fa42 	bl	80001f0 <memchr>
 8008d6c:	b138      	cbz	r0, 8008d7e <_svfiprintf_r+0x142>
 8008d6e:	2340      	movs	r3, #64	; 0x40
 8008d70:	1b40      	subs	r0, r0, r5
 8008d72:	fa03 f000 	lsl.w	r0, r3, r0
 8008d76:	9b04      	ldr	r3, [sp, #16]
 8008d78:	4303      	orrs	r3, r0
 8008d7a:	3701      	adds	r7, #1
 8008d7c:	9304      	str	r3, [sp, #16]
 8008d7e:	7839      	ldrb	r1, [r7, #0]
 8008d80:	4827      	ldr	r0, [pc, #156]	; (8008e20 <_svfiprintf_r+0x1e4>)
 8008d82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d86:	2206      	movs	r2, #6
 8008d88:	1c7e      	adds	r6, r7, #1
 8008d8a:	f7f7 fa31 	bl	80001f0 <memchr>
 8008d8e:	2800      	cmp	r0, #0
 8008d90:	d038      	beq.n	8008e04 <_svfiprintf_r+0x1c8>
 8008d92:	4b24      	ldr	r3, [pc, #144]	; (8008e24 <_svfiprintf_r+0x1e8>)
 8008d94:	bb13      	cbnz	r3, 8008ddc <_svfiprintf_r+0x1a0>
 8008d96:	9b03      	ldr	r3, [sp, #12]
 8008d98:	3307      	adds	r3, #7
 8008d9a:	f023 0307 	bic.w	r3, r3, #7
 8008d9e:	3308      	adds	r3, #8
 8008da0:	9303      	str	r3, [sp, #12]
 8008da2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008da4:	444b      	add	r3, r9
 8008da6:	9309      	str	r3, [sp, #36]	; 0x24
 8008da8:	e76d      	b.n	8008c86 <_svfiprintf_r+0x4a>
 8008daa:	fb05 3202 	mla	r2, r5, r2, r3
 8008dae:	2001      	movs	r0, #1
 8008db0:	460f      	mov	r7, r1
 8008db2:	e7a6      	b.n	8008d02 <_svfiprintf_r+0xc6>
 8008db4:	2300      	movs	r3, #0
 8008db6:	3701      	adds	r7, #1
 8008db8:	9305      	str	r3, [sp, #20]
 8008dba:	4619      	mov	r1, r3
 8008dbc:	250a      	movs	r5, #10
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dc4:	3a30      	subs	r2, #48	; 0x30
 8008dc6:	2a09      	cmp	r2, #9
 8008dc8:	d903      	bls.n	8008dd2 <_svfiprintf_r+0x196>
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d0c8      	beq.n	8008d60 <_svfiprintf_r+0x124>
 8008dce:	9105      	str	r1, [sp, #20]
 8008dd0:	e7c6      	b.n	8008d60 <_svfiprintf_r+0x124>
 8008dd2:	fb05 2101 	mla	r1, r5, r1, r2
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	4607      	mov	r7, r0
 8008dda:	e7f0      	b.n	8008dbe <_svfiprintf_r+0x182>
 8008ddc:	ab03      	add	r3, sp, #12
 8008dde:	9300      	str	r3, [sp, #0]
 8008de0:	4622      	mov	r2, r4
 8008de2:	4b11      	ldr	r3, [pc, #68]	; (8008e28 <_svfiprintf_r+0x1ec>)
 8008de4:	a904      	add	r1, sp, #16
 8008de6:	4640      	mov	r0, r8
 8008de8:	f7fc fbe2 	bl	80055b0 <_printf_float>
 8008dec:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008df0:	4681      	mov	r9, r0
 8008df2:	d1d6      	bne.n	8008da2 <_svfiprintf_r+0x166>
 8008df4:	89a3      	ldrh	r3, [r4, #12]
 8008df6:	065b      	lsls	r3, r3, #25
 8008df8:	f53f af35 	bmi.w	8008c66 <_svfiprintf_r+0x2a>
 8008dfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008dfe:	b01d      	add	sp, #116	; 0x74
 8008e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e04:	ab03      	add	r3, sp, #12
 8008e06:	9300      	str	r3, [sp, #0]
 8008e08:	4622      	mov	r2, r4
 8008e0a:	4b07      	ldr	r3, [pc, #28]	; (8008e28 <_svfiprintf_r+0x1ec>)
 8008e0c:	a904      	add	r1, sp, #16
 8008e0e:	4640      	mov	r0, r8
 8008e10:	f7fc fe84 	bl	8005b1c <_printf_i>
 8008e14:	e7ea      	b.n	8008dec <_svfiprintf_r+0x1b0>
 8008e16:	bf00      	nop
 8008e18:	08009154 	.word	0x08009154
 8008e1c:	0800915a 	.word	0x0800915a
 8008e20:	0800915e 	.word	0x0800915e
 8008e24:	080055b1 	.word	0x080055b1
 8008e28:	08008b89 	.word	0x08008b89

08008e2c <_sbrk_r>:
 8008e2c:	b538      	push	{r3, r4, r5, lr}
 8008e2e:	4c06      	ldr	r4, [pc, #24]	; (8008e48 <_sbrk_r+0x1c>)
 8008e30:	2300      	movs	r3, #0
 8008e32:	4605      	mov	r5, r0
 8008e34:	4608      	mov	r0, r1
 8008e36:	6023      	str	r3, [r4, #0]
 8008e38:	f7f9 f874 	bl	8001f24 <_sbrk>
 8008e3c:	1c43      	adds	r3, r0, #1
 8008e3e:	d102      	bne.n	8008e46 <_sbrk_r+0x1a>
 8008e40:	6823      	ldr	r3, [r4, #0]
 8008e42:	b103      	cbz	r3, 8008e46 <_sbrk_r+0x1a>
 8008e44:	602b      	str	r3, [r5, #0]
 8008e46:	bd38      	pop	{r3, r4, r5, pc}
 8008e48:	20000388 	.word	0x20000388

08008e4c <strncmp>:
 8008e4c:	b510      	push	{r4, lr}
 8008e4e:	b16a      	cbz	r2, 8008e6c <strncmp+0x20>
 8008e50:	3901      	subs	r1, #1
 8008e52:	1884      	adds	r4, r0, r2
 8008e54:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008e58:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d103      	bne.n	8008e68 <strncmp+0x1c>
 8008e60:	42a0      	cmp	r0, r4
 8008e62:	d001      	beq.n	8008e68 <strncmp+0x1c>
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d1f5      	bne.n	8008e54 <strncmp+0x8>
 8008e68:	1a98      	subs	r0, r3, r2
 8008e6a:	bd10      	pop	{r4, pc}
 8008e6c:	4610      	mov	r0, r2
 8008e6e:	e7fc      	b.n	8008e6a <strncmp+0x1e>

08008e70 <__ascii_wctomb>:
 8008e70:	b149      	cbz	r1, 8008e86 <__ascii_wctomb+0x16>
 8008e72:	2aff      	cmp	r2, #255	; 0xff
 8008e74:	bf85      	ittet	hi
 8008e76:	238a      	movhi	r3, #138	; 0x8a
 8008e78:	6003      	strhi	r3, [r0, #0]
 8008e7a:	700a      	strbls	r2, [r1, #0]
 8008e7c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008e80:	bf98      	it	ls
 8008e82:	2001      	movls	r0, #1
 8008e84:	4770      	bx	lr
 8008e86:	4608      	mov	r0, r1
 8008e88:	4770      	bx	lr

08008e8a <memmove>:
 8008e8a:	4288      	cmp	r0, r1
 8008e8c:	b510      	push	{r4, lr}
 8008e8e:	eb01 0302 	add.w	r3, r1, r2
 8008e92:	d807      	bhi.n	8008ea4 <memmove+0x1a>
 8008e94:	1e42      	subs	r2, r0, #1
 8008e96:	4299      	cmp	r1, r3
 8008e98:	d00a      	beq.n	8008eb0 <memmove+0x26>
 8008e9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e9e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008ea2:	e7f8      	b.n	8008e96 <memmove+0xc>
 8008ea4:	4283      	cmp	r3, r0
 8008ea6:	d9f5      	bls.n	8008e94 <memmove+0xa>
 8008ea8:	1881      	adds	r1, r0, r2
 8008eaa:	1ad2      	subs	r2, r2, r3
 8008eac:	42d3      	cmn	r3, r2
 8008eae:	d100      	bne.n	8008eb2 <memmove+0x28>
 8008eb0:	bd10      	pop	{r4, pc}
 8008eb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008eb6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008eba:	e7f7      	b.n	8008eac <memmove+0x22>

08008ebc <__malloc_lock>:
 8008ebc:	4770      	bx	lr

08008ebe <__malloc_unlock>:
 8008ebe:	4770      	bx	lr

08008ec0 <_realloc_r>:
 8008ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ec2:	4607      	mov	r7, r0
 8008ec4:	4614      	mov	r4, r2
 8008ec6:	460e      	mov	r6, r1
 8008ec8:	b921      	cbnz	r1, 8008ed4 <_realloc_r+0x14>
 8008eca:	4611      	mov	r1, r2
 8008ecc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008ed0:	f7ff be00 	b.w	8008ad4 <_malloc_r>
 8008ed4:	b922      	cbnz	r2, 8008ee0 <_realloc_r+0x20>
 8008ed6:	f7ff fdaf 	bl	8008a38 <_free_r>
 8008eda:	4625      	mov	r5, r4
 8008edc:	4628      	mov	r0, r5
 8008ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ee0:	f000 f814 	bl	8008f0c <_malloc_usable_size_r>
 8008ee4:	42a0      	cmp	r0, r4
 8008ee6:	d20f      	bcs.n	8008f08 <_realloc_r+0x48>
 8008ee8:	4621      	mov	r1, r4
 8008eea:	4638      	mov	r0, r7
 8008eec:	f7ff fdf2 	bl	8008ad4 <_malloc_r>
 8008ef0:	4605      	mov	r5, r0
 8008ef2:	2800      	cmp	r0, #0
 8008ef4:	d0f2      	beq.n	8008edc <_realloc_r+0x1c>
 8008ef6:	4631      	mov	r1, r6
 8008ef8:	4622      	mov	r2, r4
 8008efa:	f7ff f985 	bl	8008208 <memcpy>
 8008efe:	4631      	mov	r1, r6
 8008f00:	4638      	mov	r0, r7
 8008f02:	f7ff fd99 	bl	8008a38 <_free_r>
 8008f06:	e7e9      	b.n	8008edc <_realloc_r+0x1c>
 8008f08:	4635      	mov	r5, r6
 8008f0a:	e7e7      	b.n	8008edc <_realloc_r+0x1c>

08008f0c <_malloc_usable_size_r>:
 8008f0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f10:	1f18      	subs	r0, r3, #4
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	bfbc      	itt	lt
 8008f16:	580b      	ldrlt	r3, [r1, r0]
 8008f18:	18c0      	addlt	r0, r0, r3
 8008f1a:	4770      	bx	lr

08008f1c <_init>:
 8008f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f1e:	bf00      	nop
 8008f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f22:	bc08      	pop	{r3}
 8008f24:	469e      	mov	lr, r3
 8008f26:	4770      	bx	lr

08008f28 <_fini>:
 8008f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f2a:	bf00      	nop
 8008f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f2e:	bc08      	pop	{r3}
 8008f30:	469e      	mov	lr, r3
 8008f32:	4770      	bx	lr
