11:26:57 DEBUG : Logs will be stored at 'C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/IDE.log'.
11:27:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\brent\Desktop\PXLocal\EOS\project_1\vitis\temp_xsdb_launch_script.tcl
11:27:10 INFO  : Platform repository initialization has completed.
11:27:12 INFO  : Registering command handlers for Vitis TCF services
11:27:22 INFO  : XSCT server has started successfully.
11:27:22 INFO  : Successfully done setting XSCT server connection channel  
11:27:31 INFO  : plnx-install-location is set to ''
11:27:31 INFO  : Successfully done setting workspace for the tool. 
11:27:31 INFO  : Successfully done query RDI_DATADIR 
11:28:49 INFO  : Result from executing command 'getProjects': HW_EOS_export
11:28:49 INFO  : Result from executing command 'getPlatforms': 
11:28:49 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:28:50 INFO  : Platform 'HW_EOS_export' is added to custom repositories.
11:29:12 INFO  : Platform 'HW_EOS_export' is added to custom repositories.
11:30:48 INFO  : Result from executing command 'getProjects': HW_EOS_export
11:30:48 INFO  : Result from executing command 'getPlatforms': HW_EOS_export|C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_export/export/HW_EOS_export/HW_EOS_export.xpfm
11:31:15 INFO  : No changes in MSS file content so sources will not be generated.
11:34:27 INFO  : No changes in MSS file content so sources will not be generated.
11:55:12 INFO  : Result from executing command 'getProjects': HW_EOS_export
11:55:12 INFO  : Result from executing command 'getPlatforms': HW_EOS_export|C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_export/export/HW_EOS_export/HW_EOS_export.xpfm
11:55:14 INFO  : Checking for BSP changes to sync application flags for project 'HW_EOS_app'...
12:09:30 INFO  : Checking for BSP changes to sync application flags for project 'HW_EOS_app'...
12:10:16 INFO  : Checking for BSP changes to sync application flags for project 'HW_EOS_app'...
12:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:10 INFO  : 'jtag frequency' command is executed.
12:11:10 INFO  : Context for 'APU' is selected.
12:11:10 INFO  : System reset is completed.
12:11:13 INFO  : 'after 3000' command is executed.
12:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:11:16 INFO  : Device configured successfully with "C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/_ide/bitstream/HW_EOS_export.bit"
12:11:16 INFO  : Context for 'APU' is selected.
12:11:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_export/export/HW_EOS_export/hw/HW_EOS_export.xsa'.
12:11:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:17 INFO  : Context for 'APU' is selected.
12:11:17 INFO  : Sourcing of 'C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/_ide/psinit/ps7_init.tcl' is done.
12:11:17 INFO  : 'ps7_init' command is executed.
12:11:17 INFO  : 'ps7_post_config' command is executed.
12:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:18 INFO  : The application 'C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/Debug/HW_EOS_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/_ide/bitstream/HW_EOS_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_export/export/HW_EOS_export/hw/HW_EOS_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/Debug/HW_EOS_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:50 INFO  : Checking for BSP changes to sync application flags for project 'HW_EOS_app'...
12:15:02 INFO  : Disconnected from the channel tcfchan#3.
12:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:15:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:15:19 INFO  : 'jtag frequency' command is executed.
12:15:19 INFO  : Context for 'APU' is selected.
12:15:19 INFO  : System reset is completed.
12:15:22 INFO  : 'after 3000' command is executed.
12:15:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:15:24 INFO  : Device configured successfully with "C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/_ide/bitstream/HW_EOS_export.bit"
12:15:24 INFO  : Context for 'APU' is selected.
12:15:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_export/export/HW_EOS_export/hw/HW_EOS_export.xsa'.
12:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:24 INFO  : Context for 'APU' is selected.
12:15:24 INFO  : Sourcing of 'C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/_ide/psinit/ps7_init.tcl' is done.
12:15:25 INFO  : 'ps7_init' command is executed.
12:15:25 INFO  : 'ps7_post_config' command is executed.
12:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:25 INFO  : The application 'C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/Debug/HW_EOS_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/_ide/bitstream/HW_EOS_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_export/export/HW_EOS_export/hw/HW_EOS_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/brent/Desktop/PXLocal/EOS/project_1/vitis/HW_EOS_app/Debug/HW_EOS_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:08 INFO  : Disconnected from the channel tcfchan#4.
12:21:41 INFO  : Checking for BSP changes to sync application flags for project 'HW_EOS_app'...
