<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1733323420">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1733323420"/>
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1733323396">
            <Task name="Map" build_result="2" update_result="0" update_time="1733323396"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1733308424"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1733323410">
            <Task name="PAR" build_result="2" update_result="0" update_time="1733323410"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1733323411"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1733323387">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1733323387"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1733323411"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1733301585"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1733301585"/>
        </Milestone>
        <Report name="SPI_FPGA_SPI.bgn" last_build_time="1733323420" last_build_size="1217"/>
        <Report name="SPI_FPGA_SPI.bin" last_build_time="1733323420" last_build_size="104156"/>
        <Report name="SPI_FPGA_SPI.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="SPI_FPGA_SPI.twr.html" last_build_time="1733323411" last_build_size="14574"/>
        <Report name="SPI_FPGA_SPI.udb" last_build_time="1733323410" last_build_size="28390"/>
        <Report name="SPI_FPGA_SPI_map.udb" last_build_time="1733323396" last_build_size="17080"/>
        <Report name="SPI_FPGA_SPI_rtl.udb" last_build_time="1733323386" last_build_size="16811"/>
        <Report name="SPI_FPGA_SPI_syn.udb" last_build_time="1733323387" last_build_size="9256"/>
    </Strategy>
</BuildStatus>
     