$date
	Mon Apr  8 20:47:25 2024
$end

$version
	Synopsys VCS version R-2020.12-SP2_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 54e8bf67b8549446 $end


$scope module RegisterBank_tb $end

$scope module uut $end
$var wire 5 ! register1 [4:0] $end
$var wire 5 " register2 [4:0] $end
$var wire 5 # register3 [4:0] $end
$var wire 64 $ datain [63:0] $end
$var wire 1 % clk $end
$var wire 1 & regwrite $end
$var wire 64 ' dataout1 [63:0] $end
$var wire 64 ( dataout2 [63:0] $end
$var integer 32 ) i $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
b00000000000000000000000000100000 )
b00000 !
b00001 "
b00010 #
b0001001000110100010101100111100010011010101111001101111011110000 $
0%
0&
b0000000000000000000000000000000000000000000000000000000000000000 '
b0000000000000000000000000000000000000000000000000000000000000001 (
$end
#10
1%
1&
#20
0%
0&
