// Seed: 2663185745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  assign module_1.id_0 = 0;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_0  = 32'd37,
    parameter id_15 = 32'd28,
    parameter id_18 = 32'd75
) (
    input tri0 _id_0,
    input wire id_1,
    inout wor id_2,
    input wor id_3,
    output tri id_4,
    output tri1 id_5,
    input wand id_6,
    input uwire id_7
    , id_27,
    output wand id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wand id_11,
    input wand id_12,
    input supply0 id_13,
    output tri1 id_14,
    input tri0 _id_15,
    input supply1 id_16,
    input wand id_17,
    input tri1 _id_18
    , id_28,
    input tri id_19,
    output uwire id_20,
    input wand id_21,
    input uwire id_22,
    output wand id_23,
    output tri1 id_24,
    input tri0 id_25
);
  wire  [  id_15  :  id_0  -  id_18  ]  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ;
  assign id_14 = 1 - 1;
  module_0 modCall_1 (
      id_43,
      id_30,
      id_27,
      id_47,
      id_38
  );
  logic id_48;
endmodule
