Warning (10268): Verilog HDL information at tp.v(45): always construct contains both blocking and non-blocking assignments File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v Line: 45
