module register
(input clk,
 input e,
 output reg a);

reg b,c,d;

always @ (posedge clk)
begin
	a=b;
	b=c;
	c=d;
	d=e;
end
endmodule
