<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\gwsynthesis\HDMI_IP_Test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec 15 14:06:54 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3524</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1931</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>135</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>293</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_i_ibuf/I </td>
</tr>
<tr>
<td>LED_WR_19</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>LED_WR_s7/F </td>
</tr>
<tr>
<td>LedPrescaler[2]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>LedPrescaler_2_s0/Q </td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>VideoGenerator/CPU_INT_n_s/F </td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.004</td>
<td>249.750
<td>0.000</td>
<td>2.002</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.040</td>
<td>24.975
<td>0.000</td>
<td>20.020</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUTD </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>LedPrescaler[2]</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">25.825(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CPU_INT_n</td>
<td>50.000(MHz)</td>
<td>78.089(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>SerialKeyboard/RX_Strobe</td>
<td>50.000(MHz)</td>
<td>143.971(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>249.750(MHz)</td>
<td>508.769(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>24.975(MHz)</td>
<td>63.501(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin_i!</h4>
<h4>No timing paths to get frequency of LED_WR_19!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LED_WR_19</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LED_WR_19</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LedPrescaler[2]</td>
<td>Setup</td>
<td>-1804.181</td>
<td>293</td>
</tr>
<tr>
<td>LedPrescaler[2]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-18.722</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/IncDecZ_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.322</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-18.183</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.139</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-18.177</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.134</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-18.177</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.134</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-18.165</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/F_6_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.765</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-18.018</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.974</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-17.892</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.849</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-17.709</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.666</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-17.698</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.655</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-17.557</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-17.557</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-17.459</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-16.490</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.446</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-16.427</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/F_2_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.027</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-16.005</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.962</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-15.909</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.865</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-15.760</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.717</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-15.697</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/DO_7_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.297</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-15.599</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-15.446</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-15.429</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.386</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-15.314</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[0]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.270</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-15.300</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/ACC_6_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.900</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-15.196</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/SP_7_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.796</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-15.114</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.071</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>VideoGenerator/ViewPortY_0_s0/Q</td>
<td>VideoGenerator/ViewPortY_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>LedPrescaler_1_s0/Q</td>
<td>LedPrescaler_1_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_2_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_2_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>LedPrescaler_0_s0/Q</td>
<td>LedPrescaler_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>VideoGenerator/ViewPortX_0_s0/Q</td>
<td>VideoGenerator/ViewPortX_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>VideoGenerator/Ycounter_0_s0/Q</td>
<td>VideoGenerator/Ycounter_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.710</td>
<td>CPU/u0/R_2_s1/Q</td>
<td>CPU/u0/R_2_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>CPU/u0/R_4_s1/Q</td>
<td>CPU/u0/R_4_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.711</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_1_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_1_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>13</td>
<td>0.711</td>
<td>CPU/u0/R_1_s1/Q</td>
<td>CPU/u0/R_1_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>14</td>
<td>0.714</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>15</td>
<td>0.715</td>
<td>CPU/u0/TState_0_s1/Q</td>
<td>CPU/u0/TState_0_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>16</td>
<td>0.716</td>
<td>CPU/u0/MCycle_1_s0/Q</td>
<td>CPU/u0/MCycle_1_s0/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
<tr>
<td>17</td>
<td>0.722</td>
<td>VideoGenerator/ViewPortX_4_s0/Q</td>
<td>VZVRAM/dpb_inst_0/ADB[4]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.882</td>
</tr>
<tr>
<td>18</td>
<td>0.729</td>
<td>VideoGenerator/ViewPortY_2_s0/Q</td>
<td>VideoGenerator/ViewPortY_2_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.580</td>
<td>SerialKeyboard/reg7F_1_s4/Q</td>
<td>SerialKeyboard/reg7F_1_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>7.127</td>
</tr>
<tr>
<td>2</td>
<td>2.614</td>
<td>SerialKeyboard/reg7F_1_s1/Q</td>
<td>SerialKeyboard/reg7F_1_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.220</td>
<td>7.533</td>
</tr>
<tr>
<td>3</td>
<td>2.818</td>
<td>SerialKeyboard/reg7F_4_s4/Q</td>
<td>SerialKeyboard/reg7F_4_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>6.889</td>
</tr>
<tr>
<td>4</td>
<td>3.046</td>
<td>SerialKeyboard/reg7F_1_s4/Q</td>
<td>SerialKeyboard/reg7F_1_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>6.661</td>
</tr>
<tr>
<td>5</td>
<td>3.345</td>
<td>SerialKeyboard/regFD_2_s4/Q</td>
<td>SerialKeyboard/regFD_2_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>6.362</td>
</tr>
<tr>
<td>6</td>
<td>3.352</td>
<td>SerialKeyboard/reg7F_3_s4/Q</td>
<td>SerialKeyboard/reg7F_3_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>6.355</td>
</tr>
<tr>
<td>7</td>
<td>3.352</td>
<td>SerialKeyboard/reg7F_3_s4/Q</td>
<td>SerialKeyboard/reg7F_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>6.355</td>
</tr>
<tr>
<td>8</td>
<td>3.385</td>
<td>SerialKeyboard/regEF_4_s4/Q</td>
<td>SerialKeyboard/regEF_4_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>6.322</td>
</tr>
<tr>
<td>9</td>
<td>3.491</td>
<td>SerialKeyboard/regDF_5_s4/Q</td>
<td>SerialKeyboard/regDF_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>6.216</td>
</tr>
<tr>
<td>10</td>
<td>3.601</td>
<td>SerialKeyboard/reg7F_5_s1/Q</td>
<td>SerialKeyboard/reg7F_5_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.220</td>
<td>6.546</td>
</tr>
<tr>
<td>11</td>
<td>3.603</td>
<td>SerialKeyboard/reg7F_5_s4/Q</td>
<td>SerialKeyboard/reg7F_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>6.104</td>
</tr>
<tr>
<td>12</td>
<td>3.671</td>
<td>SerialKeyboard/regDF_5_s1/Q</td>
<td>SerialKeyboard/regDF_5_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.220</td>
<td>6.475</td>
</tr>
<tr>
<td>13</td>
<td>3.881</td>
<td>SerialKeyboard/regF7_0_s4/Q</td>
<td>SerialKeyboard/regF7_0_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>5.826</td>
</tr>
<tr>
<td>14</td>
<td>3.951</td>
<td>SerialKeyboard/reg7F_3_s0/Q</td>
<td>SerialKeyboard/reg7F_3_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.220</td>
<td>6.195</td>
</tr>
<tr>
<td>15</td>
<td>4.145</td>
<td>SerialKeyboard/regF7_3_s4/Q</td>
<td>SerialKeyboard/regF7_3_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>5.562</td>
</tr>
<tr>
<td>16</td>
<td>4.236</td>
<td>SerialKeyboard/regEF_5_s1/Q</td>
<td>SerialKeyboard/regEF_5_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.220</td>
<td>5.910</td>
</tr>
<tr>
<td>17</td>
<td>4.251</td>
<td>SerialKeyboard/reg7F_4_s4/Q</td>
<td>SerialKeyboard/reg7F_4_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>5.456</td>
</tr>
<tr>
<td>18</td>
<td>4.270</td>
<td>SerialKeyboard/regEF_5_s4/Q</td>
<td>SerialKeyboard/regEF_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>5.437</td>
</tr>
<tr>
<td>19</td>
<td>4.355</td>
<td>SerialKeyboard/regFB_4_s4/Q</td>
<td>SerialKeyboard/regFB_4_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>5.352</td>
</tr>
<tr>
<td>20</td>
<td>4.356</td>
<td>SerialKeyboard/regFB_4_s4/Q</td>
<td>SerialKeyboard/regFB_4_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>5.351</td>
</tr>
<tr>
<td>21</td>
<td>4.383</td>
<td>SerialKeyboard/regEF_4_s0/Q</td>
<td>SerialKeyboard/regEF_4_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.220</td>
<td>5.764</td>
</tr>
<tr>
<td>22</td>
<td>4.431</td>
<td>SerialKeyboard/regEF_4_s4/Q</td>
<td>SerialKeyboard/regEF_4_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>5.276</td>
</tr>
<tr>
<td>23</td>
<td>4.474</td>
<td>SerialKeyboard/regDF_5_s4/Q</td>
<td>SerialKeyboard/regDF_5_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>5.233</td>
</tr>
<tr>
<td>24</td>
<td>4.479</td>
<td>SerialKeyboard/regDF_4_s4/Q</td>
<td>SerialKeyboard/regDF_4_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.220</td>
<td>5.228</td>
</tr>
<tr>
<td>25</td>
<td>4.490</td>
<td>SerialKeyboard/regBF_1_s0/Q</td>
<td>SerialKeyboard/regBF_1_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.220</td>
<td>5.656</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.323</td>
<td>SerialKeyboard/TypeRateCounter_0_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_0_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.890</td>
</tr>
<tr>
<td>2</td>
<td>0.324</td>
<td>SerialKeyboard/TypeRateCounter_31_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_31_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.891</td>
</tr>
<tr>
<td>3</td>
<td>0.324</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.891</td>
</tr>
<tr>
<td>4</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>5</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>6</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>7</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>8</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>9</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>10</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>11</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>12</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_26_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_26_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>13</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_27_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_27_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>14</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_28_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_28_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>15</td>
<td>0.329</td>
<td>SerialKeyboard/TypeRateCounter_29_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_29_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.896</td>
</tr>
<tr>
<td>16</td>
<td>0.330</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.897</td>
</tr>
<tr>
<td>17</td>
<td>0.330</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.897</td>
</tr>
<tr>
<td>18</td>
<td>0.330</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.897</td>
</tr>
<tr>
<td>19</td>
<td>0.330</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.897</td>
</tr>
<tr>
<td>20</td>
<td>0.330</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.897</td>
</tr>
<tr>
<td>21</td>
<td>0.330</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.897</td>
</tr>
<tr>
<td>22</td>
<td>0.332</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.899</td>
</tr>
<tr>
<td>23</td>
<td>0.332</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.899</td>
</tr>
<tr>
<td>24</td>
<td>0.332</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.899</td>
</tr>
<tr>
<td>25</td>
<td>0.332</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.522</td>
<td>1.899</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.703</td>
<td>1.953</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.639</td>
<td>8.889</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.639</td>
<td>8.889</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.639</td>
<td>8.889</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.639</td>
<td>8.889</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/regFB_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.639</td>
<td>8.889</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.639</td>
<td>8.889</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.639</td>
<td>8.889</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/regFB_5_s1</td>
</tr>
<tr>
<td>10</td>
<td>7.639</td>
<td>8.889</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CPU_INT_n</td>
<td>SerialKeyboard/reg7F_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.472</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>CPU/u0/n1484_s24/I2</td>
</tr>
<tr>
<td>28.498</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.948</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.758</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>CPU/u0/n1484_s14/I1</td>
</tr>
<tr>
<td>31.580</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>33.044</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>CPU/u0/n1349_s17/I1</td>
</tr>
<tr>
<td>34.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s17/F</td>
</tr>
<tr>
<td>35.381</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[3][B]</td>
<td>CPU/u0/n1349_s9/I2</td>
</tr>
<tr>
<td>36.480</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C11[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s9/F</td>
</tr>
<tr>
<td>36.486</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>CPU/u0/n1349_s4/I0</td>
</tr>
<tr>
<td>37.518</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C11[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s4/F</td>
</tr>
<tr>
<td>39.461</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>CPU/u0/n1830_s0/I1</td>
</tr>
<tr>
<td>40.087</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1830_s0/F</td>
</tr>
<tr>
<td>40.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/IncDecZ_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>CPU/u0/IncDecZ_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.099, 36.791%; route: 20.763, 54.181%; tC2Q: 3.460, 9.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.472</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>CPU/u0/n1484_s24/I2</td>
</tr>
<tr>
<td>28.498</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.942</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.363</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>31.462</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>31.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>CPU/u0/n1373_s5/I2</td>
</tr>
<tr>
<td>32.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s5/F</td>
</tr>
<tr>
<td>34.675</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>CPU/u0/RegDIH_7_s1/I3</td>
</tr>
<tr>
<td>35.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>37.567</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>CPU/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>38.599</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>39.904</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.811, 36.212%; route: 20.869, 54.716%; tC2Q: 3.460, 9.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.472</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>CPU/u0/n1484_s24/I2</td>
</tr>
<tr>
<td>28.498</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.942</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.363</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>31.462</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>31.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>CPU/u0/n1373_s5/I2</td>
</tr>
<tr>
<td>32.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s5/F</td>
</tr>
<tr>
<td>34.675</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>CPU/u0/RegDIH_7_s1/I3</td>
</tr>
<tr>
<td>35.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>37.567</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>CPU/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>38.599</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>39.899</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.811, 36.217%; route: 20.863, 54.709%; tC2Q: 3.460, 9.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.472</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>CPU/u0/n1484_s24/I2</td>
</tr>
<tr>
<td>28.498</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.942</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.363</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>31.462</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>31.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>CPU/u0/n1373_s5/I2</td>
</tr>
<tr>
<td>32.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s5/F</td>
</tr>
<tr>
<td>34.675</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>CPU/u0/RegDIH_7_s1/I3</td>
</tr>
<tr>
<td>35.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>37.567</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>CPU/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>38.599</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>39.899</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.811, 36.217%; route: 20.863, 54.709%; tC2Q: 3.460, 9.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.472</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>CPU/u0/n1484_s24/I2</td>
</tr>
<tr>
<td>28.498</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.948</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.758</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>CPU/u0/n1484_s14/I1</td>
</tr>
<tr>
<td>31.580</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>33.044</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>CPU/u0/n1349_s17/I1</td>
</tr>
<tr>
<td>34.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s17/F</td>
</tr>
<tr>
<td>35.381</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[3][B]</td>
<td>CPU/u0/n1349_s9/I2</td>
</tr>
<tr>
<td>36.480</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C11[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s9/F</td>
</tr>
<tr>
<td>36.486</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>CPU/u0/n1349_s4/I0</td>
</tr>
<tr>
<td>37.518</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C11[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s4/F</td>
</tr>
<tr>
<td>38.498</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>CPU/u0/n1349_s1/I2</td>
</tr>
<tr>
<td>39.530</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s1/F</td>
</tr>
<tr>
<td>39.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/F_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>CPU/u0/F_6_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>CPU/u0/F_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.505, 38.409%; route: 19.800, 52.429%; tC2Q: 3.460, 9.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.472</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>CPU/u0/n1484_s24/I2</td>
</tr>
<tr>
<td>28.498</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.942</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.363</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>31.462</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>31.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>CPU/u0/n1373_s5/I2</td>
</tr>
<tr>
<td>32.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s5/F</td>
</tr>
<tr>
<td>34.675</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>CPU/u0/RegDIH_7_s1/I3</td>
</tr>
<tr>
<td>35.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>37.567</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>CPU/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>38.599</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>39.739</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C20</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.811, 36.369%; route: 20.703, 54.519%; tC2Q: 3.460, 9.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.400</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.819</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>CPU/u0/n1374_s10/I1</td>
</tr>
<tr>
<td>27.621</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td>CPU/u0/n1374_s6/I0</td>
</tr>
<tr>
<td>28.861</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C11[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s6/F</td>
</tr>
<tr>
<td>30.975</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>32.036</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>32.457</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CPU/u0/RegDIH_6_s8/I0</td>
</tr>
<tr>
<td>33.489</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s8/F</td>
</tr>
<tr>
<td>33.494</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>CPU/u0/RegDIH_6_s3/I0</td>
</tr>
<tr>
<td>34.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>36.537</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>CPU/u0/RegDIH_6_s1/I0</td>
</tr>
<tr>
<td>37.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s1/F</td>
</tr>
<tr>
<td>37.364</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>38.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>39.613</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.638, 38.675%; route: 19.751, 52.183%; tC2Q: 3.460, 9.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.472</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>CPU/u0/n1484_s24/I2</td>
</tr>
<tr>
<td>28.498</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.942</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.363</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>31.462</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>31.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>CPU/u0/n1373_s5/I2</td>
</tr>
<tr>
<td>32.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s5/F</td>
</tr>
<tr>
<td>34.675</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>CPU/u0/RegDIH_7_s1/I3</td>
</tr>
<tr>
<td>35.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>37.567</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>CPU/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>38.599</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>39.430</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.811, 36.667%; route: 20.395, 54.147%; tC2Q: 3.460, 9.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.472</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>CPU/u0/n1484_s24/I2</td>
</tr>
<tr>
<td>28.498</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.942</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.363</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>31.462</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>31.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>CPU/u0/n1373_s5/I2</td>
</tr>
<tr>
<td>32.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s5/F</td>
</tr>
<tr>
<td>34.675</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>CPU/u0/RegDIH_7_s1/I3</td>
</tr>
<tr>
<td>35.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>37.567</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>CPU/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>38.599</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>39.420</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.811, 36.678%; route: 20.384, 54.134%; tC2Q: 3.460, 9.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.400</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.819</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>CPU/u0/n1374_s10/I1</td>
</tr>
<tr>
<td>27.621</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td>CPU/u0/n1374_s6/I0</td>
</tr>
<tr>
<td>28.861</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C11[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s6/F</td>
</tr>
<tr>
<td>30.975</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>32.036</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>32.457</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CPU/u0/RegDIH_6_s8/I0</td>
</tr>
<tr>
<td>33.489</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s8/F</td>
</tr>
<tr>
<td>33.494</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>CPU/u0/RegDIH_6_s3/I0</td>
</tr>
<tr>
<td>34.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>36.537</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>CPU/u0/RegDIH_6_s1/I0</td>
</tr>
<tr>
<td>37.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s1/F</td>
</tr>
<tr>
<td>37.364</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>38.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>39.279</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.638, 39.020%; route: 19.416, 51.756%; tC2Q: 3.460, 9.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.400</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.819</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>CPU/u0/n1374_s10/I1</td>
</tr>
<tr>
<td>27.621</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td>CPU/u0/n1374_s6/I0</td>
</tr>
<tr>
<td>28.861</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C11[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s6/F</td>
</tr>
<tr>
<td>30.975</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>32.036</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>32.457</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CPU/u0/RegDIH_6_s8/I0</td>
</tr>
<tr>
<td>33.489</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s8/F</td>
</tr>
<tr>
<td>33.494</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>CPU/u0/RegDIH_6_s3/I0</td>
</tr>
<tr>
<td>34.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>36.537</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>CPU/u0/RegDIH_6_s1/I0</td>
</tr>
<tr>
<td>37.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s1/F</td>
</tr>
<tr>
<td>37.364</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>38.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>39.279</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C20</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.638, 39.020%; route: 19.416, 51.756%; tC2Q: 3.460, 9.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.400</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.819</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>CPU/u0/n1374_s10/I1</td>
</tr>
<tr>
<td>27.621</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td>CPU/u0/n1374_s6/I0</td>
</tr>
<tr>
<td>28.861</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C11[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s6/F</td>
</tr>
<tr>
<td>30.975</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>32.036</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>32.457</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CPU/u0/RegDIH_6_s8/I0</td>
</tr>
<tr>
<td>33.489</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s8/F</td>
</tr>
<tr>
<td>33.494</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>CPU/u0/RegDIH_6_s3/I0</td>
</tr>
<tr>
<td>34.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>36.052</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td>CPU/u0/RegDIL_6_s1/I0</td>
</tr>
<tr>
<td>36.678</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>36.684</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>37.716</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>39.180</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.375, 38.420%; route: 19.581, 52.333%; tC2Q: 3.460, 9.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.400</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.819</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>CPU/u0/n1374_s10/I1</td>
</tr>
<tr>
<td>27.621</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td>CPU/u0/n1374_s6/I0</td>
</tr>
<tr>
<td>28.861</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C11[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s6/F</td>
</tr>
<tr>
<td>30.975</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>32.036</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>32.457</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CPU/u0/RegDIH_6_s8/I0</td>
</tr>
<tr>
<td>33.489</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s8/F</td>
</tr>
<tr>
<td>33.494</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>CPU/u0/RegDIH_6_s3/I0</td>
</tr>
<tr>
<td>34.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>36.052</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td>CPU/u0/RegDIL_6_s1/I0</td>
</tr>
<tr>
<td>36.678</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>36.684</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>37.716</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>38.211</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.375, 39.441%; route: 18.611, 51.065%; tC2Q: 3.460, 9.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.472</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>CPU/u0/n1484_s24/I2</td>
</tr>
<tr>
<td>28.498</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.948</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.758</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>CPU/u0/n1484_s14/I1</td>
</tr>
<tr>
<td>31.580</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>33.044</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[3][A]</td>
<td>CPU/u0/n1489_s16/I1</td>
</tr>
<tr>
<td>34.143</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s16/F</td>
</tr>
<tr>
<td>34.964</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>CPU/u0/n1489_s9/I1</td>
</tr>
<tr>
<td>35.996</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s9/F</td>
</tr>
<tr>
<td>36.970</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>CPU/u0/n1489_s7/I1</td>
</tr>
<tr>
<td>37.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s7/F</td>
</tr>
<tr>
<td>37.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/F_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>CPU/u0/F_2_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>CPU/u0/F_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.263, 36.814%; route: 19.304, 53.583%; tC2Q: 3.460, 9.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.400</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.819</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>CPU/u0/n1374_s10/I1</td>
</tr>
<tr>
<td>27.621</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td>CPU/u0/n1374_s6/I0</td>
</tr>
<tr>
<td>28.861</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C11[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s6/F</td>
</tr>
<tr>
<td>30.975</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>32.036</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>32.457</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CPU/u0/RegDIH_6_s8/I0</td>
</tr>
<tr>
<td>33.489</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s8/F</td>
</tr>
<tr>
<td>33.494</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>CPU/u0/RegDIH_6_s3/I0</td>
</tr>
<tr>
<td>34.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>36.052</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td>CPU/u0/RegDIL_6_s1/I0</td>
</tr>
<tr>
<td>36.678</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>36.684</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>37.716</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>37.727</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.375, 39.973%; route: 18.127, 50.406%; tC2Q: 3.460, 9.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.378</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.199</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][B]</td>
<td>CPU/u0/n1375_s9/I1</td>
</tr>
<tr>
<td>27.825</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s9/F</td>
</tr>
<tr>
<td>28.644</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>29.743</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>30.718</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>CPU/u0/n1375_s15/I1</td>
</tr>
<tr>
<td>31.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s15/F</td>
</tr>
<tr>
<td>34.189</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>CPU/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>34.814</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>35.237</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>36.336</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>37.630</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C20</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.360, 34.462%; route: 20.045, 55.890%; tC2Q: 3.460, 9.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.378</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.199</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][B]</td>
<td>CPU/u0/n1375_s9/I1</td>
</tr>
<tr>
<td>27.825</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s9/F</td>
</tr>
<tr>
<td>28.644</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>29.743</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>30.718</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>CPU/u0/n1375_s15/I1</td>
</tr>
<tr>
<td>31.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s15/F</td>
</tr>
<tr>
<td>34.189</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>CPU/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>34.814</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>35.237</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/RegDIL_5_s0/I0</td>
</tr>
<tr>
<td>36.336</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>37.482</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.360, 34.605%; route: 19.897, 55.707%; tC2Q: 3.460, 9.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/DO_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.472</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>CPU/u0/n1484_s24/I2</td>
</tr>
<tr>
<td>28.498</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.942</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.363</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>31.462</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>31.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>CPU/u0/n1373_s5/I2</td>
</tr>
<tr>
<td>32.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s5/F</td>
</tr>
<tr>
<td>32.950</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>CPU/u0/n1373_s1/I1</td>
</tr>
<tr>
<td>33.982</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s1/F</td>
</tr>
<tr>
<td>36.435</td>
<td>2.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>CPU/u0/n1373_s0/I0</td>
</tr>
<tr>
<td>37.061</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s0/F</td>
</tr>
<tr>
<td>37.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" font-weight:bold;">CPU/u0/DO_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>CPU/u0/DO_7_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>CPU/u0/DO_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.300, 37.681%; route: 18.537, 52.517%; tC2Q: 3.460, 9.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.378</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.199</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][B]</td>
<td>CPU/u0/n1375_s9/I1</td>
</tr>
<tr>
<td>27.825</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s9/F</td>
</tr>
<tr>
<td>28.644</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>29.743</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>30.718</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>CPU/u0/n1375_s15/I1</td>
</tr>
<tr>
<td>31.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s15/F</td>
</tr>
<tr>
<td>34.189</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>CPU/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>34.814</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>35.237</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>36.336</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>37.320</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.360, 34.763%; route: 19.735, 55.506%; tC2Q: 3.460, 9.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.378</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.199</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][B]</td>
<td>CPU/u0/n1375_s9/I1</td>
</tr>
<tr>
<td>27.825</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s9/F</td>
</tr>
<tr>
<td>28.644</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>29.743</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>30.718</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>CPU/u0/n1375_s15/I1</td>
</tr>
<tr>
<td>31.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s15/F</td>
</tr>
<tr>
<td>34.189</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>CPU/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>34.814</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>35.237</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/RegDIL_5_s0/I0</td>
</tr>
<tr>
<td>36.336</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>37.167</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.360, 34.913%; route: 19.583, 55.314%; tC2Q: 3.460, 9.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.378</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.199</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][B]</td>
<td>CPU/u0/n1375_s9/I1</td>
</tr>
<tr>
<td>27.825</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s9/F</td>
</tr>
<tr>
<td>28.644</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>29.743</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>30.718</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>CPU/u0/n1375_s15/I1</td>
</tr>
<tr>
<td>31.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s15/F</td>
</tr>
<tr>
<td>34.189</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>CPU/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>34.814</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>35.237</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>CPU/u0/RegDIL_5_s0/I0</td>
</tr>
<tr>
<td>36.336</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>37.151</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.360, 34.929%; route: 19.566, 55.293%; tC2Q: 3.460, 9.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.321</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>26.326</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[3][B]</td>
<td>CPU/u0/n1376_s6/I1</td>
</tr>
<tr>
<td>26.952</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s6/F</td>
</tr>
<tr>
<td>28.258</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[2][B]</td>
<td>CPU/u0/n1376_s4/I1</td>
</tr>
<tr>
<td>29.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s4/F</td>
</tr>
<tr>
<td>29.362</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[2][A]</td>
<td>CPU/u0/n1376_s2/I1</td>
</tr>
<tr>
<td>30.394</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s2/F</td>
</tr>
<tr>
<td>33.168</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>CPU/u0/RegDIH_4_s1/I0</td>
</tr>
<tr>
<td>34.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s1/F</td>
</tr>
<tr>
<td>35.094</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>CPU/u0/RegDIH_4_s0/I0</td>
</tr>
<tr>
<td>35.720</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>37.035</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.304, 34.885%; route: 19.506, 55.305%; tC2Q: 3.460, 9.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/ACC_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.400</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.819</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>CPU/u0/n1374_s10/I1</td>
</tr>
<tr>
<td>27.621</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td>CPU/u0/n1374_s6/I0</td>
</tr>
<tr>
<td>28.861</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C11[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s6/F</td>
</tr>
<tr>
<td>30.975</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>32.074</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>32.085</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>CPU/u0/n1374_s2/I0</td>
</tr>
<tr>
<td>33.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>35.566</td>
<td>2.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>CPU/u0/n1453_s3/I0</td>
</tr>
<tr>
<td>36.665</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1453_s3/F</td>
</tr>
<tr>
<td>36.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/ACC_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>CPU/u0/ACC_6_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>CPU/u0/ACC_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.755, 36.547%; route: 18.685, 53.539%; tC2Q: 3.460, 9.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/SP_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>25.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.472</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>CPU/u0/n1484_s24/I2</td>
</tr>
<tr>
<td>28.498</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.916</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.942</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.363</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>31.462</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>31.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>CPU/u0/n1373_s5/I2</td>
</tr>
<tr>
<td>32.529</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s5/F</td>
</tr>
<tr>
<td>32.950</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>CPU/u0/n1373_s1/I1</td>
</tr>
<tr>
<td>33.982</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s1/F</td>
</tr>
<tr>
<td>35.462</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>CPU/u0/n1476_s4/I0</td>
</tr>
<tr>
<td>36.561</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1476_s4/F</td>
</tr>
<tr>
<td>36.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" font-weight:bold;">CPU/u0/SP_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>CPU/u0/SP_7_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>CPU/u0/SP_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.773, 39.582%; route: 17.563, 50.474%; tC2Q: 3.460, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[8]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.225</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>7.654</td>
<td>2.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I0</td>
</tr>
<tr>
<td>8.476</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>10.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>11.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>12.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>14.927</td>
<td>2.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s28/I2</td>
</tr>
<tr>
<td>15.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s28/F</td>
</tr>
<tr>
<td>15.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>CPU/u0/n2206_s22/I0</td>
</tr>
<tr>
<td>15.898</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.362</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>CPU/u0/alu/n23_s7/I3</td>
</tr>
<tr>
<td>18.184</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s7/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>CPU/u0/alu/n23_s4/I3</td>
</tr>
<tr>
<td>18.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>20.610</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/alu/n23_s9/I3</td>
</tr>
<tr>
<td>21.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>22.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.234</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.291</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>25.758</td>
<td>2.353</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>25.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C11[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.378</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.199</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][B]</td>
<td>CPU/u0/n1375_s9/I1</td>
</tr>
<tr>
<td>27.825</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s9/F</td>
</tr>
<tr>
<td>28.644</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>29.743</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>30.718</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>CPU/u0/n1375_s15/I1</td>
</tr>
<tr>
<td>31.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s15/F</td>
</tr>
<tr>
<td>34.189</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>CPU/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>34.814</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>35.237</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>CPU/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>36.336</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>36.836</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.765</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.722</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.360, 35.243%; route: 19.251, 54.891%; tC2Q: 3.460, 9.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.765, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>VideoGenerator/n162_s2/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n162_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>LedPrescaler_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LedPrescaler_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>LedPrescaler_1_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">LedPrescaler_1_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>n609_s0/I1</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">n609_s0/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">LedPrescaler_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>LedPrescaler_1_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>LedPrescaler_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C39[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_2_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>SerialKeyboard/SerialUART/n134_s16/I2</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n134_s16/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C38[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_0_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>SerialKeyboard/SerialUART/n133_s20/I0</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n133_s20/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_2_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_2_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>SerialKeyboard/SerialUART/n131_s18/I2</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n131_s18/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_2_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C39[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_7_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>SerialKeyboard/SerialUART/n126_s21/I2</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n126_s21/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>LedPrescaler_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LedPrescaler_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>LedPrescaler_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">LedPrescaler_0_s0/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>n610_s2/I0</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">n610_s2/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">LedPrescaler_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>LedPrescaler_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>LedPrescaler_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>VideoGenerator/ViewPortX_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_0_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>VideoGenerator/n225_s2/I0</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n225_s2/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>VideoGenerator/ViewPortX_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>VideoGenerator/ViewPortX_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>VideoGenerator/Ycounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_0_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>VideoGenerator/n153_s2/I0</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n153_s2/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>VideoGenerator/Ycounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>CPU/u0/R_2_s1/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_2_s1/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>CPU/u0/n1108_s0/I2</td>
</tr>
<tr>
<td>1.992</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1108_s0/F</td>
</tr>
<tr>
<td>1.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>CPU/u0/R_2_s1/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>CPU/u0/R_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>CPU/u0/R_4_s1/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_4_s1/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>CPU/u0/n1106_s0/I1</td>
</tr>
<tr>
<td>1.992</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1106_s0/F</td>
</tr>
<tr>
<td>1.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>CPU/u0/R_4_s1/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>CPU/u0/R_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_1_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_1_s1/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>SerialKeyboard/SerialUART/n135_s15/I1</td>
</tr>
<tr>
<td>2.405</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n135_s15/F</td>
</tr>
<tr>
<td>2.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_1_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>CPU/u0/R_1_s1/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_1_s1/Q</td>
</tr>
<tr>
<td>1.621</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>CPU/u0/n1109_s0/I2</td>
</tr>
<tr>
<td>1.993</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1109_s0/F</td>
</tr>
<tr>
<td>1.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>CPU/u0/R_1_s1/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>CPU/u0/R_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
</tr>
<tr>
<td>2.035</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>SerialKeyboard/SerialUART/n138_s6/I3</td>
</tr>
<tr>
<td>2.407</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n138_s6/F</td>
</tr>
<tr>
<td>2.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/TState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/TState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>CPU/u0/TState_0_s1/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R13C25[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/TState_0_s1/Q</td>
</tr>
<tr>
<td>1.625</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>CPU/u0/n2450_s2/I0</td>
</tr>
<tr>
<td>1.997</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2450_s2/F</td>
</tr>
<tr>
<td>1.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/TState_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>CPU/u0/TState_0_s1/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>CPU/u0/TState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/MCycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/MCycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>CPU/u0/MCycle_1_s0/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>55</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/MCycle_1_s0/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>CPU/u0/n2404_s1/I2</td>
</tr>
<tr>
<td>1.998</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2404_s1/F</td>
</tr>
<tr>
<td>1.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/MCycle_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R7C32[0][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>CPU/u0/MCycle_1_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>CPU/u0/MCycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.958%; route: 0.011, 1.484%; tC2Q: 0.333, 46.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VZVRAM/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>VideoGenerator/ViewPortX_4_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_4_s0/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">VZVRAM/dpb_inst_0/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>VZVRAM/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.853</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>VZVRAM/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 62.218%; tC2Q: 0.333, 37.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_2_s0/Q</td>
</tr>
<tr>
<td>2.028</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C31[1][A]</td>
<td>VideoGenerator/n160_s/I1</td>
</tr>
<tr>
<td>2.422</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n160_s/SUM</td>
</tr>
<tr>
<td>2.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.858</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C33[1][A]</td>
<td>SerialKeyboard/n309_s/I1</td>
</tr>
<tr>
<td>2.252</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n309_s/SUM</td>
</tr>
<tr>
<td>2.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_8_s0/Q</td>
</tr>
<tr>
<td>1.858</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td>SerialKeyboard/n303_s/I1</td>
</tr>
<tr>
<td>2.252</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n303_s/SUM</td>
</tr>
<tr>
<td>2.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_12_s0/Q</td>
</tr>
<tr>
<td>1.858</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/n299_s/I1</td>
</tr>
<tr>
<td>2.252</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n299_s/SUM</td>
</tr>
<tr>
<td>2.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_14_s0/Q</td>
</tr>
<tr>
<td>1.858</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/n297_s/I1</td>
</tr>
<tr>
<td>2.252</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n297_s/SUM</td>
</tr>
<tr>
<td>2.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_18_s0/Q</td>
</tr>
<tr>
<td>1.858</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>SerialKeyboard/n293_s/I1</td>
</tr>
<tr>
<td>2.252</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n293_s/SUM</td>
</tr>
<tr>
<td>2.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_20_s0/Q</td>
</tr>
<tr>
<td>1.858</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>SerialKeyboard/n291_s/I1</td>
</tr>
<tr>
<td>2.252</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n291_s/SUM</td>
</tr>
<tr>
<td>2.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_24_s0/Q</td>
</tr>
<tr>
<td>1.858</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C37[0][A]</td>
<td>SerialKeyboard/n287_s/I1</td>
</tr>
<tr>
<td>2.252</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n287_s/SUM</td>
</tr>
<tr>
<td>2.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>SerialKeyboard/reg7F_1_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R18C31[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s4/Q</td>
</tr>
<tr>
<td>13.238</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>SerialKeyboard/n519_s3/I2</td>
</tr>
<tr>
<td>13.864</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n519_s3/F</td>
</tr>
<tr>
<td>14.669</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>SerialKeyboard/n185_s1/I3</td>
</tr>
<tr>
<td>15.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n185_s1/F</td>
</tr>
<tr>
<td>16.608</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>SerialKeyboard/n869_s0/I0</td>
</tr>
<tr>
<td>17.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n869_s0/F</td>
</tr>
<tr>
<td>19.485</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>SerialKeyboard/reg7F_1_s0/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_1_s0</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>SerialKeyboard/reg7F_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 39.625%; route: 3.844, 53.944%; tC2Q: 0.458, 6.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>SerialKeyboard/reg7F_1_s1/CLK</td>
</tr>
<tr>
<td>2.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s1/Q</td>
</tr>
<tr>
<td>2.951</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>SerialKeyboard/n519_s3/I0</td>
</tr>
<tr>
<td>4.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n519_s3/F</td>
</tr>
<tr>
<td>4.855</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>SerialKeyboard/n185_s1/I3</td>
</tr>
<tr>
<td>5.954</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n185_s1/F</td>
</tr>
<tr>
<td>6.794</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>SerialKeyboard/n869_s0/I0</td>
</tr>
<tr>
<td>7.893</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n869_s0/F</td>
</tr>
<tr>
<td>9.671</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>SerialKeyboard/reg7F_1_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 43.769%; route: 3.777, 50.146%; tC2Q: 0.458, 6.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>SerialKeyboard/reg7F_4_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_4_s4/Q</td>
</tr>
<tr>
<td>13.960</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td>SerialKeyboard/n513_s3/I2</td>
</tr>
<tr>
<td>14.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n513_s3/F</td>
</tr>
<tr>
<td>15.727</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td>SerialKeyboard/n72_s1/I3</td>
</tr>
<tr>
<td>16.353</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n72_s1/F</td>
</tr>
<tr>
<td>16.369</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>SerialKeyboard/n858_s0/I1</td>
</tr>
<tr>
<td>17.468</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n858_s0/F</td>
</tr>
<tr>
<td>19.247</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>SerialKeyboard/reg7F_4_s1/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_4_s1</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>SerialKeyboard/reg7F_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.351, 34.127%; route: 4.080, 59.220%; tC2Q: 0.458, 6.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>SerialKeyboard/reg7F_1_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R18C31[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s4/Q</td>
</tr>
<tr>
<td>13.238</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>SerialKeyboard/n519_s3/I2</td>
</tr>
<tr>
<td>13.864</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n519_s3/F</td>
</tr>
<tr>
<td>14.669</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>SerialKeyboard/n185_s1/I3</td>
</tr>
<tr>
<td>15.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n185_s1/F</td>
</tr>
<tr>
<td>16.608</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>SerialKeyboard/n867_s0/I1</td>
</tr>
<tr>
<td>17.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n867_s0/F</td>
</tr>
<tr>
<td>19.019</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>SerialKeyboard/reg7F_1_s1/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_1_s1</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>SerialKeyboard/reg7F_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.351, 35.297%; route: 3.851, 57.821%; tC2Q: 0.458, 6.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFD_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>SerialKeyboard/regFD_2_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s4/Q</td>
</tr>
<tr>
<td>13.156</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>SerialKeyboard/n445_s3/I2</td>
</tr>
<tr>
<td>13.958</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C33[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n445_s3/F</td>
</tr>
<tr>
<td>14.378</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>SerialKeyboard/n17_s1/I2</td>
</tr>
<tr>
<td>15.410</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n17_s1/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>SerialKeyboard/n731_s0/I1</td>
</tr>
<tr>
<td>16.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n731_s0/F</td>
</tr>
<tr>
<td>18.720</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>SerialKeyboard/regFD_2_s1/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFD_2_s1</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>SerialKeyboard/regFD_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 45.047%; route: 3.038, 47.749%; tC2Q: 0.458, 7.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/reg7F_3_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s4/Q</td>
</tr>
<tr>
<td>13.310</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>SerialKeyboard/n515_s3/I2</td>
</tr>
<tr>
<td>13.936</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n515_s3/F</td>
</tr>
<tr>
<td>14.916</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>SerialKeyboard/n180_s1/I3</td>
</tr>
<tr>
<td>16.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n180_s1/F</td>
</tr>
<tr>
<td>16.855</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[2][A]</td>
<td>SerialKeyboard/n862_s0/I1</td>
</tr>
<tr>
<td>17.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C36[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n862_s0/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>SerialKeyboard/reg7F_3_s1/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_3_s1</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>SerialKeyboard/reg7F_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 43.380%; route: 3.140, 49.408%; tC2Q: 0.458, 7.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/reg7F_3_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s4/Q</td>
</tr>
<tr>
<td>13.310</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>SerialKeyboard/n515_s3/I2</td>
</tr>
<tr>
<td>13.936</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n515_s3/F</td>
</tr>
<tr>
<td>14.916</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>SerialKeyboard/n180_s1/I3</td>
</tr>
<tr>
<td>16.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n180_s1/F</td>
</tr>
<tr>
<td>16.855</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[1][B]</td>
<td>SerialKeyboard/n864_s0/I0</td>
</tr>
<tr>
<td>17.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C36[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n864_s0/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>SerialKeyboard/reg7F_3_s0/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 43.380%; route: 3.140, 49.408%; tC2Q: 0.458, 7.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>SerialKeyboard/regEF_4_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s4/Q</td>
</tr>
<tr>
<td>13.156</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>SerialKeyboard/n477_s3/I2</td>
</tr>
<tr>
<td>13.782</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n477_s3/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>SerialKeyboard/n268_s1/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n268_s1/F</td>
</tr>
<tr>
<td>16.190</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[3][A]</td>
<td>SerialKeyboard/n792_s0/I1</td>
</tr>
<tr>
<td>17.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C37[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n792_s0/F</td>
</tr>
<tr>
<td>18.680</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td>SerialKeyboard/regEF_4_s1/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_4_s1</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[1][A]</td>
<td>SerialKeyboard/regEF_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 43.608%; route: 3.107, 49.143%; tC2Q: 0.458, 7.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>SerialKeyboard/regDF_5_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s4/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>SerialKeyboard/n487_s3/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n487_s3/F</td>
</tr>
<tr>
<td>14.386</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>SerialKeyboard/n116_s1/I3</td>
</tr>
<tr>
<td>15.012</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n116_s1/F</td>
</tr>
<tr>
<td>15.847</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>SerialKeyboard/n808_s0/I0</td>
</tr>
<tr>
<td>16.946</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n808_s0/F</td>
</tr>
<tr>
<td>18.575</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>SerialKeyboard/regDF_5_s0/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_5_s0</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>SerialKeyboard/regDF_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.527, 40.651%; route: 3.231, 51.976%; tC2Q: 0.458, 7.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>SerialKeyboard/reg7F_5_s1/CLK</td>
</tr>
<tr>
<td>2.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_5_s1/Q</td>
</tr>
<tr>
<td>2.942</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>SerialKeyboard/n511_s3/I0</td>
</tr>
<tr>
<td>4.003</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n511_s3/F</td>
</tr>
<tr>
<td>4.423</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>SerialKeyboard/n174_s1/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C34[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n174_s1/F</td>
</tr>
<tr>
<td>5.874</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>SerialKeyboard/n856_s0/I0</td>
</tr>
<tr>
<td>6.906</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n856_s0/F</td>
</tr>
<tr>
<td>8.684</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_5_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>SerialKeyboard/reg7F_5_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_5_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>SerialKeyboard/reg7F_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 47.650%; route: 2.968, 45.348%; tC2Q: 0.458, 7.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>SerialKeyboard/reg7F_5_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_5_s4/Q</td>
</tr>
<tr>
<td>13.156</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>SerialKeyboard/n511_s3/I2</td>
</tr>
<tr>
<td>13.781</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n511_s3/F</td>
</tr>
<tr>
<td>14.201</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>SerialKeyboard/n174_s1/I3</td>
</tr>
<tr>
<td>15.227</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C34[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n174_s1/F</td>
</tr>
<tr>
<td>15.652</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>SerialKeyboard/n856_s0/I0</td>
</tr>
<tr>
<td>16.684</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n856_s0/F</td>
</tr>
<tr>
<td>18.462</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>SerialKeyboard/reg7F_5_s0/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_5_s0</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>SerialKeyboard/reg7F_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.683, 43.955%; route: 2.963, 48.536%; tC2Q: 0.458, 7.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>SerialKeyboard/regDF_5_s1/CLK</td>
</tr>
<tr>
<td>2.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C38[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s1/Q</td>
</tr>
<tr>
<td>2.942</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>SerialKeyboard/n487_s3/I0</td>
</tr>
<tr>
<td>4.003</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n487_s3/F</td>
</tr>
<tr>
<td>4.425</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>SerialKeyboard/n116_s1/I3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n116_s1/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][A]</td>
<td>SerialKeyboard/n808_s0/I0</td>
</tr>
<tr>
<td>6.986</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n808_s0/F</td>
</tr>
<tr>
<td>8.614</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>SerialKeyboard/regDF_5_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 43.024%; route: 3.231, 49.897%; tC2Q: 0.458, 7.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>SerialKeyboard/regF7_0_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C39[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_0_s4/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>SerialKeyboard/n473_s3/I2</td>
</tr>
<tr>
<td>13.786</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n473_s3/F</td>
</tr>
<tr>
<td>14.207</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>SerialKeyboard/n103_s1/I3</td>
</tr>
<tr>
<td>15.268</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n103_s1/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>SerialKeyboard/n784_s0/I1</td>
</tr>
<tr>
<td>16.725</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n784_s0/F</td>
</tr>
<tr>
<td>18.184</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>SerialKeyboard/regF7_0_s1/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_0_s1</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>SerialKeyboard/regF7_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.718, 46.656%; route: 2.649, 45.476%; tC2Q: 0.458, 7.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>SerialKeyboard/reg7F_3_s0/CLK</td>
</tr>
<tr>
<td>2.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C34[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s0/Q</td>
</tr>
<tr>
<td>2.942</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>SerialKeyboard/n515_s3/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n515_s3/F</td>
</tr>
<tr>
<td>5.021</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>SerialKeyboard/n180_s1/I3</td>
</tr>
<tr>
<td>6.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n180_s1/F</td>
</tr>
<tr>
<td>6.960</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[1][B]</td>
<td>SerialKeyboard/n864_s0/I0</td>
</tr>
<tr>
<td>7.992</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C36[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n864_s0/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/reg7F_3_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 52.136%; route: 2.507, 40.466%; tC2Q: 0.458, 7.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>SerialKeyboard/regF7_3_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s4/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>SerialKeyboard/n467_s3/I2</td>
</tr>
<tr>
<td>14.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n467_s3/F</td>
</tr>
<tr>
<td>14.204</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>SerialKeyboard/n92_s1/I3</td>
</tr>
<tr>
<td>15.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n92_s1/F</td>
</tr>
<tr>
<td>15.043</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td>SerialKeyboard/n775_s0/I1</td>
</tr>
<tr>
<td>16.142</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n775_s0/F</td>
</tr>
<tr>
<td>17.921</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>SerialKeyboard/regF7_3_s1/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_3_s1</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>SerialKeyboard/regF7_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 53.088%; route: 2.151, 38.672%; tC2Q: 0.458, 8.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>SerialKeyboard/regEF_5_s1/CLK</td>
</tr>
<tr>
<td>2.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s1/Q</td>
</tr>
<tr>
<td>3.018</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>SerialKeyboard/n475_s3/I0</td>
</tr>
<tr>
<td>4.117</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n475_s3/F</td>
</tr>
<tr>
<td>4.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td>SerialKeyboard/n191_s1/I3</td>
</tr>
<tr>
<td>5.155</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n191_s1/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>SerialKeyboard/n790_s0/I0</td>
</tr>
<tr>
<td>6.270</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n790_s0/F</td>
</tr>
<tr>
<td>8.048</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td>SerialKeyboard/regEF_5_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C37[2][A]</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 54.654%; route: 2.222, 37.591%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>SerialKeyboard/reg7F_4_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_4_s4/Q</td>
</tr>
<tr>
<td>13.960</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td>SerialKeyboard/n513_s3/I2</td>
</tr>
<tr>
<td>14.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n513_s3/F</td>
</tr>
<tr>
<td>15.727</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td>SerialKeyboard/n72_s1/I3</td>
</tr>
<tr>
<td>16.353</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n72_s1/F</td>
</tr>
<tr>
<td>16.369</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>SerialKeyboard/n860_s0/I0</td>
</tr>
<tr>
<td>17.468</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n860_s0/F</td>
</tr>
<tr>
<td>17.814</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>SerialKeyboard/reg7F_4_s0/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_4_s0</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>SerialKeyboard/reg7F_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.351, 43.089%; route: 2.647, 48.510%; tC2Q: 0.458, 8.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][A]</td>
<td>SerialKeyboard/regEF_5_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R18C37[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s4/Q</td>
</tr>
<tr>
<td>13.238</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>SerialKeyboard/n475_s3/I2</td>
</tr>
<tr>
<td>13.864</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n475_s3/F</td>
</tr>
<tr>
<td>13.870</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td>SerialKeyboard/n191_s1/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n191_s1/F</td>
</tr>
<tr>
<td>14.918</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>SerialKeyboard/n790_s0/I0</td>
</tr>
<tr>
<td>16.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n790_s0/F</td>
</tr>
<tr>
<td>17.795</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>SerialKeyboard/regEF_5_s0/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 50.709%; route: 2.222, 40.861%; tC2Q: 0.458, 8.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFB_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFB_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>SerialKeyboard/regFB_4_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFB_4_s4/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>SerialKeyboard/n265_s5/I2</td>
</tr>
<tr>
<td>13.983</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n265_s5/F</td>
</tr>
<tr>
<td>13.994</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>SerialKeyboard/n265_s1/I3</td>
</tr>
<tr>
<td>14.816</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n265_s1/F</td>
</tr>
<tr>
<td>14.833</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>SerialKeyboard/n747_s0/I1</td>
</tr>
<tr>
<td>15.932</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n747_s0/F</td>
</tr>
<tr>
<td>17.711</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFB_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>SerialKeyboard/regFB_4_s1/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFB_4_s1</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>SerialKeyboard/regFB_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.743, 51.248%; route: 2.151, 40.189%; tC2Q: 0.458, 8.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFB_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFB_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>SerialKeyboard/regFB_4_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFB_4_s4/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>SerialKeyboard/n265_s5/I2</td>
</tr>
<tr>
<td>13.983</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n265_s5/F</td>
</tr>
<tr>
<td>13.994</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>SerialKeyboard/n265_s1/I3</td>
</tr>
<tr>
<td>14.816</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n265_s1/F</td>
</tr>
<tr>
<td>14.833</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>SerialKeyboard/n749_s0/I0</td>
</tr>
<tr>
<td>15.932</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n749_s0/F</td>
</tr>
<tr>
<td>17.710</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFB_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>SerialKeyboard/regFB_4_s0/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFB_4_s0</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>SerialKeyboard/regFB_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.743, 51.257%; route: 2.150, 40.179%; tC2Q: 0.458, 8.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>SerialKeyboard/regEF_4_s0/CLK</td>
</tr>
<tr>
<td>2.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s0/Q</td>
</tr>
<tr>
<td>3.017</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>SerialKeyboard/n477_s3/I1</td>
</tr>
<tr>
<td>4.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n477_s3/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>SerialKeyboard/n268_s1/I3</td>
</tr>
<tr>
<td>5.643</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n268_s1/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>SerialKeyboard/n794_s0/I0</td>
</tr>
<tr>
<td>7.556</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n794_s0/F</td>
</tr>
<tr>
<td>7.902</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>SerialKeyboard/regEF_4_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 56.042%; route: 2.075, 36.005%; tC2Q: 0.458, 7.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>SerialKeyboard/regEF_4_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s4/Q</td>
</tr>
<tr>
<td>13.156</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>SerialKeyboard/n477_s3/I2</td>
</tr>
<tr>
<td>13.782</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n477_s3/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>SerialKeyboard/n268_s1/I3</td>
</tr>
<tr>
<td>15.376</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n268_s1/F</td>
</tr>
<tr>
<td>16.190</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>SerialKeyboard/n794_s0/I0</td>
</tr>
<tr>
<td>17.289</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C37[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n794_s0/F</td>
</tr>
<tr>
<td>17.635</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>SerialKeyboard/regEF_4_s0/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_4_s0</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>SerialKeyboard/regEF_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 53.521%; route: 1.994, 37.793%; tC2Q: 0.458, 8.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>SerialKeyboard/regDF_5_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s4/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>SerialKeyboard/n487_s3/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n487_s3/F</td>
</tr>
<tr>
<td>14.386</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>SerialKeyboard/n116_s1/I3</td>
</tr>
<tr>
<td>15.012</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n116_s1/F</td>
</tr>
<tr>
<td>15.507</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>SerialKeyboard/n806_s0/I1</td>
</tr>
<tr>
<td>16.133</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n806_s0/F</td>
</tr>
<tr>
<td>17.592</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>SerialKeyboard/regDF_5_s1/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_5_s1</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>SerialKeyboard/regDF_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.054, 39.248%; route: 2.721, 51.995%; tC2Q: 0.458, 8.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td>SerialKeyboard/regDF_4_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R23C32[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_4_s4/Q</td>
</tr>
<tr>
<td>13.238</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>SerialKeyboard/n76_s2/I2</td>
</tr>
<tr>
<td>14.060</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n76_s2/F</td>
</tr>
<tr>
<td>14.066</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[2][B]</td>
<td>SerialKeyboard/n76_s1/I3</td>
</tr>
<tr>
<td>14.888</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C32[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n76_s1/F</td>
</tr>
<tr>
<td>15.728</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[2][B]</td>
<td>SerialKeyboard/n810_s0/I1</td>
</tr>
<tr>
<td>16.760</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C32[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n810_s0/F</td>
</tr>
<tr>
<td>17.586</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>SerialKeyboard/regDF_4_s1/CLK</td>
</tr>
<tr>
<td>22.109</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_4_s1</td>
</tr>
<tr>
<td>22.065</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>SerialKeyboard/regDF_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.676, 51.183%; route: 2.094, 40.050%; tC2Q: 0.458, 8.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.139</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>SerialKeyboard/regBF_1_s0/CLK</td>
</tr>
<tr>
<td>2.597</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C41[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s0/Q</td>
</tr>
<tr>
<td>2.942</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>SerialKeyboard/n507_s3/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n507_s3/F</td>
</tr>
<tr>
<td>4.052</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td>SerialKeyboard/n204_s4/I3</td>
</tr>
<tr>
<td>4.874</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C41[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n204_s4/F</td>
</tr>
<tr>
<td>5.710</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>SerialKeyboard/n848_s0/I0</td>
</tr>
<tr>
<td>6.336</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n848_s0/F</td>
</tr>
<tr>
<td>7.795</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>SerialKeyboard/regBF_1_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 45.031%; route: 2.651, 46.866%; tC2Q: 0.458, 8.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.890</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_0_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.891</td>
<td>1.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_31_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_31_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.891, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.891</td>
<td>1.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.891, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_26_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_26_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_27_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_27_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_28_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_28_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_29_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_29_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.899</td>
<td>1.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.899, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.899</td>
<td>1.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.899, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.899</td>
<td>1.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.899, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>161</td>
<td>R17C38[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.899</td>
<td>1.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>119</td>
<td>R14C34[0][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.899, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.764</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>12.633</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>21.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>12.633</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>21.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>12.633</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>21.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/regFB_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>12.633</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/regFB_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>21.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/regFB_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>12.633</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>21.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>12.633</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>21.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/regFB_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>12.633</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/regFB_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>21.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/regFB_5_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SerialKeyboard/reg7F_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>12.633</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>SerialKeyboard/reg7F_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>21.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>SerialKeyboard/reg7F_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>487</td>
<td>LedPrescaler[2]</td>
<td>-18.722</td>
<td>2.033</td>
</tr>
<tr>
<td>161</td>
<td>RX_Strobe</td>
<td>-3.179</td>
<td>3.189</td>
</tr>
<tr>
<td>158</td>
<td>clk25mhz</td>
<td>24.292</td>
<td>0.262</td>
</tr>
<tr>
<td>119</td>
<td>CPU_INT_n</td>
<td>1.836</td>
<td>3.743</td>
</tr>
<tr>
<td>100</td>
<td>IR[3]</td>
<td>-10.840</td>
<td>3.458</td>
</tr>
<tr>
<td>91</td>
<td>IR[1]</td>
<td>-9.412</td>
<td>6.060</td>
</tr>
<tr>
<td>89</td>
<td>IR[0]</td>
<td>-9.076</td>
<td>3.292</td>
</tr>
<tr>
<td>89</td>
<td>IR[2]</td>
<td>-9.822</td>
<td>5.042</td>
</tr>
<tr>
<td>79</td>
<td>IR[4]</td>
<td>-9.825</td>
<td>5.559</td>
</tr>
<tr>
<td>76</td>
<td>IR[5]</td>
<td>-11.473</td>
<td>5.556</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C20</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C18</td>
<td>84.72%</td>
</tr>
<tr>
<td>R23C35</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C14</td>
<td>83.33%</td>
</tr>
<tr>
<td>R23C34</td>
<td>83.33%</td>
</tr>
<tr>
<td>R23C36</td>
<td>83.33%</td>
</tr>
<tr>
<td>R16C19</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C20</td>
<td>80.56%</td>
</tr>
<tr>
<td>R6C20</td>
<td>80.56%</td>
</tr>
<tr>
<td>R13C31</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
