# VLSI internship at SMEClabs

Welcome to my VLSI internship repository at **SMEC Labs**. This repository contains a series of VHDL-based digital design modules that I developed and simulated as part of my internship training. These designs cover a wide range of fundamental building blocks used in modern digital systems.
![Counter Waveform](https://github.com/Athul2004/VLSI_INTERNSHIP/blob/4b84328d6ca4da32906dfa26379a0fccc2bb82eb/vlsi_certi.jpg)
## üìÅ Project Overview

During this internship, I focused on the RTL (Register Transfer Level) design and simulation of essential digital logic components using **VHDL**. The projects demonstrate skills in structural and behavioral modeling, as well as a good understanding of testbenches for functional verification.

## üõ†Ô∏è Implemented Modules

The following VHDL modules were developed:

- **Adders**
  - Half Adder
  - Full Adder
- **Arithmetic Logic Unit (ALU)**
- **Multiplexers**
  - MUX (Multiplexer)
- **Logic Gates**
  - NOT Gate
  - NAND (implemented using AND gates)
  - AND Gate
  - OR Gate
- **Flip-Flops**
  - D Flip-Flop
  - JK Flip-Flop
  - SR Flip-Flop
  - T Flip-Flop
- **Counters**
  - 2-bit Counter using D Flip-Flop
  - Johnson Counter
  - Ring Counter
- **Shift Registers**
  - Bidirectional Shift Register
  - SISO (Serial-In Serial-Out)
  - PIPO (Parallel-In Parallel-Out)
- **Encoders**
  - Encoder

## üß™ Testing

Each module includes a VHDL testbench to verify its correctness under various input conditions. Simulations were performed to confirm functional accuracy.


## üöÄ Tools & Technologies

- **VHDL** (primary design language)
- Simulation tools (ModelSim Mentor Graphics)
- Basic waveform analysis for debugging and validation

## üéØ Learning Outcomes

- RTL design practices
- Modular VHDL coding
- Functional simulation and verification
- Digital system design thinking

## üìù Assessment Tasks

As part of the internship evaluation, I implemented and verified the following modules:

### 1Ô∏è‚É£ Counter (Sequence 0010 to 1010)

- **Description**: A custom sequence counter counting from 0010 (2) to 1010 (10) in binary.
- **Design Language**: VHDL
- **Waveform Screenshot**:  
  ![Counter Waveform](https://github.com/Athul2004/VLSI_INTERNSHIP/blob/95699304e180fcc02118a596a6734a49ce32a64a/Screenshot%20(1487).png)

---

### 2Ô∏è‚É£ Shift Registers

#### a) Bidirectional Shift Register

- **Description**: A shift register capable of shifting data both left and right.
- **Design Language**: VHDL
- **Waveform Screenshot**:  
  ![Bidirectional Shift Register](https://github.com/Athul2004/VLSI_INTERNSHIP/blob/724884b6d486d25058046f9094fc1d52332a06d2/Screenshot%20(1488).png)

---

### 3Ô∏è‚É£ Counters

#### a) Johnson Counter

- **Description**: A Johnson counter generating a unique bit pattern through feedback.
- **Design Language**: VHDL
- **Waveform Screenshot**:  
  ![Johnson Counter](https://github.com/Athul2004/VLSI_INTERNSHIP/blob/28f7e96742f6e071ea853d14bce62188f9b405e0/Screenshot%20(1489).png)

---

### 4Ô∏è‚É£ Encoders

#### a) Encoder

- **Description**: Priority encoder to encode multiple inputs to binary output.
- **Design Language**: VHDL
- **Waveform Screenshot**:  
  ![Encoder](https://github.com/Athul2004/VLSI_INTERNSHIP/blob/9c4440a0082e7ddb5a253ecaa9c8b6f6492e787a/Screenshot%20(1490).png)

---

### 5Ô∏è‚É£ Flip-Flops

#### a) JK Flip-Flop

- **Description**: Standard JK flip-flop with asynchronous reset.
- **Design Language**: VHDL
- **Waveform Screenshot**:  
  ![JK Flip-Flop](https://github.com/Athul2004/VLSI_INTERNSHIP/blob/c375b867e43a57b722e03f5d0062bcb2abc8d619/Screenshot%20(1491).png)

---

### 6Ô∏è‚É£ Arithmetic Logic Unit (ALU)

- **Description**: 4-bit ALU supporting basic arithmetic and logic operations.
- **Design Language**: VHDL
- **Waveform Screenshot**:  
  ![ALU](https://github.com/Athul2004/VLSI_INTERNSHIP/blob/f9e0e43a5a8935bd9d6da12e8eec488c5a03f3c8/Screenshot%20(1492).png)

---

### 7Ô∏è‚É£ Multiplexers

#### a) 4:1 MUX

- **Description**: 4-to-1 multiplexer with select lines and data inputs.
- **Design Language**: VHDL
- **Waveform Screenshot**:  
  ![4:1 MUX](https://github.com/Athul2004/VLSI_INTERNSHIP/blob/fcaef538996ee4f3864902762681362c19208f84/Screenshot%20(1494).png)

---

### 8Ô∏è‚É£ Adders

#### a) Full Adder

- **Description**: 1-bit full adder with sum and carry outputs.
- **Design Language**: VHDL
- **Waveform Screenshot**:  
  ![Full Adder](https://github.com/Athul2004/VLSI_INTERNSHIP/blob/82d1c210d6344912b6fb761745a4036faed55f62/Screenshot%20(1495).png)

---

### 9Ô∏è‚É£ Logic Gates

#### a) NAND Gate Using AND Gates

- **Description**: NAND function implemented structurally using AND and NOT gates.
- **Design Language**: VHDL
- **Waveform Screenshot**:  
  ![NAND using AND Gates](https://github.com/Athul2004/VLSI_INTERNSHIP/blob/39754576e7267cb4531248aa734d1172b9198709/Screenshot%20(1496).png)

---

