TimeQuest Timing Analyzer report for master_example
Fri Apr 22 14:16:39 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 14. Slow 1200mV 85C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'clock_50_1'
 16. Slow 1200mV 85C Model Setup: 'n/a'
 17. Slow 1200mV 85C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 19. Slow 1200mV 85C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'clock_50_1'
 21. Slow 1200mV 85C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'
 22. Slow 1200mV 85C Model Hold: 'n/a'
 23. Slow 1200mV 85C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 24. Slow 1200mV 85C Model Recovery: 'clock_50_1'
 25. Slow 1200mV 85C Model Recovery: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 26. Slow 1200mV 85C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 27. Slow 1200mV 85C Model Removal: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 28. Slow 1200mV 85C Model Removal: 'clock_50_1'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 37. Slow 1200mV 0C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 38. Slow 1200mV 0C Model Setup: 'clock_50_1'
 39. Slow 1200mV 0C Model Setup: 'n/a'
 40. Slow 1200mV 0C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'
 41. Slow 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 42. Slow 1200mV 0C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 43. Slow 1200mV 0C Model Hold: 'clock_50_1'
 44. Slow 1200mV 0C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'
 45. Slow 1200mV 0C Model Hold: 'n/a'
 46. Slow 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 47. Slow 1200mV 0C Model Recovery: 'clock_50_1'
 48. Slow 1200mV 0C Model Recovery: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 49. Slow 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 50. Slow 1200mV 0C Model Removal: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 51. Slow 1200mV 0C Model Removal: 'clock_50_1'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 59. Fast 1200mV 0C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 60. Fast 1200mV 0C Model Setup: 'clock_50_1'
 61. Fast 1200mV 0C Model Setup: 'n/a'
 62. Fast 1200mV 0C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'
 63. Fast 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 64. Fast 1200mV 0C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 65. Fast 1200mV 0C Model Hold: 'clock_50_1'
 66. Fast 1200mV 0C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'
 67. Fast 1200mV 0C Model Hold: 'n/a'
 68. Fast 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 69. Fast 1200mV 0C Model Recovery: 'clock_50_1'
 70. Fast 1200mV 0C Model Recovery: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 71. Fast 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 72. Fast 1200mV 0C Model Removal: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'
 73. Fast 1200mV 0C Model Removal: 'clock_50_1'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; master_example                                      ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX150DF31C7                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                   ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                               ; Status ; Read at                  ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+
; amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Fri Apr 22 14:16:24 2016 ;
; amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Fri Apr 22 14:16:24 2016 ;
; amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc                       ; OK     ; Fri Apr 22 14:16:25 2016 ;
; master_example.sdc                                                                          ; OK     ; Fri Apr 22 14:16:25 2016 ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                                            ; Source                                                                                                                                             ; Targets                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                                                                                       ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock_50_1                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]                                                                                                      ; { amm_master_inst|altpll_qsys|sd1|pll7|clk[1] }                                                                                                       ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                                                                                       ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clock_50_1                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]                                                                                                      ; { amm_master_inst|altpll_qsys|sd1|pll7|clk[2] }                                                                                                       ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0] }  ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1] }  ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2] }  ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk } ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout            ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk  ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout }            ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout           ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk         ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout }        ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout           ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]   ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout }           ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                              ; { amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }                                                          ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                             ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout        ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout         ; { amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }                                                             ;
; clock_50_1                                                                                                                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                   ;                                                                                                                                                    ; { CLOCK_50 }                                                                                                                                          ;
; pcie_ref_clk                                                                                                                                      ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                   ;                                                                                                                                                    ; { PCIE_REFCLK_P }                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                               ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; 93.91 MHz  ; 93.91 MHz       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
; 102.23 MHz ; 102.23 MHz      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ;      ;
; 107.58 MHz ; 107.58 MHz      ; clock_50_1                                                                               ;      ;
; 172.71 MHz ; 172.71 MHz      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                               ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -2.648 ; -536.121      ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 10.218 ; 0.000         ;
; clock_50_1                                                                               ; 10.705 ; 0.000         ;
; n/a                                                                                      ; 14.094 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; 34.210 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                               ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.242 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 0.340 ; 0.000         ;
; clock_50_1                                                                               ; 0.380 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; 0.392 ; 0.000         ;
; n/a                                                                                      ; 5.479 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                            ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.555  ; 0.000         ;
; clock_50_1                                                                               ; 13.518 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 14.420 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                            ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.188 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 3.280 ; 0.000         ;
; clock_50_1                                                                               ; 4.902 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; 3.580  ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; 3.977  ; 0.000         ;
; pcie_ref_clk                                                                                                                               ; 4.980  ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                                                                                ; 9.607  ; 0.000         ;
; clock_50_1                                                                                                                                 ; 9.722  ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                                                                                ; 19.613 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.648 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[31] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.758     ;
; -2.648 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[55] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.758     ;
; -2.648 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[56] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.758     ;
; -2.648 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[58] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.758     ;
; -2.648 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[60] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.758     ;
; -2.648 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[61] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.758     ;
; -2.648 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[62] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.758     ;
; -2.648 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[63] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.758     ;
; -2.647 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[31] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.757     ;
; -2.647 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[55] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.757     ;
; -2.647 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[56] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.757     ;
; -2.647 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[58] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.757     ;
; -2.647 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[60] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.757     ;
; -2.647 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[61] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.757     ;
; -2.647 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[62] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.757     ;
; -2.647 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[63] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.757     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[0]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[1]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[2]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[3]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[4]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[5]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[6]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[16] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[17] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[18] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[19] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[20] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[21] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[22] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[23] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[24] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[25] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[26] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[27] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[28] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[29] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[30] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[32] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[33] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[34] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[64] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[65] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[66] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[67] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[73] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[74] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[75] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[76] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[77] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[78] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[79] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.658     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[0]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[1]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[2]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[3]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[4]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[5]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[6]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[16] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[17] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[18] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[19] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[20] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[21] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[22] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[23] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[24] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[25] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[26] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[27] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[28] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[29] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[30] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[32] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[33] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[34] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[64] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[65] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[66] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[67] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[73] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[74] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[75] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[76] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[77] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[78] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[79] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.657     ;
; -2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|empty_dff                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 10.423     ;
; -2.529 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|empty_dff                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 10.422     ;
; -2.510 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[31] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.620     ;
; -2.510 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[55] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.620     ;
; -2.510 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[56] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.620     ;
; -2.510 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[58] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.620     ;
; -2.510 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[60] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.620     ;
; -2.510 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[61] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.620     ;
; -2.510 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[62] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.620     ;
; -2.510 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[63] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.188      ; 10.620     ;
; -2.404 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[0]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.520     ;
; -2.404 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[1]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.194      ; 10.520     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 10.218 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 9.595      ;
; 10.300 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.078     ; 9.504      ;
; 10.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.080     ; 9.459      ;
; 10.368 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 9.419      ;
; 10.368 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 9.419      ;
; 10.390 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 9.397      ;
; 10.390 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 9.397      ;
; 10.391 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 9.396      ;
; 10.391 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 9.396      ;
; 10.536 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 9.277      ;
; 10.545 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 9.281      ;
; 10.572 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.030     ; 9.280      ;
; 10.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 9.188      ;
; 10.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 9.205      ;
; 10.627 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 9.190      ;
; 10.632 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.032     ; 9.218      ;
; 10.643 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.078     ; 9.161      ;
; 10.646 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.090     ; 9.146      ;
; 10.654 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.039     ; 9.189      ;
; 10.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.067     ; 9.145      ;
; 10.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.041     ; 9.144      ;
; 10.703 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 9.114      ;
; 10.714 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.041     ; 9.127      ;
; 10.717 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 9.096      ;
; 10.732 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 9.081      ;
; 10.746 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.067     ; 9.069      ;
; 10.757 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.043     ; 9.082      ;
; 10.768 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 9.032      ;
; 10.768 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 9.032      ;
; 10.772 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.030     ; 9.054      ;
; 10.772 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.030     ; 9.054      ;
; 10.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.071     ; 9.035      ;
; 10.790 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 9.023      ;
; 10.790 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 9.010      ;
; 10.790 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 9.010      ;
; 10.791 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 9.009      ;
; 10.791 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 9.009      ;
; 10.794 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.030     ; 9.032      ;
; 10.794 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.030     ; 9.032      ;
; 10.795 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.030     ; 9.031      ;
; 10.795 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.030     ; 9.031      ;
; 10.832 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.032     ; 8.992      ;
; 10.832 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.032     ; 8.992      ;
; 10.846 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.954      ;
; 10.846 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.954      ;
; 10.854 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.032     ; 8.970      ;
; 10.854 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.032     ; 8.970      ;
; 10.855 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.032     ; 8.969      ;
; 10.855 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.032     ; 8.969      ;
; 10.868 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.932      ;
; 10.868 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.932      ;
; 10.869 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.931      ;
; 10.869 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.931      ;
; 10.899 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe                                                                                                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 8.882      ;
; 10.899 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 8.882      ;
; 10.915 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.092     ; 8.875      ;
; 10.934 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 8.873      ;
; 10.936 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.890      ;
; 10.936 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.890      ;
; 10.940 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.030     ; 8.912      ;
; 10.947 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.093     ; 8.958      ;
; 10.957 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 8.856      ;
; 10.961 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.049     ; 8.872      ;
; 10.970 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 8.798      ;
; 10.970 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 8.798      ;
; 10.970 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 8.798      ;
; 10.988 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.093     ; 8.917      ;
; 10.997 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 8.820      ;
; 11.000 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.032     ; 8.850      ;
; 11.010 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 8.797      ;
; 11.014 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.812      ;
; 11.018 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 8.799      ;
; 11.021 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.051     ; 8.810      ;
; 11.024 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.039     ; 8.819      ;
; 11.042 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.077     ; 8.763      ;
; 11.049 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[21]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.085     ; 8.748      ;
; 11.050 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.051     ; 8.781      ;
; 11.061 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.067     ; 8.754      ;
; 11.073 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 8.744      ;
; 11.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.041     ; 8.757      ;
; 11.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[48]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.741      ;
; 11.088 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 8.725      ;
; 11.100 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.093     ; 8.805      ;
; 11.103 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.093     ; 8.802      ;
; 11.110 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.053     ; 8.719      ;
; 11.113 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.713      ;
; 11.118 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.077     ; 8.687      ;
; 11.121 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.030     ; 8.731      ;
; 11.125 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.058     ; 8.699      ;
; 11.129 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.092     ; 8.661      ;
; 11.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.070     ; 8.656      ;
; 11.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.694      ;
; 11.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.691      ;
; 11.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.030     ; 8.716      ;
; 11.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.069     ; 8.647      ;
; 11.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[56]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.064     ; 8.671      ;
; 11.152 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.032     ; 8.698      ;
; 11.161 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.639      ;
; 11.161 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 8.639      ;
; 11.167 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[48]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 8.650      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.705 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.088     ; 9.205      ;
; 11.170 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.088     ; 8.740      ;
; 11.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.088     ; 8.734      ;
; 11.498 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.088     ; 8.412      ;
; 11.512 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.088     ; 8.398      ;
; 11.520 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[24]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.105     ; 8.373      ;
; 11.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[10]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.109     ; 8.299      ;
; 11.645 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 8.270      ;
; 11.645 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 8.270      ;
; 11.645 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 8.270      ;
; 11.645 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 8.270      ;
; 11.645 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 8.270      ;
; 11.645 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 8.270      ;
; 11.645 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 8.270      ;
; 11.680 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 8.231      ;
; 11.680 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 8.231      ;
; 11.680 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 8.231      ;
; 11.680 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 8.231      ;
; 11.680 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 8.231      ;
; 11.684 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[31]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.107     ; 8.207      ;
; 11.709 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.092     ; 8.197      ;
; 11.709 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.092     ; 8.197      ;
; 11.737 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[27]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.105     ; 8.156      ;
; 11.759 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[27]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.107     ; 8.132      ;
; 11.790 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[21]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.107     ; 8.101      ;
; 11.805 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[21]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.105     ; 8.088      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.828 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.081      ;
; 11.832 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[24]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.107     ; 8.059      ;
; 11.861 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[29]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.107     ; 8.030      ;
; 11.865 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[12]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.109     ; 8.024      ;
; 11.875 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[31]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.105     ; 8.018      ;
; 11.891 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 8.018      ;
; 11.893 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_module_avalon_master_agent|hold_waitrequest                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.497     ; 7.608      ;
; 11.962 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[4]                                                                                                                                                                                            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.109     ; 7.927      ;
; 11.963 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][10]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.929      ;
; 11.963 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][12]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.929      ;
; 11.963 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][13]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.929      ;
; 11.963 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][15]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.929      ;
; 11.963 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][16]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.929      ;
; 11.963 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][17]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.929      ;
; 11.963 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][18]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.929      ;
; 11.963 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][26]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.929      ;
; 11.990 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.327      ; 8.335      ;
; 12.006 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[28]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.109     ; 7.883      ;
; 12.030 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][6]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 7.874      ;
; 12.030 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][7]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 7.874      ;
; 12.030 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][8]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 7.874      ;
; 12.030 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][9]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 7.874      ;
; 12.030 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][10]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 7.874      ;
; 12.030 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][30]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 7.874      ;
; 12.030 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][0]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 7.874      ;
; 12.030 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][3]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 7.874      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.036 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 7.875      ;
; 12.039 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][6]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.118     ; 7.841      ;
; 12.039 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][7]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.118     ; 7.841      ;
; 12.039 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][8]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.118     ; 7.841      ;
; 12.039 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][11]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.118     ; 7.841      ;
; 12.039 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][29]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.118     ; 7.841      ;
; 12.039 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][30]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.118     ; 7.841      ;
; 12.039 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][31]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.118     ; 7.841      ;
; 12.051 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[29]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.105     ; 7.842      ;
; 12.057 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.328      ; 8.269      ;
; 12.057 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.328      ; 8.269      ;
; 12.057 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.328      ; 8.269      ;
; 12.057 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.328      ; 8.269      ;
; 12.057 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.328      ; 8.269      ;
; 12.057 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.328      ; 8.269      ;
; 12.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 7.821      ;
; 12.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 7.821      ;
; 12.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 7.821      ;
; 12.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 7.821      ;
; 12.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 7.821      ;
; 12.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 7.821      ;
; 12.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 7.821      ;
; 12.100 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 7.815      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.718     ; 1.188      ;
; 14.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.718     ; 1.188      ;
; 14.098 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.718     ; 1.184      ;
; 14.098 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.718     ; 1.184      ;
; 14.232 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.740     ; 1.028      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 34.210 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.407      ;
; 34.214 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.403      ;
; 34.224 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.393      ;
; 34.232 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.383     ; 5.383      ;
; 34.273 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.344      ;
; 34.273 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.344      ;
; 34.273 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.344      ;
; 34.273 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.344      ;
; 34.273 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.344      ;
; 34.273 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.344      ;
; 34.569 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.048      ;
; 34.570 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.047      ;
; 34.598 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.380     ; 5.020      ;
; 34.598 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 5.019      ;
; 34.598 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.380     ; 5.020      ;
; 34.598 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.380     ; 5.020      ;
; 34.598 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.380     ; 5.020      ;
; 34.598 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.380     ; 5.020      ;
; 34.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.380     ; 4.841      ;
; 34.782 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.380     ; 4.836      ;
; 34.791 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.085     ; 5.162      ;
; 34.808 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.376     ; 4.814      ;
; 34.826 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.376     ; 4.796      ;
; 34.838 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.377     ; 4.783      ;
; 34.841 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.376     ; 4.781      ;
; 34.851 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.376     ; 4.771      ;
; 34.877 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.376     ; 4.745      ;
; 34.906 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.378     ; 4.714      ;
; 34.908 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.378     ; 4.712      ;
; 34.927 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.377     ; 4.694      ;
; 34.929 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.378     ; 4.691      ;
; 34.941 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.378     ; 4.679      ;
; 34.944 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.381     ; 4.673      ;
; 34.946 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.378     ; 4.674      ;
; 34.948 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.378     ; 4.672      ;
; 34.949 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.378     ; 4.671      ;
; 34.971 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.378     ; 4.649      ;
; 35.009 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.377     ; 4.612      ;
; 35.098 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.377     ; 4.523      ;
; 35.117 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.378     ; 4.503      ;
; 35.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.377     ; 4.489      ;
; 35.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.377     ; 4.487      ;
; 35.164 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.378     ; 4.456      ;
; 35.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.377     ; 4.441      ;
; 35.195 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.377     ; 4.426      ;
; 35.198 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.709      ;
; 35.198 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.709      ;
; 35.198 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.709      ;
; 35.198 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.709      ;
; 35.198 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.709      ;
; 35.198 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.709      ;
; 35.198 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.709      ;
; 35.198 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.709      ;
; 35.198 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.709      ;
; 35.198 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.709      ;
; 35.273 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.378     ; 4.347      ;
; 35.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.613      ;
; 35.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.613      ;
; 35.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.613      ;
; 35.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.613      ;
; 35.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.613      ;
; 35.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.613      ;
; 35.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.613      ;
; 35.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.613      ;
; 35.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.613      ;
; 35.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.613      ;
; 35.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.605      ;
; 35.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.605      ;
; 35.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.605      ;
; 35.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.605      ;
; 35.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.605      ;
; 35.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.605      ;
; 35.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.605      ;
; 35.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.605      ;
; 35.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.605      ;
; 35.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.605      ;
; 35.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.577      ;
; 35.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.577      ;
; 35.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.577      ;
; 35.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.577      ;
; 35.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.577      ;
; 35.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.577      ;
; 35.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.577      ;
; 35.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.577      ;
; 35.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.577      ;
; 35.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.577      ;
; 35.423 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.484      ;
; 35.423 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.484      ;
; 35.423 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.484      ;
; 35.423 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.484      ;
; 35.423 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.484      ;
; 35.423 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.484      ;
; 35.423 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.484      ;
; 35.423 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.484      ;
; 35.423 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.484      ;
; 35.423 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.484      ;
; 35.431 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.476      ;
; 35.431 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.476      ;
; 35.431 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.476      ;
; 35.431 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.091     ; 4.476      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.242 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[19]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.923      ;
; 0.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[18]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.937      ;
; 0.262 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[13]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.944      ;
; 0.268 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[77]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.950      ;
; 0.271 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[83]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.952      ;
; 0.301 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[32]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.976      ;
; 0.304 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[27]                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.989      ;
; 0.306 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[84]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.987      ;
; 0.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[65]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a0~porta_datain_reg0   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.983      ;
; 0.309 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.993      ;
; 0.310 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[82]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.988      ;
; 0.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[64]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a0~porta_datain_reg0   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.987      ;
; 0.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[61]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 0.991      ;
; 0.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[21]                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.001      ;
; 0.313 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[29]                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.998      ;
; 0.313 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[3]                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.454      ; 0.989      ;
; 0.315 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[51]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a50~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.990      ;
; 0.315 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.999      ;
; 0.316 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[22]                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.005      ;
; 0.316 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.994      ;
; 0.317 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[17]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.992      ;
; 0.317 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[36]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.992      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 0.997      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[23]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.993      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[15]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.996      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[53]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a50~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.994      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[30]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.994      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[42]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 0.998      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[15]                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.006      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[28]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.998      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.004      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[20]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.994      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[35]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.996      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[51]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.996      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[78]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.999      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[8]                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.999      ;
; 0.322 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[25]                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.011      ;
; 0.322 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[1]                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.000      ;
; 0.323 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[2]                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.007      ;
; 0.324 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[32]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.003      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[36]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.004      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[11]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.004      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[19]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.000      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[27]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.000      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[93]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.007      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[31]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.005      ;
; 0.328 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[46]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.003      ;
; 0.328 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[22]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.002      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[33]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.005      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 1.007      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[0]                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.004      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.010      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[28]                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.016      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[29]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.011      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[23]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.005      ;
; 0.332 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[25]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.006      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[14]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.008      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[40]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.008      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.012      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[63]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.012      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.013      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[22]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.009      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[0]                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.018      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[37]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.010      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[26]                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.020      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[202]                                                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.017      ;
; 0.336 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[45]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.011      ;
; 0.336 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[81]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.014      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[91]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.017      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[21]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.011      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 1.025      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[7]                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.016      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[12]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.016      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[16]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.014      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[26]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.014      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[40]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 1.031      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[56]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.018      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[28]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.013      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[15]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.015      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[41]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.015      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[43]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.015      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[0]          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_address_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.009      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[17]                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.019      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[13]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.020      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[20]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.018      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.015      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[47]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.022      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.027      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.021      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[6]                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.021      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.022      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[44]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.020      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 1.022      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[33]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.024      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[38]                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 1.038      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[12]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.018      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[13]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.018      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[25]                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.022      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.011      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_address_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.016      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.443      ; 1.005      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|reading_first_pixel_in_image                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_datain_reg0                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.449      ; 1.012      ;
; 0.350 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[0]                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.443      ; 1.015      ;
; 0.350 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.443      ; 1.015      ;
; 0.358 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[1]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~porta_address_reg0                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.447      ; 1.027      ;
; 0.362 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[0]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~porta_address_reg0                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.447      ; 1.031      ;
; 0.377 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.106      ; 0.669      ;
; 0.382 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[1]                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.443      ; 1.047      ;
; 0.382 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.106      ; 0.674      ;
; 0.390 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[5]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~porta_address_reg0                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.444      ; 1.056      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|full_dff                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|full_dff                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][94]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][94]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|last_channel[0]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|last_channel[0]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[0]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[0]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[5]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[5]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][108]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][108]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][109]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][109]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|reading_first_pixel_in_image                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|reading_first_pixel_in_image                                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[1]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[1]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[2]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[2]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.380 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[0]                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[0]                                                                                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.103      ; 0.669      ;
; 0.392 ; LEDG[0]~reg0                                                                                                                                                                                                                                                                            ; LEDG[0]~reg0                                                                                                                                                                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][5]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][5]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][38]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][38]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][36]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][36]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][82]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][82]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; LEDR[0]~reg0                                                                                                                                                                                                                                                                            ; LEDR[0]~reg0                                                                                                                                                                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.396 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[2]                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[2]                                                                                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|address[27]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|address[27]                                                                                                                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.087      ; 0.669      ;
; 0.399 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[0]                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[0]                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.674      ;
; 0.402 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.105      ; 0.693      ;
; 0.402 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.105      ; 0.693      ;
; 0.415 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.691      ;
; 0.416 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[8]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[8]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.691      ;
; 0.417 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[0]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[0]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.692      ;
; 0.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.694      ;
; 0.422 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.697      ;
; 0.426 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.701      ;
; 0.436 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[15]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.712      ;
; 0.438 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[17]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.714      ;
; 0.439 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[4]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.715      ;
; 0.439 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[2]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.715      ;
; 0.439 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[26]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.714      ;
; 0.440 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[23]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.715      ;
; 0.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.720      ;
; 0.563 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.839      ;
; 0.570 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.847      ;
; 0.574 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.108      ; 0.868      ;
; 0.575 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.093      ; 0.854      ;
; 0.578 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.853      ;
; 0.578 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[7]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.853      ;
; 0.579 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.854      ;
; 0.579 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.103      ; 0.868      ;
; 0.580 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[19]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.856      ;
; 0.582 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.857      ;
; 0.589 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[25]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.865      ;
; 0.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.867      ;
; 0.592 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.868      ;
; 0.600 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.875      ;
; 0.602 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.877      ;
; 0.604 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.879      ;
; 0.635 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.527      ; 1.348      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][80]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.929      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.398 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.108      ; 0.692      ;
; 0.406 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.683      ;
; 0.410 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 1.013      ;
; 0.412 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.689      ;
; 0.414 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.691      ;
; 0.415 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[6]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[2]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.416 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[1]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.417 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[4]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.695      ;
; 0.432 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.709      ;
; 0.471 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 1.074      ;
; 0.472 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 1.075      ;
; 0.501 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.778      ;
; 0.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.821      ;
; 0.567 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.844      ;
; 0.569 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.845      ;
; 0.570 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[5]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.846      ;
; 0.572 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[7]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.848      ;
; 0.574 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[4] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[4] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.108      ; 0.868      ;
; 0.574 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[5] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[5] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.108      ; 0.868      ;
; 0.576 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[3] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[3] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 0.868      ;
; 0.578 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[2] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 0.870      ;
; 0.578 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.855      ;
; 0.585 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[3]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 0.863      ;
; 0.587 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.863      ;
; 0.588 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.864      ;
; 0.590 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.866      ;
; 0.590 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.866      ;
; 0.591 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[0]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.868      ;
; 0.592 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.868      ;
; 0.592 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.868      ;
; 0.592 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.868      ;
; 0.592 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[1] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.869      ;
; 0.593 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.869      ;
; 0.593 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[7] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[7] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.870      ;
; 0.593 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[6] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[6] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.870      ;
; 0.594 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[7]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.870      ;
; 0.594 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.870      ;
; 0.594 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[0] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.871      ;
; 0.595 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.871      ;
; 0.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.882      ;
; 0.636 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.913      ;
; 0.637 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.914      ;
; 0.638 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.915      ;
; 0.640 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.917      ;
; 0.642 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.919      ;
; 0.644 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.921      ;
; 0.645 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.922      ;
; 0.647 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.924      ;
; 0.648 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.925      ;
; 0.650 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 1.253      ;
; 0.651 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.928      ;
; 0.652 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.929      ;
; 0.654 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.931      ;
; 0.655 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.932      ;
; 0.657 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.934      ;
; 0.657 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.934      ;
; 0.658 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.935      ;
; 0.658 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.935      ;
; 0.659 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.936      ;
; 0.667 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.944      ;
; 0.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.946      ;
; 0.671 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.948      ;
; 0.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.949      ;
; 0.675 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.952      ;
; 0.677 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.954      ;
; 0.689 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.966      ;
; 0.703 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.980      ;
; 0.711 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.988      ;
; 0.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.989      ;
; 0.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.989      ;
; 0.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.990      ;
; 0.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.990      ;
; 0.719 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.996      ;
; 0.720 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.997      ;
; 0.726 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.002      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.479 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.518     ; 0.961      ;
; 5.638 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.497     ; 1.141      ;
; 5.638 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.497     ; 1.141      ;
; 5.642 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.497     ; 1.145      ;
; 5.642 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.497     ; 1.145      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.555 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_np_base_lim[20]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 4.296      ;
; 3.565 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[16]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.307      ;
; 3.565 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[19]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.307      ;
; 3.565 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[18]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.307      ;
; 3.565 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[17]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.307      ;
; 3.565 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[23]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.307      ;
; 3.565 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[22]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.307      ;
; 3.565 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[21]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.307      ;
; 3.565 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[20]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.307      ;
; 3.568 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_msi_addr_iolim[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 4.285      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[3]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.184      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.199      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.199      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.199      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.199      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.199      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.199      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.199      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.199      ;
; 3.680 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[24]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 4.164      ;
; 3.680 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[11]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.156      ;
; 3.680 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[10]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.156      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.682 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.196      ;
; 3.686 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[2]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 4.168      ;
; 3.686 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[30]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 4.168      ;
; 3.686 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[16]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 4.168      ;
; 3.686 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[12]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 4.168      ;
; 3.689 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[23]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.161     ; 4.148      ;
; 3.689 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[22]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.161     ; 4.148      ;
; 3.690 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[19]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.146      ;
; 3.690 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[19]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.146      ;
; 3.690 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[18]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.146      ;
; 3.691 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[27]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.156     ; 4.151      ;
; 3.691 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[26]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.156     ; 4.151      ;
; 3.691 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[26]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.156     ; 4.151      ;
; 3.691 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[25]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 4.149      ;
; 3.691 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[25]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 4.149      ;
; 3.691 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[24]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 4.149      ;
; 3.691 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[24]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.158     ; 4.149      ;
; 3.691 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[15]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.160     ; 4.147      ;
; 3.691 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[13]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.160     ; 4.147      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[2]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 4.146      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[31]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 4.146      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[29]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 4.146      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[27]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 4.146      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[26]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 4.146      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[10]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 4.146      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[12]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 4.175      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[14]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 4.175      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[15]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 4.175      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[17]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 4.175      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[24]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 4.175      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[28]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 4.175      ;
; 3.720 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[26]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 4.175      ;
; 3.721 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[29]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 4.132      ;
; 3.721 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[29]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 4.132      ;
; 3.721 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[28]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 4.132      ;
; 3.746 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_beginbursttransfer                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 4.098      ;
; 3.746 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|address_reg[7]                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 4.098      ;
; 3.746 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|address_reg[10]                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 4.098      ;
; 3.746 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|address_reg[21]                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 4.098      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 4.108      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|end_beginbursttransfer                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 4.108      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[3]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.109      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[1]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[23]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.109      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[22]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.109      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[21]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.109      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[20]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.109      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[19]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.109      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[17]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.109      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[16]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[15]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[14]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[13]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[12]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[11]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[9]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[8]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[7]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 4.109      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[6]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[5]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[4]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 4.111      ;
; 3.754 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[2]                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.101      ;
; 3.754 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[21]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.101      ;
; 3.754 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[20]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.101      ;
; 3.754 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[19]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.101      ;
; 3.754 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[16]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.101      ;
; 3.754 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[17]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.101      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.481     ; 5.999      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.481     ; 5.999      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.481     ; 5.999      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.475     ; 6.005      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.481     ; 5.999      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.481     ; 5.999      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.493     ; 5.987      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.493     ; 5.987      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.493     ; 5.987      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.493     ; 5.987      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.493     ; 5.987      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.493     ; 5.987      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.493     ; 5.987      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.493     ; 5.987      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.475     ; 6.005      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.475     ; 6.005      ;
; 13.518 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.475     ; 6.005      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.978      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.477     ; 5.973      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.483     ; 5.967      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.483     ; 5.967      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.483     ; 5.967      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.483     ; 5.967      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.483     ; 5.967      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.477     ; 5.973      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.477     ; 5.973      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.483     ; 5.967      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.477     ; 5.973      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.477     ; 5.973      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.483     ; 5.967      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.477     ; 5.973      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.483     ; 5.967      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.477     ; 5.973      ;
; 13.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.477     ; 5.973      ;
; 13.549 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.476     ; 5.973      ;
; 13.549 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.481     ; 5.968      ;
; 13.549 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.476     ; 5.973      ;
; 13.552 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.512     ; 5.934      ;
; 13.552 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.512     ; 5.934      ;
; 13.552 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.512     ; 5.934      ;
; 13.552 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.512     ; 5.934      ;
; 13.552 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.512     ; 5.934      ;
; 13.552 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.512     ; 5.934      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.484     ; 5.935      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.484     ; 5.935      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.484     ; 5.935      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.531     ; 5.888      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.531     ; 5.888      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.531     ; 5.888      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.531     ; 5.888      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.526     ; 5.893      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.526     ; 5.893      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.526     ; 5.893      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.526     ; 5.893      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.526     ; 5.893      ;
; 13.579 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.526     ; 5.893      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.938      ;
; 13.583 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.490     ; 5.925      ;
; 13.583 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.937      ;
; 13.583 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.490     ; 5.925      ;
; 13.583 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.937      ;
; 13.583 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.937      ;
; 13.583 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.937      ;
; 13.583 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.490     ; 5.925      ;
; 13.583 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.478     ; 5.937      ;
; 13.583 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.490     ; 5.925      ;
; 13.583 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.490     ; 5.925      ;
; 13.583 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.479     ; 5.936      ;
; 13.584 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.521     ; 5.893      ;
; 13.584 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.522     ; 5.892      ;
; 13.584 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.522     ; 5.892      ;
; 13.584 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.522     ; 5.892      ;
; 13.584 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.522     ; 5.892      ;
; 13.584 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.522     ; 5.892      ;
; 13.584 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.522     ; 5.892      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 14.420 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[21]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.192     ; 5.263      ;
; 14.420 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[20]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.192     ; 5.263      ;
; 14.420 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[14]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.192     ; 5.263      ;
; 14.420 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[13]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.192     ; 5.263      ;
; 14.420 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[12]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.183     ; 5.272      ;
; 14.420 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[8]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.183     ; 5.272      ;
; 14.422 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[23]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.180     ; 5.273      ;
; 14.422 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[22]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.180     ; 5.273      ;
; 14.422 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[7]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.176     ; 5.277      ;
; 14.422 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[6]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.176     ; 5.277      ;
; 14.422 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[5]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.176     ; 5.277      ;
; 14.422 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[4]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.176     ; 5.277      ;
; 14.422 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[3]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.176     ; 5.277      ;
; 14.422 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[2]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.176     ; 5.277      ;
; 14.422 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[28]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.181     ; 5.272      ;
; 14.422 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[27]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.180     ; 5.273      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[19]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.194     ; 5.258      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[18]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.194     ; 5.258      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[17]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.194     ; 5.258      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[16]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.196     ; 5.256      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[15]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.176     ; 5.276      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[11]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.197     ; 5.255      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[10]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.197     ; 5.255      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[1]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.182     ; 5.270      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[0]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.182     ; 5.270      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[31]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.195     ; 5.257      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[30]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.195     ; 5.257      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[29]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.195     ; 5.257      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[25]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.177     ; 5.275      ;
; 14.423 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[24]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.197     ; 5.255      ;
; 14.424 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[9]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.199     ; 5.252      ;
; 14.424 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[26]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.199     ; 5.252      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.140     ; 5.400      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.140     ; 5.400      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.140     ; 5.400      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.140     ; 5.400      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.138     ; 5.402      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.140     ; 5.400      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.139     ; 5.401      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.138     ; 5.402      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.138     ; 5.402      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.138     ; 5.402      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.138     ; 5.402      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.138     ; 5.402      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.138     ; 5.402      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.139     ; 5.401      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.140     ; 5.400      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.139     ; 5.401      ;
; 14.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.140     ; 5.400      ;
; 14.459 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.165     ; 5.374      ;
; 14.459 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.165     ; 5.374      ;
; 14.459 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.165     ; 5.374      ;
; 14.459 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.172     ; 5.367      ;
; 14.459 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.172     ; 5.367      ;
; 14.459 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.172     ; 5.367      ;
; 14.459 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.172     ; 5.367      ;
; 14.459 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.172     ; 5.367      ;
; 14.467 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.096     ; 5.319      ;
; 14.467 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.096     ; 5.319      ;
; 14.489 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.150     ; 5.359      ;
; 14.489 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.150     ; 5.359      ;
; 14.489 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.150     ; 5.359      ;
; 14.489 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.150     ; 5.359      ;
; 14.489 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.150     ; 5.359      ;
; 14.489 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.150     ; 5.359      ;
; 14.489 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.150     ; 5.359      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.148     ; 5.360      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.148     ; 5.360      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.148     ; 5.360      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.166     ; 5.342      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.153     ; 5.355      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.153     ; 5.355      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.153     ; 5.355      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.153     ; 5.355      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.148     ; 5.360      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.160     ; 5.348      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.148     ; 5.360      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.153     ; 5.355      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.153     ; 5.355      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[94]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.159     ; 5.349      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.148     ; 5.360      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.159     ; 5.349      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.148     ; 5.360      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.166     ; 5.342      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.166     ; 5.342      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.166     ; 5.342      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.166     ; 5.342      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.166     ; 5.342      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.166     ; 5.342      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.153     ; 5.355      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.159     ; 5.349      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.159     ; 5.349      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.159     ; 5.349      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.153     ; 5.355      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.153     ; 5.355      ;
; 14.491 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.141     ; 5.366      ;
; 14.491 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.141     ; 5.366      ;
; 14.491 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.141     ; 5.366      ;
; 14.491 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.141     ; 5.366      ;
; 14.491 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.141     ; 5.366      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.463      ;
; 1.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.463      ;
; 1.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.463      ;
; 1.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.463      ;
; 1.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.463      ;
; 1.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.463      ;
; 1.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.463      ;
; 1.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.463      ;
; 1.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.463      ;
; 1.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.463      ;
; 1.352 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.626      ;
; 1.352 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.626      ;
; 1.352 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.626      ;
; 1.352 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.626      ;
; 1.352 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.626      ;
; 1.352 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.626      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.677      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[0]                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.950      ;
; 1.698 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.951      ;
; 1.698 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.951      ;
; 1.698 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.951      ;
; 1.698 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.951      ;
; 1.734 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.987      ;
; 1.850 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.449      ;
; 1.850 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.449      ;
; 1.850 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.449      ;
; 1.850 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.449      ;
; 1.850 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.449      ;
; 1.850 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.449      ;
; 1.850 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.449      ;
; 1.850 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 2.449      ;
; 1.984 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 2.274      ;
; 1.984 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 2.274      ;
; 1.984 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 2.274      ;
; 1.984 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 2.274      ;
; 1.984 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 2.274      ;
; 1.984 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 2.274      ;
; 1.984 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 2.274      ;
; 1.984 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 2.274      ;
; 1.984 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 2.274      ;
; 1.989 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 2.278      ;
; 1.989 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 2.278      ;
; 1.989 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 2.278      ;
; 1.989 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 2.278      ;
; 2.003 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.298      ;
; 2.003 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.298      ;
; 2.003 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.298      ;
; 2.056 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_ena[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 2.324      ;
; 2.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 2.826      ;
; 2.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 2.826      ;
; 2.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 2.826      ;
; 2.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 2.826      ;
; 2.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 2.826      ;
; 2.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 2.826      ;
; 2.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 2.826      ;
; 2.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 2.826      ;
; 2.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 2.826      ;
; 2.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 2.826      ;
; 2.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 2.826      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[9]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.522      ; 3.238      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[10]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.522      ; 3.238      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.523      ; 3.239      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.522      ; 3.238      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.523      ; 3.239      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.522      ; 3.238      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.522      ; 3.238      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.523      ; 3.239      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.523      ; 3.239      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.522      ; 3.238      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.523      ; 3.239      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.523      ; 3.239      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.523      ; 3.239      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.523      ; 3.239      ;
; 2.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.523      ; 3.239      ;
; 2.536 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.528      ; 3.250      ;
; 2.536 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.528      ; 3.250      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.280 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|last_channel[0]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.336     ; 3.130      ;
; 3.280 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.336     ; 3.130      ;
; 3.280 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[3]                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.336     ; 3.130      ;
; 3.280 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[2]                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.336     ; 3.130      ;
; 3.280 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[1]                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.336     ; 3.130      ;
; 3.280 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.336     ; 3.130      ;
; 3.280 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|hold_waitrequest                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.336     ; 3.130      ;
; 3.851 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.349     ; 3.688      ;
; 3.851 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.349     ; 3.688      ;
; 3.939 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.479      ; 4.604      ;
; 3.939 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.479      ; 4.604      ;
; 3.939 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.479      ; 4.604      ;
; 3.940 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.451      ; 4.577      ;
; 4.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.643      ;
; 4.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.643      ;
; 4.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.643      ;
; 4.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.643      ;
; 4.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.643      ;
; 4.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.643      ;
; 4.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 4.640      ;
; 4.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 4.640      ;
; 4.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 4.640      ;
; 4.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 4.640      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 4.626      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 4.639      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 4.626      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 4.626      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 4.639      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 4.639      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 4.626      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 4.639      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 4.639      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 4.639      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 4.626      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.095      ; 4.645      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.095      ; 4.645      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|rd_valid[2]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.095      ; 4.645      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|rd_valid[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.095      ; 4.645      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.095      ; 4.645      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[9]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.098      ; 4.648      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[8]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.098      ; 4.648      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[3]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.098      ; 4.648      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 4.629      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 4.616      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 4.616      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 4.616      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 4.616      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.111                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 4.628      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.010                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 4.628      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 4.628      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 4.628      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 4.628      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.011                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 4.628      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.010                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 4.628      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.111                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 4.628      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.001                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.093      ; 4.644      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[12]                                                                                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 4.652      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[1]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.096      ; 4.647      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[4]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.096      ; 4.647      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[5]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 4.652      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[6]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 4.652      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[7]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 4.652      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[10]                                                                                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 4.652      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[11]                                                                                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.101      ; 4.652      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[2]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.096      ; 4.647      ;
; 4.365 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[0]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.096      ; 4.647      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 4.599      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.596      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 4.599      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 4.599      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.596      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 4.599      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][109]                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 4.599      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.596      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.596      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][112]                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.596      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][76]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.596      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 4.622      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 4.622      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 4.622      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][77]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 4.599      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][80]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 4.599      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][77]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 4.599      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][79]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 4.599      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][80]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 4.599      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][95]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 4.599      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.638      ;
; 4.366 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.638      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.902 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.183      ; 5.271      ;
; 4.902 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.183      ; 5.271      ;
; 4.903 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_module_avalon_master_agent|hold_waitrequest                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.129      ; 5.218      ;
; 4.932 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.144      ; 5.262      ;
; 4.932 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.144      ; 5.262      ;
; 4.932 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.144      ; 5.262      ;
; 4.934 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.154      ; 5.274      ;
; 4.934 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.154      ; 5.274      ;
; 4.934 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.154      ; 5.274      ;
; 4.934 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.154      ; 5.274      ;
; 4.935 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.155      ; 5.276      ;
; 4.935 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.155      ; 5.276      ;
; 4.935 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.155      ; 5.276      ;
; 4.935 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.155      ; 5.276      ;
; 4.935 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.155      ; 5.276      ;
; 4.935 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.155      ; 5.276      ;
; 4.968 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 5.214      ;
; 4.968 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 5.214      ;
; 5.342 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[3]                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.259     ; 5.269      ;
; 5.342 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[8]                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.246     ; 5.282      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][4]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][6]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][8]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][9]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][11]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][12]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][13]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][14]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][18]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][20]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[20]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][21]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][23]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][25]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][27]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][28]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][28]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][30]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][30]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][31]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][3]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][3]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.286     ; 5.262      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.280     ; 5.268      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[31]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[30]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[25]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[13]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[6]                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.362 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[4]                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.279     ; 5.269      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][5]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.290     ; 5.259      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][5]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.290     ; 5.259      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.290     ; 5.259      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.290     ; 5.259      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.290     ; 5.259      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.290     ; 5.259      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.285     ; 5.264      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.290     ; 5.259      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.285     ; 5.264      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.285     ; 5.264      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][19]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.285     ; 5.264      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.285     ; 5.264      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[19]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.285     ; 5.264      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][24]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.285     ; 5.264      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][26]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.285     ; 5.264      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][29]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.290     ; 5.259      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.290     ; 5.259      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][2]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.285     ; 5.264      ;
; 5.363 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.285     ; 5.264      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 108
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.741
Worst Case Available Settling Time: 6.823 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                               ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; 102.81 MHz ; 102.81 MHz      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
; 110.96 MHz ; 110.96 MHz      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ;      ;
; 117.48 MHz ; 117.48 MHz      ; clock_50_1                                                                               ;      ;
; 190.69 MHz ; 190.69 MHz      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -1.727 ; -245.959      ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 10.988 ; 0.000         ;
; clock_50_1                                                                               ; 11.488 ; 0.000         ;
; n/a                                                                                      ; 14.573 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; 34.756 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.249 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 0.330 ; 0.000         ;
; clock_50_1                                                                               ; 0.333 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; 0.344 ; 0.000         ;
; n/a                                                                                      ; 5.021 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                             ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.974  ; 0.000         ;
; clock_50_1                                                                               ; 14.086 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 14.901 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                             ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.094 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 3.035 ; 0.000         ;
; clock_50_1                                                                               ; 4.368 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; 3.529  ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; 3.971  ; 0.000         ;
; pcie_ref_clk                                                                                                                               ; 4.975  ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                                                                                ; 9.605  ; 0.000         ;
; clock_50_1                                                                                                                                 ; 9.706  ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                                                                                ; 19.603 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.727 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[31] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.819      ;
; -1.727 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[55] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.819      ;
; -1.727 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[56] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.819      ;
; -1.727 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[58] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.819      ;
; -1.727 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[60] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.819      ;
; -1.727 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[61] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.819      ;
; -1.727 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[62] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.819      ;
; -1.727 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[63] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.819      ;
; -1.691 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[31] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.783      ;
; -1.691 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[55] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.783      ;
; -1.691 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[56] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.783      ;
; -1.691 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[58] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.783      ;
; -1.691 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[60] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.783      ;
; -1.691 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[61] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.783      ;
; -1.691 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[62] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.783      ;
; -1.691 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[63] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.783      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[0]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[1]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[2]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[3]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[4]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[5]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[6]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[16] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[17] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[18] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[19] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[20] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[21] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[22] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[23] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[24] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[25] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[26] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[27] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[28] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[29] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[30] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[32] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[33] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[34] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[64] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[65] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[66] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[67] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[73] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[74] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[75] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[76] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[77] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[78] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.626 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[79] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.725      ;
; -1.602 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|empty_dff                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 9.504      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[0]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[1]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[2]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[3]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[4]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[5]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[6]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[16] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[17] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[18] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[19] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[20] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[21] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[22] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[23] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[24] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[25] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[26] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[27] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[28] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[29] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[30] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[32] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[33] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[34] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[64] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[65] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[66] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[67] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[73] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[74] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[75] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[76] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[77] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[78] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[79] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.689      ;
; -1.566 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|empty_dff                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 9.468      ;
; -1.559 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[31] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.651      ;
; -1.559 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[55] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.651      ;
; -1.559 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[56] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.651      ;
; -1.559 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[58] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.651      ;
; -1.559 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[60] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.651      ;
; -1.559 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[61] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.651      ;
; -1.559 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[62] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.651      ;
; -1.559 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[63] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.161      ; 9.651      ;
; -1.460 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|usedw_is_1_dff                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 9.362      ;
; -1.458 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[0]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.168      ; 9.557      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 10.988 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 8.825      ;
; 11.004 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.064     ; 8.819      ;
; 11.023 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.076     ; 8.788      ;
; 11.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 8.665      ;
; 11.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 8.665      ;
; 11.151 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 8.641      ;
; 11.151 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 8.641      ;
; 11.153 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 8.639      ;
; 11.153 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 8.639      ;
; 11.257 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.059     ; 8.571      ;
; 11.273 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.049     ; 8.565      ;
; 11.292 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.061     ; 8.534      ;
; 11.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.033     ; 8.560      ;
; 11.310 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.023     ; 8.554      ;
; 11.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.035     ; 8.523      ;
; 11.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.064     ; 8.486      ;
; 11.365 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.083     ; 8.439      ;
; 11.389 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.059     ; 8.439      ;
; 11.390 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 8.423      ;
; 11.394 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.035     ; 8.458      ;
; 11.396 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.411      ;
; 11.396 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.411      ;
; 11.399 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.086     ; 8.402      ;
; 11.405 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.049     ; 8.433      ;
; 11.410 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.025     ; 8.452      ;
; 11.420 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.387      ;
; 11.420 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.387      ;
; 11.422 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.385      ;
; 11.422 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.385      ;
; 11.424 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.061     ; 8.402      ;
; 11.429 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.037     ; 8.421      ;
; 11.433 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.024     ; 8.400      ;
; 11.433 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.024     ; 8.400      ;
; 11.457 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.024     ; 8.376      ;
; 11.457 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.024     ; 8.376      ;
; 11.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.024     ; 8.374      ;
; 11.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.024     ; 8.374      ;
; 11.488 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.066     ; 8.333      ;
; 11.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.064     ; 8.332      ;
; 11.501 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.064     ; 8.322      ;
; 11.528 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.279      ;
; 11.528 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.279      ;
; 11.533 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.026     ; 8.298      ;
; 11.533 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.026     ; 8.298      ;
; 11.552 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.255      ;
; 11.552 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.255      ;
; 11.554 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.253      ;
; 11.554 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.253      ;
; 11.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.026     ; 8.274      ;
; 11.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.026     ; 8.274      ;
; 11.559 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.026     ; 8.272      ;
; 11.559 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.026     ; 8.272      ;
; 11.565 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.064     ; 8.258      ;
; 11.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.049     ; 8.232      ;
; 11.616 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 8.157      ;
; 11.616 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 8.157      ;
; 11.616 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 8.157      ;
; 11.634 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.068     ; 8.185      ;
; 11.640 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe                                                                                                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.072     ; 8.145      ;
; 11.640 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.072     ; 8.145      ;
; 11.643 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.023     ; 8.221      ;
; 11.654 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 8.145      ;
; 11.658 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.059     ; 8.170      ;
; 11.659 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.059     ; 8.169      ;
; 11.668 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.071     ; 8.148      ;
; 11.671 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.042     ; 8.174      ;
; 11.674 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.049     ; 8.164      ;
; 11.693 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.061     ; 8.133      ;
; 11.696 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.033     ; 8.158      ;
; 11.705 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.045     ; 8.137      ;
; 11.738 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.049     ; 8.100      ;
; 11.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.064     ; 8.080      ;
; 11.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.025     ; 8.119      ;
; 11.751 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[48]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.059     ; 8.077      ;
; 11.753 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 8.162      ;
; 11.757 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.051     ; 8.079      ;
; 11.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.049     ; 8.078      ;
; 11.763 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.067     ; 8.027      ;
; 11.766 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.068     ; 8.053      ;
; 11.767 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[48]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.049     ; 8.071      ;
; 11.770 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.049     ; 8.068      ;
; 11.771 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.044     ; 8.072      ;
; 11.775 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.065     ; 8.017      ;
; 11.786 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[48]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.061     ; 8.040      ;
; 11.786 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 8.129      ;
; 11.790 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[56]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.067     ; 8.030      ;
; 11.791 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.059     ; 8.037      ;
; 11.794 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.025     ; 8.068      ;
; 11.795 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 8.004      ;
; 11.796 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.035     ; 8.056      ;
; 11.797 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.023     ; 8.067      ;
; 11.797 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.010      ;
; 11.797 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.050     ; 8.010      ;
; 11.800 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.071     ; 8.016      ;
; 11.802 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.059     ; 8.026      ;
; 11.805 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.047     ; 8.035      ;
; 11.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[56]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.057     ; 8.024      ;
; 11.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.023     ; 8.057      ;
; 11.818 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[50]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.049     ; 8.020      ;
; 11.820 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[21]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.079     ; 7.988      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.488 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.077     ; 8.434      ;
; 11.912 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.079     ; 8.008      ;
; 11.913 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.079     ; 8.007      ;
; 12.100 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[24]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 7.806      ;
; 12.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[10]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.096     ; 7.729      ;
; 12.189 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.079     ; 7.731      ;
; 12.194 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.079     ; 7.726      ;
; 12.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 7.619      ;
; 12.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 7.619      ;
; 12.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 7.619      ;
; 12.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 7.619      ;
; 12.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 7.619      ;
; 12.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 7.619      ;
; 12.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 7.619      ;
; 12.322 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[31]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 7.580      ;
; 12.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[27]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 7.571      ;
; 12.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 7.584      ;
; 12.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 7.584      ;
; 12.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 7.584      ;
; 12.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 7.584      ;
; 12.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 7.584      ;
; 12.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[27]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 7.561      ;
; 12.355 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 7.563      ;
; 12.355 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 7.563      ;
; 12.383 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[24]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 7.519      ;
; 12.424 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[12]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 7.478      ;
; 12.439 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[31]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 7.467      ;
; 12.440 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[21]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 7.462      ;
; 12.456 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[21]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 7.450      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 7.462      ;
; 12.476 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[29]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 7.426      ;
; 12.518 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[4]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.096     ; 7.385      ;
; 12.534 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 7.384      ;
; 12.565 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[28]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 7.337      ;
; 12.574 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_module_avalon_master_agent|hold_waitrequest                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.448     ; 6.977      ;
; 12.593 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][10]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 7.315      ;
; 12.593 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][12]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 7.315      ;
; 12.593 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][13]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 7.315      ;
; 12.593 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][15]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 7.315      ;
; 12.593 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][16]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 7.315      ;
; 12.593 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][17]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 7.315      ;
; 12.593 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][18]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 7.315      ;
; 12.593 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][26]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 7.315      ;
; 12.594 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[29]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 7.312      ;
; 12.650 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][6]                                                                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 7.264      ;
; 12.650 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][7]                                                                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 7.264      ;
; 12.650 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][8]                                                                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 7.264      ;
; 12.650 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][9]                                                                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 7.264      ;
; 12.650 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][10]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 7.264      ;
; 12.650 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][30]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 7.264      ;
; 12.650 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][0]                                                                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 7.264      ;
; 12.650 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][3]                                                                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 7.264      ;
; 12.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][6]                                                                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.240      ;
; 12.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][7]                                                                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.240      ;
; 12.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][8]                                                                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.240      ;
; 12.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][11]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.240      ;
; 12.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][29]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.240      ;
; 12.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][30]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.240      ;
; 12.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][31]                                                                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 7.240      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 7.263      ;
; 12.667 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[17]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 7.239      ;
; 12.668 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[16]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 7.238      ;
; 12.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[4]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.100     ; 7.227      ;
; 12.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]          ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.304      ; 7.618      ;
; 12.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]          ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.304      ; 7.618      ;
; 12.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]          ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.304      ; 7.618      ;
; 12.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]          ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.304      ; 7.618      ;
; 12.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]          ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.304      ; 7.618      ;
; 12.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]          ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.304      ; 7.618      ;
; 12.732 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 7.193      ;
; 12.732 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 7.193      ;
; 12.732 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 7.193      ;
; 12.732 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 7.193      ;
; 12.732 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 7.193      ;
; 12.732 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 7.193      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.573 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.316     ; 1.111      ;
; 14.573 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.316     ; 1.111      ;
; 14.576 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.316     ; 1.108      ;
; 14.576 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.316     ; 1.108      ;
; 14.742 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.334     ; 0.924      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 34.756 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.906      ;
; 34.758 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.904      ;
; 34.761 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.340     ; 4.898      ;
; 34.766 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.896      ;
; 34.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.856      ;
; 34.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.856      ;
; 34.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.856      ;
; 34.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.856      ;
; 34.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.856      ;
; 34.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.856      ;
; 35.077 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.585      ;
; 35.078 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.584      ;
; 35.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.578      ;
; 35.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.578      ;
; 35.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.578      ;
; 35.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.578      ;
; 35.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.578      ;
; 35.102 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.560      ;
; 35.268 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.394      ;
; 35.269 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.393      ;
; 35.269 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.333     ; 4.397      ;
; 35.272 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 4.681      ;
; 35.282 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.333     ; 4.384      ;
; 35.295 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.333     ; 4.371      ;
; 35.304 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.333     ; 4.362      ;
; 35.323 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.333     ; 4.343      ;
; 35.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.334     ; 4.331      ;
; 35.351 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.335     ; 4.313      ;
; 35.353 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.334     ; 4.312      ;
; 35.371 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.335     ; 4.293      ;
; 35.373 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.334     ; 4.292      ;
; 35.384 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.335     ; 4.280      ;
; 35.386 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.335     ; 4.278      ;
; 35.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.335     ; 4.272      ;
; 35.396 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.335     ; 4.268      ;
; 35.404 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.335     ; 4.260      ;
; 35.412 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.337     ; 4.250      ;
; 35.454 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.334     ; 4.211      ;
; 35.533 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.334     ; 4.132      ;
; 35.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.335     ; 4.122      ;
; 35.567 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.334     ; 4.098      ;
; 35.569 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.334     ; 4.096      ;
; 35.584 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.333      ;
; 35.584 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.333      ;
; 35.584 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.333      ;
; 35.584 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.333      ;
; 35.584 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.333      ;
; 35.584 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.333      ;
; 35.584 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.333      ;
; 35.584 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.333      ;
; 35.584 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.333      ;
; 35.584 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.333      ;
; 35.592 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.335     ; 4.072      ;
; 35.611 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.334     ; 4.054      ;
; 35.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.334     ; 4.044      ;
; 35.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.335     ; 3.967      ;
; 35.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.210      ;
; 35.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.210      ;
; 35.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.210      ;
; 35.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.210      ;
; 35.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.210      ;
; 35.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.210      ;
; 35.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.210      ;
; 35.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.210      ;
; 35.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.210      ;
; 35.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.210      ;
; 35.716 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.201      ;
; 35.716 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.201      ;
; 35.716 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.201      ;
; 35.716 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.201      ;
; 35.716 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.201      ;
; 35.716 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.201      ;
; 35.716 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.201      ;
; 35.716 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.201      ;
; 35.716 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.201      ;
; 35.716 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.201      ;
; 35.749 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.168      ;
; 35.749 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.168      ;
; 35.749 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.168      ;
; 35.749 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.168      ;
; 35.749 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.168      ;
; 35.749 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.168      ;
; 35.749 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.168      ;
; 35.749 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.168      ;
; 35.749 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.168      ;
; 35.749 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.168      ;
; 35.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.110      ;
; 35.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.110      ;
; 35.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.110      ;
; 35.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.110      ;
; 35.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.110      ;
; 35.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.110      ;
; 35.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.110      ;
; 35.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.110      ;
; 35.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.110      ;
; 35.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.110      ;
; 35.847 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.070      ;
; 35.847 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.070      ;
; 35.847 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.070      ;
; 35.847 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 4.070      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.249 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[19]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.862      ;
; 0.257 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[18]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.870      ;
; 0.260 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[13]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.874      ;
; 0.265 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[77]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.879      ;
; 0.272 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[83]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.885      ;
; 0.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[27]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.926      ;
; 0.310 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[84]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.923      ;
; 0.311 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[32]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.916      ;
; 0.311 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.925      ;
; 0.311 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[82]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.921      ;
; 0.313 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[21]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.935      ;
; 0.314 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.928      ;
; 0.315 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[61]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.925      ;
; 0.315 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[29]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.933      ;
; 0.315 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[28]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.925      ;
; 0.316 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[2]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.933      ;
; 0.317 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[36]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.922      ;
; 0.317 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[65]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.922      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[42]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.928      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.927      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.929      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[22]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.941      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[15]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.929      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.936      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[1]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.928      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[35]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.925      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[64]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.925      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[3]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.406      ; 0.928      ;
; 0.322 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[17]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.928      ;
; 0.322 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[78]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.932      ;
; 0.323 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[51]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.929      ;
; 0.323 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[8]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.932      ;
; 0.324 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[53]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.930      ;
; 0.324 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[30]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.930      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[23]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.931      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[25]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.947      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[29]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.937      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[20]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.931      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[15]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.945      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[32]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.936      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[93]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.938      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[11]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.935      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[51]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.406      ; 0.934      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[31]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.936      ;
; 0.328 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 0.939      ;
; 0.328 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1]                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0]                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[19]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.934      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[9]                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[9]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[10]                                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[10]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[46]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.934      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 0.940      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[27]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.935      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[0]                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[0]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[1]                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[1]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[4]                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[4]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[5]                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[5]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[6]                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[6]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[7]                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[7]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.940      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[36]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.940      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[22]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.936      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[0]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.406      ; 0.937      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[23]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.937      ;
; 0.332 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.942      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[0]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.950      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[25]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.940      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[63]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.945      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[28]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.953      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[20]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.943      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[22]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.943      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[81]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.947      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.949      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.949      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[202]                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.950      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[26]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.956      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[21]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.944      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_address_reg0         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.939      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[16]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.945      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[33]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.944      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[37]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.944      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[91]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.951      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|rd_ptr_lsb                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|rd_ptr_lsb                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.608      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[12]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.948      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[26]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.946      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.419      ; 0.960      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[12]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.944      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[14]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.947      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[40]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.964      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.397      ; 0.938      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.096      ; 0.608      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|reading_first_pixel_in_image                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_datain_reg0                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.402      ; 0.945      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|full_dff                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|full_dff                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][94]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][94]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|last_channel[0]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|last_channel[0]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[0]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[0]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[5]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[5]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][108]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][108]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][109]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][109]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|reading_first_pixel_in_image                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|reading_first_pixel_in_image                                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[1]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[1]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[2]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[2]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[3]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[3]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[4]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[4]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[6]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|low_addressa[6]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[0]                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[0]                                                                                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.093      ; 0.597      ;
; 0.344 ; LEDG[0]~reg0                                                                                                                                                                                                                                                                            ; LEDG[0]~reg0                                                                                                                                                                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; LEDR[0]~reg0                                                                                                                                                                                                                                                                            ; LEDR[0]~reg0                                                                                                                                                                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][38]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][38]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][36]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][36]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][82]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][82]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][5]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][5]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[2]                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[2]                                                                                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|address[27]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|address[27]                                                                                                                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 0.597      ;
; 0.356 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[0]                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[0]                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.608      ;
; 0.370 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.094      ; 0.635      ;
; 0.370 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.094      ; 0.635      ;
; 0.381 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.633      ;
; 0.382 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[8]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[8]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.634      ;
; 0.383 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[0]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[0]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.636      ;
; 0.388 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.639      ;
; 0.391 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.643      ;
; 0.400 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[15]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.652      ;
; 0.402 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[17]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[26]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.654      ;
; 0.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[4]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.655      ;
; 0.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[23]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.655      ;
; 0.403 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[2]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.655      ;
; 0.408 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.660      ;
; 0.514 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.767      ;
; 0.524 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.098      ; 0.793      ;
; 0.525 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.085      ; 0.781      ;
; 0.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.779      ;
; 0.528 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.093      ; 0.792      ;
; 0.531 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.782      ;
; 0.531 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[7]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.783      ;
; 0.532 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.783      ;
; 0.534 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.785      ;
; 0.534 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[19]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.786      ;
; 0.539 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[25]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.791      ;
; 0.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.792      ;
; 0.550 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.802      ;
; 0.550 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.802      ;
; 0.553 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.805      ;
; 0.555 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.482      ; 1.208      ;
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 0.808      ;
; 0.580 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.480      ; 1.231      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.365 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.618      ;
; 0.366 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.634      ;
; 0.371 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.624      ;
; 0.380 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[2]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.381 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[6]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[1]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.382 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.384 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[4]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.637      ;
; 0.389 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.642      ;
; 0.407 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.337      ; 0.945      ;
; 0.459 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.712      ;
; 0.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.337      ; 1.006      ;
; 0.471 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.337      ; 1.009      ;
; 0.498 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.751      ;
; 0.512 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.764      ;
; 0.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[5]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.765      ;
; 0.516 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[7]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.768      ;
; 0.524 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.777      ;
; 0.524 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[4] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[4] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.792      ;
; 0.525 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[5] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[5] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.793      ;
; 0.525 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[3] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[3] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.792      ;
; 0.526 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.779      ;
; 0.528 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[2] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.795      ;
; 0.535 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.787      ;
; 0.538 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[3]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 0.792      ;
; 0.538 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.791      ;
; 0.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[0]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[1] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[7]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.541 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[6] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[6] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.542 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.542 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[7] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[7] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[0] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.562 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.814      ;
; 0.582 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.835      ;
; 0.583 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.836      ;
; 0.584 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.837      ;
; 0.586 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.839      ;
; 0.588 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.841      ;
; 0.589 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.842      ;
; 0.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.843      ;
; 0.590 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.843      ;
; 0.593 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.846      ;
; 0.595 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.848      ;
; 0.600 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.853      ;
; 0.600 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.853      ;
; 0.600 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.853      ;
; 0.601 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.854      ;
; 0.601 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.854      ;
; 0.601 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.854      ;
; 0.603 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.856      ;
; 0.603 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.856      ;
; 0.609 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.862      ;
; 0.611 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.864      ;
; 0.612 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.865      ;
; 0.613 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.866      ;
; 0.615 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.868      ;
; 0.618 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.871      ;
; 0.620 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.337      ; 1.158      ;
; 0.629 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.882      ;
; 0.646 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.899      ;
; 0.649 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.902      ;
; 0.650 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.903      ;
; 0.651 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.904      ;
; 0.651 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.904      ;
; 0.651 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.904      ;
; 0.654 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.907      ;
; 0.655 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.908      ;
; 0.655 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.908      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.021 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.129     ; 0.892      ;
; 5.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.112     ; 1.027      ;
; 5.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.112     ; 1.027      ;
; 5.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.112     ; 1.035      ;
; 5.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.112     ; 1.035      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.974 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_np_base_lim[20]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 3.888      ;
; 3.983 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[16]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.899      ;
; 3.983 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[19]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.899      ;
; 3.983 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[18]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.899      ;
; 3.983 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[17]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.899      ;
; 3.983 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[23]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.899      ;
; 3.983 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[22]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.899      ;
; 3.983 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[21]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.899      ;
; 3.983 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[20]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.899      ;
; 3.984 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_msi_addr_iolim[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.879      ;
; 4.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[3]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.780      ;
; 4.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.795      ;
; 4.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.795      ;
; 4.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.795      ;
; 4.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.795      ;
; 4.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.795      ;
; 4.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.795      ;
; 4.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.795      ;
; 4.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.795      ;
; 4.092 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[24]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 3.760      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.094 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.792      ;
; 4.095 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[27]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.759      ;
; 4.095 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[26]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.759      ;
; 4.095 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[26]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.759      ;
; 4.095 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[25]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.755      ;
; 4.095 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[25]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.755      ;
; 4.095 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[24]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.755      ;
; 4.095 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[24]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.755      ;
; 4.095 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[15]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 3.754      ;
; 4.095 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[13]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 3.754      ;
; 4.096 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[2]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.138     ; 3.765      ;
; 4.096 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[30]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.138     ; 3.765      ;
; 4.096 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[16]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.138     ; 3.765      ;
; 4.096 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[12]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.138     ; 3.765      ;
; 4.096 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[11]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 3.749      ;
; 4.096 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[10]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 3.749      ;
; 4.097 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[23]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 3.754      ;
; 4.097 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[22]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 3.754      ;
; 4.097 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[19]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.753      ;
; 4.097 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[19]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.753      ;
; 4.097 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[18]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.149     ; 3.753      ;
; 4.125 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[29]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.739      ;
; 4.125 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[29]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.739      ;
; 4.125 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[28]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.739      ;
; 4.127 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[2]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.751      ;
; 4.127 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[31]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.751      ;
; 4.127 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[29]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.751      ;
; 4.127 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[27]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.751      ;
; 4.127 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[26]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.751      ;
; 4.127 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[10]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.751      ;
; 4.150 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[12]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 3.755      ;
; 4.150 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[14]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 3.755      ;
; 4.150 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[15]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 3.755      ;
; 4.150 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[17]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 3.755      ;
; 4.150 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[24]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 3.755      ;
; 4.150 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[28]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 3.755      ;
; 4.150 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[26]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 3.755      ;
; 4.154 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_beginbursttransfer                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.704      ;
; 4.154 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|address_reg[7]                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.704      ;
; 4.154 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|address_reg[10]                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.704      ;
; 4.154 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|address_reg[21]                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.704      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 3.714      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[2]                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.707      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[21]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.707      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[20]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.707      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[19]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.707      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[16]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.707      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[17]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.707      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[7]                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.707      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[29]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.707      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|end_beginbursttransfer                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 3.714      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[3]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.715      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[1]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.717      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[23]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.715      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[22]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.715      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[21]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.715      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[20]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.715      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[19]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.715      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[17]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.715      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[16]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.717      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[15]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.717      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[14]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.717      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[13]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.717      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[12]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.717      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[11]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.717      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[9]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.717      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[8]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.717      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[7]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.715      ;
; 4.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[6]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.717      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.478      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.478      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.478      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.478      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.478      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.447     ; 5.466      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.447     ; 5.466      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.447     ; 5.466      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.447     ; 5.466      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.447     ; 5.466      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.447     ; 5.466      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.447     ; 5.466      ;
; 14.086 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.447     ; 5.466      ;
; 14.087 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.426     ; 5.486      ;
; 14.087 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.426     ; 5.486      ;
; 14.087 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.426     ; 5.486      ;
; 14.087 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.426     ; 5.486      ;
; 14.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.451      ;
; 14.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.451      ;
; 14.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.451      ;
; 14.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.451      ;
; 14.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.451      ;
; 14.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.451      ;
; 14.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.451      ;
; 14.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.435     ; 5.451      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.423     ; 5.462      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.428     ; 5.457      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.428     ; 5.457      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.428     ; 5.457      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.428     ; 5.457      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.428     ; 5.457      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.428     ; 5.457      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.428     ; 5.457      ;
; 14.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.428     ; 5.457      ;
; 14.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.427     ; 5.455      ;
; 14.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.432     ; 5.450      ;
; 14.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.427     ; 5.455      ;
; 14.119 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.464     ; 5.416      ;
; 14.119 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.464     ; 5.416      ;
; 14.119 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.464     ; 5.416      ;
; 14.119 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.464     ; 5.416      ;
; 14.119 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.464     ; 5.416      ;
; 14.119 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.464     ; 5.416      ;
; 14.144 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.437     ; 5.418      ;
; 14.144 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.437     ; 5.418      ;
; 14.144 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.437     ; 5.418      ;
; 14.145 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.480     ; 5.374      ;
; 14.145 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.480     ; 5.374      ;
; 14.145 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.480     ; 5.374      ;
; 14.145 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.480     ; 5.374      ;
; 14.145 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.480     ; 5.374      ;
; 14.145 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.480     ; 5.374      ;
; 14.146 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.485     ; 5.368      ;
; 14.146 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.485     ; 5.368      ;
; 14.146 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.485     ; 5.368      ;
; 14.146 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.485     ; 5.368      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.149 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.431     ; 5.419      ;
; 14.150 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.443     ; 5.406      ;
; 14.150 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.432     ; 5.417      ;
; 14.150 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.443     ; 5.406      ;
; 14.150 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.432     ; 5.417      ;
; 14.150 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.432     ; 5.417      ;
; 14.150 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.432     ; 5.417      ;
; 14.150 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.443     ; 5.406      ;
; 14.150 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.432     ; 5.417      ;
; 14.150 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.443     ; 5.406      ;
; 14.150 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.443     ; 5.406      ;
; 14.150 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.433     ; 5.416      ;
; 14.151 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.471     ; 5.377      ;
; 14.151 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.376      ;
; 14.151 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.376      ;
; 14.151 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.376      ;
; 14.151 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.376      ;
; 14.151 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.376      ;
; 14.151 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.472     ; 5.376      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 14.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[12]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.172     ; 4.806      ;
; 14.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[8]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.172     ; 4.806      ;
; 14.902 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[21]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.179     ; 4.798      ;
; 14.902 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[20]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.179     ; 4.798      ;
; 14.902 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[14]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.179     ; 4.798      ;
; 14.902 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[13]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.179     ; 4.798      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[23]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.168     ; 4.807      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[22]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.168     ; 4.807      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[19]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.182     ; 4.793      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[18]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.182     ; 4.793      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[17]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.182     ; 4.793      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[11]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.186     ; 4.789      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[10]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.186     ; 4.789      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[7]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.164     ; 4.811      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[6]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.164     ; 4.811      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[5]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.164     ; 4.811      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[4]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.164     ; 4.811      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[3]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.164     ; 4.811      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[2]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.164     ; 4.811      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[1]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.171     ; 4.804      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[0]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.171     ; 4.804      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[28]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.170     ; 4.805      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[27]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.168     ; 4.807      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[25]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.166     ; 4.809      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[24]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.186     ; 4.789      ;
; 14.905 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[16]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.184     ; 4.790      ;
; 14.905 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[15]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.164     ; 4.810      ;
; 14.905 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[9]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.188     ; 4.786      ;
; 14.905 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[31]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.183     ; 4.791      ;
; 14.905 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[30]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.183     ; 4.791      ;
; 14.905 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[29]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.183     ; 4.791      ;
; 14.905 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[26]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.188     ; 4.786      ;
; 14.951 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.085     ; 4.851      ;
; 14.952 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.085     ; 4.850      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.151     ; 4.890      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.151     ; 4.890      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.151     ; 4.890      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.159     ; 4.882      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.159     ; 4.882      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.159     ; 4.882      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.159     ; 4.882      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.159     ; 4.882      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.130     ; 4.911      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.130     ; 4.911      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.130     ; 4.911      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.130     ; 4.911      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.128     ; 4.913      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.130     ; 4.911      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.129     ; 4.912      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.128     ; 4.913      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.128     ; 4.913      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.128     ; 4.913      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.128     ; 4.913      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.128     ; 4.913      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.128     ; 4.913      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.129     ; 4.912      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.130     ; 4.911      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.129     ; 4.912      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.130     ; 4.911      ;
; 14.984 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[12]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 4.829      ;
; 14.984 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[8]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 4.829      ;
; 14.984 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 4.829      ;
; 14.984 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 4.829      ;
; 14.985 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[21]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.081     ; 4.821      ;
; 14.985 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[20]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.081     ; 4.821      ;
; 14.985 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[14]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.081     ; 4.821      ;
; 14.985 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[13]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.081     ; 4.821      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[2]                                                                                                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.062     ; 4.838      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[28]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.072     ; 4.828      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[27]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.070     ; 4.830      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.068     ; 4.832      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 4.812      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[23]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.070     ; 4.830      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[22]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.070     ; 4.830      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[19]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 4.816      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[18]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 4.816      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[17]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 4.816      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[11]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 4.812      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[10]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 4.812      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.066     ; 4.834      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.066     ; 4.834      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[5]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.066     ; 4.834      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.066     ; 4.834      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.066     ; 4.834      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.066     ; 4.834      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.073     ; 4.827      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[0]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.073     ; 4.827      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 4.812      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.070     ; 4.830      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.072     ; 4.828      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[11]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.073     ; 4.827      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[10]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.078     ; 4.822      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.076     ; 4.824      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.066     ; 4.834      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.136     ; 4.876      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.136     ; 4.876      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.136     ; 4.876      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.136     ; 4.876      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.136     ; 4.876      ;
; 14.987 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[94]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.147     ; 4.865      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.346      ;
; 1.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.346      ;
; 1.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.346      ;
; 1.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.346      ;
; 1.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.346      ;
; 1.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.346      ;
; 1.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.346      ;
; 1.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.346      ;
; 1.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.346      ;
; 1.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.346      ;
; 1.211 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.463      ;
; 1.211 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.463      ;
; 1.211 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.463      ;
; 1.211 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.463      ;
; 1.211 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.463      ;
; 1.211 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.463      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.515      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[0]                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.747      ;
; 1.519 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.753      ;
; 1.519 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.753      ;
; 1.519 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.753      ;
; 1.519 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.753      ;
; 1.564 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.063      ; 1.798      ;
; 1.664 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.371      ; 2.203      ;
; 1.664 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.371      ; 2.203      ;
; 1.664 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.371      ; 2.203      ;
; 1.664 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.371      ; 2.203      ;
; 1.664 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.371      ; 2.203      ;
; 1.664 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.371      ; 2.203      ;
; 1.664 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.371      ; 2.203      ;
; 1.664 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.371      ; 2.203      ;
; 1.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.043      ;
; 1.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.043      ;
; 1.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.043      ;
; 1.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.043      ;
; 1.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.043      ;
; 1.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.043      ;
; 1.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.043      ;
; 1.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.043      ;
; 1.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.043      ;
; 1.780 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.047      ;
; 1.780 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.047      ;
; 1.780 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.047      ;
; 1.780 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 2.047      ;
; 1.792 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.064      ;
; 1.792 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.064      ;
; 1.792 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.064      ;
; 1.842 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_ena[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 2.086      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[9]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 2.897      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[10]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 2.897      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.473      ; 2.898      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 2.897      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.473      ; 2.898      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 2.897      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 2.897      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.473      ; 2.898      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.473      ; 2.898      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 2.897      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.473      ; 2.898      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.473      ; 2.898      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.473      ; 2.898      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.473      ; 2.898      ;
; 2.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.473      ; 2.898      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.475      ; 2.902      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.475      ; 2.902      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.475      ; 2.902      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.475      ; 2.902      ;
; 2.263 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.541      ;
; 2.263 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.541      ;
; 2.263 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.541      ;
; 2.263 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.541      ;
; 2.263 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.541      ;
; 2.263 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.541      ;
; 2.263 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.541      ;
; 2.263 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.541      ;
; 2.263 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.541      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                             ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.035 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|last_channel[0]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.318     ; 2.888      ;
; 3.035 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.318     ; 2.888      ;
; 3.035 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[3]                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.318     ; 2.888      ;
; 3.035 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[2]                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.318     ; 2.888      ;
; 3.035 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[1]                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.318     ; 2.888      ;
; 3.035 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.318     ; 2.888      ;
; 3.035 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|hold_waitrequest                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.318     ; 2.888      ;
; 3.506 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.410      ; 4.087      ;
; 3.511 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.437      ; 4.119      ;
; 3.511 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.437      ; 4.119      ;
; 3.511 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.437      ; 4.119      ;
; 3.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.333     ; 3.371      ;
; 3.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.333     ; 3.371      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.087      ; 4.157      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.087      ; 4.157      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|rd_valid[2]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.087      ; 4.157      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|rd_valid[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.087      ; 4.157      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|rd_valid[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.087      ; 4.157      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[0]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.001                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 4.156      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[12]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.164      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[5]                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.164      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[6]                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.164      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[7]                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.164      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[10]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.164      ;
; 3.899 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[11]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.094      ; 4.164      ;
; 3.900 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[1]                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 4.160      ;
; 3.900 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[4]                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 4.160      ;
; 3.900 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[9]                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 4.161      ;
; 3.900 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[8]                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 4.161      ;
; 3.900 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[3]                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 4.161      ;
; 3.900 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[2]                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 4.160      ;
; 3.900 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[0]                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.089      ; 4.160      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 4.108      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 4.108      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 4.108      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 4.108      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][112]                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 4.108      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][76]                                                                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 4.108      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.116      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.016      ; 4.088      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.016      ; 4.088      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.016      ; 4.088      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.015      ; 4.087      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.016      ; 4.088      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.016      ; 4.088      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.015      ; 4.087      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.014      ; 4.086      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.015      ; 4.087      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.116      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.116      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.116      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.116      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.116      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.015      ; 4.087      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.116      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.116      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.116      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.116      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 4.116      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 4.108      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.111                                                                                                                                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 4.142      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.010                                                                                                                                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 4.142      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 4.142      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 4.142      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 4.142      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.011                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 4.142      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.010                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 4.142      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.111                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 4.142      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.015      ; 4.087      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.015      ; 4.087      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.018      ; 4.090      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.018      ; 4.090      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.018      ; 4.090      ;
; 3.901 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.018      ; 4.090      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.368 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.174      ; 4.713      ;
; 4.368 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.174      ; 4.713      ;
; 4.369 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_module_avalon_master_agent|hold_waitrequest                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.118      ; 4.658      ;
; 4.397 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.148      ; 4.716      ;
; 4.397 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.148      ; 4.716      ;
; 4.397 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.148      ; 4.716      ;
; 4.397 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.148      ; 4.716      ;
; 4.397 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.148      ; 4.716      ;
; 4.397 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.148      ; 4.716      ;
; 4.397 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.133      ; 4.701      ;
; 4.397 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.133      ; 4.701      ;
; 4.397 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.133      ; 4.701      ;
; 4.399 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.147      ; 4.717      ;
; 4.399 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.147      ; 4.717      ;
; 4.399 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.147      ; 4.717      ;
; 4.399 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.147      ; 4.717      ;
; 4.433 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.051      ; 4.655      ;
; 4.433 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.051      ; 4.655      ;
; 4.770 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[3]                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.233     ; 4.708      ;
; 4.770 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[8]                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.219     ; 4.722      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[20]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][28]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][30]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.259     ; 4.701      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][38]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][38]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][36]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][36]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][84]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]        ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][111]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.262     ; 4.698      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[0]                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.262     ; 4.698      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][82]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][82]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][83]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][81]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][76]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.248     ; 4.712      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.707      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[31]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[25]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[13]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[6]                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[4]                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.252     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][4]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][6]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][7]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.258     ; 4.703      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.258     ; 4.703      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][8]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][9]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][11]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][12]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.247     ; 4.714      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][13]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.244     ; 4.717      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][14]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.244     ; 4.717      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.258     ; 4.703      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.244     ; 4.717      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.258     ; 4.703      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][18]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.258     ; 4.703      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.247     ; 4.714      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][19]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.258     ; 4.703      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.258     ; 4.703      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[19]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.258     ; 4.703      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][20]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][21]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.253     ; 4.708      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.258     ; 4.703      ;
; 4.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][22]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.258     ; 4.703      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 108
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.741
Worst Case Available Settling Time: 7.500 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2.777  ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 14.960 ; 0.000         ;
; clock_50_1                                                                               ; 15.367 ; 0.000         ;
; n/a                                                                                      ; 16.962 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; 37.422 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.081 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 0.139 ; 0.000         ;
; clock_50_1                                                                               ; 0.170 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; 0.174 ; 0.000         ;
; n/a                                                                                      ; 2.766 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                             ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5.641  ; 0.000         ;
; clock_50_1                                                                               ; 16.515 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 17.012 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                             ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.557 ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 1.652 ; 0.000         ;
; clock_50_1                                                                               ; 2.528 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; 3.680  ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; 3.994  ; 0.000         ;
; pcie_ref_clk                                                                                                                               ; 4.989  ; 0.000         ;
; clock_50_1                                                                                                                                 ; 9.458  ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                                                                                ; 9.728  ; 0.000         ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                                                                                ; 19.730 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[31] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.266      ;
; 2.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[55] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.266      ;
; 2.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[56] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.266      ;
; 2.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[58] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.266      ;
; 2.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[60] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.266      ;
; 2.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[61] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.266      ;
; 2.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[62] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.266      ;
; 2.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[63] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.266      ;
; 2.808 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|empty_dff                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 5.117      ;
; 2.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[31] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.226      ;
; 2.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[55] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.226      ;
; 2.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[56] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.226      ;
; 2.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[58] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.226      ;
; 2.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[60] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.226      ;
; 2.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[61] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.226      ;
; 2.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[62] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.226      ;
; 2.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[63] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.226      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[0]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[1]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[2]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[3]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[4]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[5]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[6]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[16] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[17] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[18] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[19] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[20] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[21] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[22] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[23] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[24] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[25] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[26] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[27] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[28] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[29] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[30] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[32] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[33] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[34] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[64] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[65] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[66] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[67] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[73] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[74] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[75] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[76] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[77] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[78] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.831 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[79] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.218      ;
; 2.848 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[31] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.195      ;
; 2.848 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[55] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.195      ;
; 2.848 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[56] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.195      ;
; 2.848 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[58] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.195      ;
; 2.848 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[60] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.195      ;
; 2.848 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[61] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.195      ;
; 2.848 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[62] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.195      ;
; 2.848 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[63] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.088      ; 5.195      ;
; 2.848 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|empty_dff                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 5.077      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[0]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[1]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[2]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[3]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[4]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[5]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[6]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[16] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[17] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[18] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[19] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[20] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[21] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[22] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[23] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[24] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[25] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[26] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[27] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[28] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[29] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[30] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[32] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[33] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[34] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[64] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[65] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[66] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[67] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[73] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[74] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[75] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[76] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[77] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[78] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.871 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[79] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.094      ; 5.178      ;
; 2.879 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|empty_dff                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 5.046      ;
; 2.893 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|usedw_is_1_dff                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 5.032      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 14.960 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.035     ; 4.933      ;
; 14.960 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.035     ; 4.933      ;
; 14.971 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.035     ; 4.922      ;
; 14.971 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.035     ; 4.922      ;
; 14.973 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.033     ; 4.933      ;
; 14.973 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.035     ; 4.920      ;
; 14.973 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.035     ; 4.920      ;
; 15.005 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.042     ; 4.892      ;
; 15.030 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.044     ; 4.865      ;
; 15.070 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.033     ; 4.836      ;
; 15.101 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.807      ;
; 15.101 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.807      ;
; 15.112 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.796      ;
; 15.112 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.796      ;
; 15.114 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.018     ; 4.807      ;
; 15.114 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.794      ;
; 15.114 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.794      ;
; 15.119 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.006      ; 4.815      ;
; 15.119 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.006      ; 4.815      ;
; 15.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.006      ; 4.804      ;
; 15.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.006      ; 4.804      ;
; 15.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.008      ; 4.815      ;
; 15.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.006      ; 4.802      ;
; 15.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.006      ; 4.802      ;
; 15.144 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.764      ;
; 15.144 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.764      ;
; 15.146 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.027     ; 4.766      ;
; 15.155 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.753      ;
; 15.155 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.753      ;
; 15.157 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.018     ; 4.764      ;
; 15.157 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.751      ;
; 15.157 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.751      ;
; 15.164 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.001     ; 4.774      ;
; 15.167 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.004      ; 4.765      ;
; 15.167 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.004      ; 4.765      ;
; 15.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.029     ; 4.739      ;
; 15.178 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.004      ; 4.754      ;
; 15.178 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.004      ; 4.754      ;
; 15.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.006      ; 4.765      ;
; 15.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.004      ; 4.752      ;
; 15.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.004      ; 4.752      ;
; 15.184 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.052     ; 4.703      ;
; 15.189 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.042     ; 4.708      ;
; 15.189 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.003     ; 4.747      ;
; 15.189 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.027     ; 4.723      ;
; 15.200 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.054     ; 4.685      ;
; 15.211 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.035     ; 4.693      ;
; 15.211 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.018     ; 4.710      ;
; 15.212 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.003     ; 4.724      ;
; 15.214 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.029     ; 4.696      ;
; 15.215 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.033     ; 4.691      ;
; 15.221 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.034     ; 4.684      ;
; 15.229 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.008      ; 4.718      ;
; 15.237 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.005     ; 4.697      ;
; 15.251 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.041     ; 4.636      ;
; 15.251 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.041     ; 4.636      ;
; 15.254 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.018     ; 4.667      ;
; 15.266 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_31 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.054     ; 4.608      ;
; 15.266 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_29 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.054     ; 4.608      ;
; 15.266 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_30 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.054     ; 4.608      ;
; 15.277 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.033     ; 4.629      ;
; 15.277 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.006      ; 4.668      ;
; 15.295 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.613      ;
; 15.295 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.613      ;
; 15.306 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.602      ;
; 15.306 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.602      ;
; 15.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.018     ; 4.613      ;
; 15.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.600      ;
; 15.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.600      ;
; 15.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.037     ; 4.577      ;
; 15.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.027     ; 4.582      ;
; 15.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.027     ; 4.572      ;
; 15.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.039     ; 4.559      ;
; 15.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.011     ; 4.585      ;
; 15.348 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.001     ; 4.590      ;
; 15.349 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.033     ; 4.557      ;
; 15.352 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.567      ;
; 15.356 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.018     ; 4.565      ;
; 15.359 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.013     ; 4.567      ;
; 15.362 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.019     ; 4.558      ;
; 15.365 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.029     ; 4.545      ;
; 15.368 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.037     ; 4.534      ;
; 15.370 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.006      ; 4.575      ;
; 15.373 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.027     ; 4.539      ;
; 15.374 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.008      ; 4.573      ;
; 15.380 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; 0.007      ; 4.566      ;
; 15.384 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.039     ; 4.516      ;
; 15.387 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_9  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.058     ; 4.483      ;
; 15.387 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_26 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.058     ; 4.483      ;
; 15.391 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.013     ; 4.535      ;
; 15.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.026     ; 4.510      ;
; 15.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.026     ; 4.510      ;
; 15.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_10 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 4.479      ;
; 15.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_11 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 4.479      ;
; 15.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_24 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 4.479      ;
; 15.395 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.524      ;
; 15.396 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.056     ; 4.487      ;
; 15.396 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[57] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.003     ; 4.540      ;
; 15.398 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.510      ;
; 15.398 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.020     ; 4.510      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.367 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.043     ; 4.577      ;
; 15.513 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[10]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 4.411      ;
; 15.515 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[24]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.413      ;
; 15.566 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[27]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.362      ;
; 15.579 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 4.361      ;
; 15.583 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 4.357      ;
; 15.587 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[27]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 4.339      ;
; 15.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[31]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 4.320      ;
; 15.642 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[21]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 4.284      ;
; 15.665 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[12]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 4.259      ;
; 15.673 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[24]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 4.253      ;
; 15.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[31]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.236      ;
; 15.696 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[21]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.232      ;
; 15.709 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[28]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 4.215      ;
; 15.726 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[29]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 4.200      ;
; 15.736 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 4.204      ;
; 15.752 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[17]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.176      ;
; 15.757 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 4.183      ;
; 15.784 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.038     ; 4.165      ;
; 15.784 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.038     ; 4.165      ;
; 15.784 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.038     ; 4.165      ;
; 15.784 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.038     ; 4.165      ;
; 15.784 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.038     ; 4.165      ;
; 15.784 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.038     ; 4.165      ;
; 15.784 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.038     ; 4.165      ;
; 15.787 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[4]                                                                                                                                                                                            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 4.137      ;
; 15.811 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[29]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.117      ;
; 15.821 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 4.124      ;
; 15.821 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 4.124      ;
; 15.821 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 4.124      ;
; 15.821 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 4.124      ;
; 15.821 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 4.119      ;
; 15.821 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 4.119      ;
; 15.821 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 4.124      ;
; 15.852 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[16]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.076      ;
; 15.877 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[11]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 4.047      ;
; 15.886 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[15]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.042      ;
; 15.896 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[4]                                                                                                                                                                                            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.065     ; 4.026      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.900 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.044     ; 4.043      ;
; 15.901 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][10]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 4.031      ;
; 15.901 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][12]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 4.031      ;
; 15.901 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][13]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 4.031      ;
; 15.901 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][15]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 4.031      ;
; 15.901 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][16]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 4.031      ;
; 15.901 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][17]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 4.031      ;
; 15.901 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][18]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 4.031      ;
; 15.901 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][26]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 4.031      ;
; 15.919 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 4.021      ;
; 15.922 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[16]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.006      ;
; 15.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][6]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 3.998      ;
; 15.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][7]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 3.998      ;
; 15.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][8]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 3.998      ;
; 15.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][9]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 3.998      ;
; 15.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][10]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 3.998      ;
; 15.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][30]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 3.998      ;
; 15.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][0]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 3.998      ;
; 15.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][3]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 3.998      ;
; 15.942 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.154      ; 4.199      ;
; 15.943 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][6]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 3.975      ;
; 15.943 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][7]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 3.975      ;
; 15.943 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][8]                                                                                                                                                                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 3.975      ;
; 15.943 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][11]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 3.975      ;
; 15.943 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][29]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 3.975      ;
; 15.943 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][30]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 3.975      ;
; 15.943 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][31]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 3.975      ;
; 15.958 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_module_avalon_master_agent|hold_waitrequest                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.204     ; 3.825      ;
; 15.966 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[20]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 3.970      ;
; 15.976 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.153      ; 4.164      ;
; 15.976 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.153      ; 4.164      ;
; 15.976 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.153      ; 4.164      ;
; 15.976 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.153      ; 4.164      ;
; 15.976 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.153      ; 4.164      ;
; 15.976 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.153      ; 4.164      ;
; 15.977 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][30]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 3.936      ;
; 15.977 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][31]                                                                                                                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 3.936      ;
; 15.996 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.949      ;
; 15.996 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.949      ;
; 15.996 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.949      ;
; 15.996 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.949      ;
; 15.996 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.949      ;
; 15.996 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.949      ;
; 15.996 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.949      ;
; 16.000 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[21]                                                                                                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 3.928      ;
; 16.000 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.945      ;
; 16.000 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.945      ;
; 16.000 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.945      ;
; 16.000 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.945      ;
; 16.000 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.945      ;
; 16.000 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 3.945      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 16.962 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.424     ; 0.614      ;
; 16.962 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.424     ; 0.614      ;
; 16.969 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.424     ; 0.607      ;
; 16.969 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.424     ; 0.607      ;
; 17.040 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.439     ; 0.521      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 37.422 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.371      ;
; 37.424 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.369      ;
; 37.431 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.362      ;
; 37.431 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.197     ; 2.359      ;
; 37.458 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.335      ;
; 37.458 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.335      ;
; 37.458 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.335      ;
; 37.458 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.335      ;
; 37.458 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.335      ;
; 37.458 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.335      ;
; 37.599 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.190     ; 2.198      ;
; 37.600 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.193      ;
; 37.601 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.192      ;
; 37.609 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.184      ;
; 37.609 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.184      ;
; 37.609 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.184      ;
; 37.609 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.184      ;
; 37.609 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.184      ;
; 37.613 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.190     ; 2.184      ;
; 37.613 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.190     ; 2.184      ;
; 37.614 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.179      ;
; 37.620 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.318      ;
; 37.620 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.318      ;
; 37.620 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.318      ;
; 37.620 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.318      ;
; 37.620 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.318      ;
; 37.620 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.318      ;
; 37.620 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.318      ;
; 37.620 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.318      ;
; 37.620 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.318      ;
; 37.620 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.318      ;
; 37.628 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.190     ; 2.169      ;
; 37.635 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.191     ; 2.161      ;
; 37.635 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.190     ; 2.162      ;
; 37.668 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 2.293      ;
; 37.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.266      ;
; 37.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.266      ;
; 37.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.266      ;
; 37.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.266      ;
; 37.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.266      ;
; 37.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.266      ;
; 37.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.266      ;
; 37.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.266      ;
; 37.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.266      ;
; 37.672 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.266      ;
; 37.676 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.262      ;
; 37.676 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.262      ;
; 37.676 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.262      ;
; 37.676 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.262      ;
; 37.676 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.262      ;
; 37.676 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.262      ;
; 37.676 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.262      ;
; 37.676 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.262      ;
; 37.676 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.262      ;
; 37.676 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.262      ;
; 37.679 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.192     ; 2.116      ;
; 37.688 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.191     ; 2.108      ;
; 37.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.103      ;
; 37.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.248      ;
; 37.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.248      ;
; 37.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.248      ;
; 37.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.248      ;
; 37.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.248      ;
; 37.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.248      ;
; 37.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.248      ;
; 37.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.248      ;
; 37.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.248      ;
; 37.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.248      ;
; 37.691 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.192     ; 2.104      ;
; 37.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.192     ; 2.103      ;
; 37.696 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.192     ; 2.099      ;
; 37.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.192     ; 2.098      ;
; 37.700 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.192     ; 2.095      ;
; 37.702 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.192     ; 2.093      ;
; 37.708 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.085      ;
; 37.715 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.192     ; 2.080      ;
; 37.722 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.191     ; 2.074      ;
; 37.738 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.200      ;
; 37.738 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.200      ;
; 37.738 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.200      ;
; 37.738 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.200      ;
; 37.738 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.200      ;
; 37.738 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.200      ;
; 37.738 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.200      ;
; 37.738 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.200      ;
; 37.738 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.200      ;
; 37.738 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.200      ;
; 37.772 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.194     ; 2.021      ;
; 37.783 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.158      ;
; 37.783 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.158      ;
; 37.783 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.158      ;
; 37.783 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.158      ;
; 37.783 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.158      ;
; 37.783 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.158      ;
; 37.783 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.158      ;
; 37.783 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.158      ;
; 37.783 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.158      ;
; 37.783 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.158      ;
; 37.786 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.191     ; 2.010      ;
; 37.792 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.081 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[19]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.423      ;
; 0.088 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[13]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.430      ;
; 0.088 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[18]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.430      ;
; 0.092 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[77]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.434      ;
; 0.093 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[83]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.435      ;
; 0.114 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[27]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.462      ;
; 0.118 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[32]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.455      ;
; 0.118 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[21]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.470      ;
; 0.119 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.464      ;
; 0.119 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[29]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.467      ;
; 0.120 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[22]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.472      ;
; 0.120 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[25]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.472      ;
; 0.121 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[15]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.469      ;
; 0.121 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.466      ;
; 0.121 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[84]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.463      ;
; 0.122 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[65]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.459      ;
; 0.122 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[82]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.461      ;
; 0.123 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[64]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.460      ;
; 0.124 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[51]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.462      ;
; 0.124 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.469      ;
; 0.124 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[3]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.462      ;
; 0.125 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[61]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.464      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[53]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.464      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[36]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.463      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.466      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[28]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.474      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.471      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.466      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[17]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.464      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[30]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.464      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[26]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.475      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[28]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.466      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[2]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.472      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[0]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.467      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[23]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.465      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[35]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.465      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[15]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.467      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[1]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.468      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[8]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.468      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[20]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.465      ;
; 0.129 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[36]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.468      ;
; 0.129 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[42]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.468      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.470      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[51]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.466      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.480      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[78]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.469      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[0]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.475      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[27]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.467      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[32]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.470      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[63]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.470      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[11]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.471      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[19]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.468      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[31]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.471      ;
; 0.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[33]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.469      ;
; 0.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.476      ;
; 0.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[81]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.471      ;
; 0.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[22]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.469      ;
; 0.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[23]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.469      ;
; 0.133 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[14]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.470      ;
; 0.133 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[40]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.470      ;
; 0.133 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[46]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.470      ;
; 0.133 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.473      ;
; 0.133 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.477      ;
; 0.133 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[28]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.470      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.479      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[45]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.471      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.474      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[29]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.475      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[93]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.475      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[12]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.474      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[25]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.471      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[41]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.472      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[43]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.472      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[40]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.483      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[15]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.473      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[20]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.473      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[22]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.473      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[37]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.473      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[91]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.477      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.481      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[7]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.476      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[16]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.474      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[38]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.485      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[56]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.476      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[0]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[13]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[21]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.474      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_address_reg0         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.471      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[202]                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.479      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[26]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.475      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[41]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.477      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[24]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.492      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[17]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.235      ; 0.477      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[6]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.478      ;
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[25]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.476      ;
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[64]                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.479      ;
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.479      ;
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[13]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.472      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.485      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[44]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.477      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|reading_first_pixel_in_image                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_datain_reg0                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.231      ; 0.474      ;
; 0.142 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[1]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~porta_address_reg0                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.233      ; 0.479      ;
; 0.144 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[0]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~porta_address_reg0                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.233      ; 0.481      ;
; 0.144 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 0.476      ;
; 0.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[0]                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 0.479      ;
; 0.148 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 0.480      ;
; 0.161 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[1]                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 0.493      ;
; 0.164 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|wrptr_g[5]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~porta_address_reg0                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.230      ; 0.498      ;
; 0.168 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.172 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe16a[7]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe17a[7]                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 0.313      ;
; 0.172 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe17a[5]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 0.313      ;
; 0.172 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe16a[5]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe17a[5]                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 0.313      ;
; 0.173 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe16a[4]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe17a[4]                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 0.314      ;
; 0.173 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe17a[7]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 0.314      ;
; 0.173 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.313      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe17a[4]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 0.315      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe17a[6]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 0.315      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe16a[6]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_2v8:dffpipe15|dffe17a[6]                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 0.315      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.314      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.314      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][94]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][94]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][112]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][108]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][108]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][109]                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][109]                                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|full_dff                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|full_dff                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|reading_first_pixel_in_image                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|reading_first_pixel_in_image                                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.170 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[0]                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[0]                                                                                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.053      ; 0.307      ;
; 0.174 ; LEDG[0]~reg0                                                                                                                                                                                                                                                                            ; LEDG[0]~reg0                                                                                                                                                                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][38]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][38]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][36]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][36]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][82]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][82]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][79]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; LEDR[0]~reg0                                                                                                                                                                                                                                                                            ; LEDR[0]~reg0                                                                                                                                                                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][5]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][5]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][83]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.053      ; 0.314      ;
; 0.177 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.053      ; 0.314      ;
; 0.178 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[2]                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[2]                                                                                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|address[27]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|address[27]                                                                                                                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 0.307      ;
; 0.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.312      ;
; 0.181 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[8]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[8]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[0]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[0]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.313      ;
; 0.183 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[0]                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[0]                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.314      ;
; 0.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.317      ;
; 0.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.319      ;
; 0.193 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[26]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[15]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.324      ;
; 0.194 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[17]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.325      ;
; 0.195 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[23]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.327      ;
; 0.195 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[4]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.326      ;
; 0.195 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[2]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.326      ;
; 0.197 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][80]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.329      ;
; 0.244 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.376      ;
; 0.246 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.379      ;
; 0.247 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.051      ; 0.382      ;
; 0.249 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.380      ;
; 0.250 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.381      ;
; 0.250 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.056      ; 0.390      ;
; 0.251 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[7]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.383      ;
; 0.251 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[19]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.382      ;
; 0.252 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.383      ;
; 0.252 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.053      ; 0.389      ;
; 0.253 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.386      ;
; 0.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[25]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.387      ;
; 0.258 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.389      ;
; 0.260 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.391      ;
; 0.261 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.392      ;
; 0.262 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.394      ;
; 0.290 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.256      ; 0.630      ;
; 0.297 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.428      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.314      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.179 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[2]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.312      ;
; 0.179 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.312      ;
; 0.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[6]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[1]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.194      ; 0.480      ;
; 0.183 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[4]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.184 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.317      ;
; 0.184 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.317      ;
; 0.194 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.327      ;
; 0.211 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.194      ; 0.509      ;
; 0.212 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.194      ; 0.510      ;
; 0.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.360      ;
; 0.242 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.375      ;
; 0.244 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[5]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.376      ;
; 0.244 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.376      ;
; 0.245 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[7]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.377      ;
; 0.249 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[4] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[4] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.389      ;
; 0.249 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[5] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[5] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.389      ;
; 0.249 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[3] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[3] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.389      ;
; 0.251 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.383      ;
; 0.252 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.384      ;
; 0.252 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[2] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.392      ;
; 0.253 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[3]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 0.387      ;
; 0.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_R[0]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[1] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.389      ;
; 0.257 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.258 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[7]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.391      ;
; 0.258 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[7] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[7] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.391      ;
; 0.258 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[6] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[6] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.391      ;
; 0.259 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.392      ;
; 0.259 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.392      ;
; 0.259 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a[0] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_1v8:dffpipe11|dffe13a[0] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.392      ;
; 0.265 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.398      ;
; 0.266 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.398      ;
; 0.268 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.401      ;
; 0.268 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.401      ;
; 0.269 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.401      ;
; 0.282 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.414      ;
; 0.289 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.422      ;
; 0.290 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.423      ;
; 0.290 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.423      ;
; 0.292 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.425      ;
; 0.293 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.426      ;
; 0.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.427      ;
; 0.294 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.427      ;
; 0.295 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.428      ;
; 0.296 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.429      ;
; 0.297 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.298 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.431      ;
; 0.298 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.431      ;
; 0.299 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.432      ;
; 0.300 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.433      ;
; 0.301 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.434      ;
; 0.301 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.434      ;
; 0.301 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.434      ;
; 0.303 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block11a0~portb_address_reg0   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.194      ; 0.601      ;
; 0.305 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.438      ;
; 0.306 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.439      ;
; 0.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.440      ;
; 0.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.441      ;
; 0.309 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.441      ;
; 0.311 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.443      ;
; 0.316 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.449      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.458      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.462      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.462      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.463      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.463      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.463      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.464      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.468      ;
; 0.336 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.468      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.766 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.325     ; 0.441      ;
; 2.837 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.311     ; 0.526      ;
; 2.837 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.311     ; 0.526      ;
; 2.838 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.311     ; 0.527      ;
; 2.838 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.311     ; 0.527      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 5.641 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[12]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.287      ;
; 5.641 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[14]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.287      ;
; 5.641 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[15]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.287      ;
; 5.641 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[17]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.287      ;
; 5.641 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[24]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.287      ;
; 5.641 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[28]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.287      ;
; 5.641 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[26]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.287      ;
; 5.665 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[13]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.260      ;
; 5.665 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[14]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.260      ;
; 5.665 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[12]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.260      ;
; 5.665 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[5]                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.260      ;
; 5.665 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[7]                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.260      ;
; 5.665 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[6]                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.062     ; 2.260      ;
; 5.666 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[31]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.262      ;
; 5.666 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[16]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.262      ;
; 5.666 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[13]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.262      ;
; 5.666 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[27]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.262      ;
; 5.666 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[29]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.262      ;
; 5.666 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[30]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 2.262      ;
; 5.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[18]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.256      ;
; 5.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[20]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.256      ;
; 5.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[25]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.256      ;
; 5.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[21]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.256      ;
; 5.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[23]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.256      ;
; 5.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[22]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 2.256      ;
; 5.684 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[7]                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.240      ;
; 5.684 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[9]                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.240      ;
; 5.684 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[8]                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.240      ;
; 5.689 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_np_base_lim[20]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.192      ;
; 5.693 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[16]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.204      ;
; 5.693 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[19]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.204      ;
; 5.693 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[18]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.204      ;
; 5.693 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[17]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.204      ;
; 5.693 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[23]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.204      ;
; 5.693 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[22]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.204      ;
; 5.693 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[21]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.204      ;
; 5.693 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_sec_bus[20]        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.204      ;
; 5.694 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_msi_addr_iolim[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 2.183      ;
; 5.695 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[19]                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 2.226      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.198      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.198      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.198      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.198      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.198      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.198      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.198      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.198      ;
; 5.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[3]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 2.181      ;
; 5.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[24]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 2.163      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.194      ;
; 5.719 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[2]                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 2.167      ;
; 5.719 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[30]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 2.167      ;
; 5.719 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[16]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 2.167      ;
; 5.719 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[12]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 2.167      ;
; 5.720 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[11]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 2.151      ;
; 5.720 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[10]                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 2.151      ;
; 5.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[25]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 2.140      ;
; 5.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[25]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 2.140      ;
; 5.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[24]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 2.140      ;
; 5.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[24]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 2.140      ;
; 5.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[23]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.139      ;
; 5.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[22]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.139      ;
; 5.736 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[27]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 2.142      ;
; 5.736 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[26]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 2.142      ;
; 5.736 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[26]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 2.142      ;
; 5.736 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[19]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.136      ;
; 5.736 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[19]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.136      ;
; 5.736 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[18]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.136      ;
; 5.736 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[15]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 2.137      ;
; 5.736 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[13]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 2.137      ;
; 5.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[29]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 2.136      ;
; 5.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[29]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 2.136      ;
; 5.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_rsp_width_adapter|data_reg[28]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.101     ; 2.136      ;
; 5.756 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[2]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.146      ;
; 5.756 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[31]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.146      ;
; 5.756 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[29]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.146      ;
; 5.756 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[27]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.146      ;
; 5.756 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[26]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.146      ;
; 5.756 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[10]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.146      ;
; 5.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_beginbursttransfer                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.111      ;
; 5.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|address_reg[7]                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.111      ;
; 5.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|address_reg[10]                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.111      ;
; 5.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|address_reg[21]                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.111      ;
; 5.775 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[3]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.122      ;
; 5.775 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[1]                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 2.124      ;
; 5.775 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[23]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.122      ;
; 5.775 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[22]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.122      ;
; 5.775 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[21]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.122      ;
; 5.775 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_bar1_0_cmd_width_adapter|data_reg[20]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.122      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.196     ; 3.276      ;
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.216     ; 3.256      ;
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.216     ; 3.256      ;
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.216     ; 3.256      ;
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.216     ; 3.256      ;
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.216     ; 3.256      ;
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.216     ; 3.256      ;
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.216     ; 3.256      ;
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.216     ; 3.256      ;
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.196     ; 3.276      ;
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.196     ; 3.276      ;
; 16.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.196     ; 3.276      ;
; 16.516 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.205     ; 3.266      ;
; 16.516 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.205     ; 3.266      ;
; 16.516 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.205     ; 3.266      ;
; 16.516 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.205     ; 3.266      ;
; 16.516 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.205     ; 3.266      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.193     ; 3.269      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.198     ; 3.264      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.204     ; 3.258      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.204     ; 3.258      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.204     ; 3.258      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.204     ; 3.258      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.204     ; 3.258      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.198     ; 3.264      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.198     ; 3.264      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.204     ; 3.258      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.198     ; 3.264      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.198     ; 3.264      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.204     ; 3.258      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.198     ; 3.264      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.204     ; 3.258      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.198     ; 3.264      ;
; 16.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.198     ; 3.264      ;
; 16.531 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.197     ; 3.259      ;
; 16.531 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.202     ; 3.254      ;
; 16.531 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.197     ; 3.259      ;
; 16.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.233     ; 3.213      ;
; 16.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.233     ; 3.213      ;
; 16.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.233     ; 3.213      ;
; 16.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.233     ; 3.213      ;
; 16.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.233     ; 3.213      ;
; 16.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.233     ; 3.213      ;
; 16.552 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.207     ; 3.228      ;
; 16.552 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.207     ; 3.228      ;
; 16.552 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.207     ; 3.228      ;
; 16.554 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.254     ; 3.179      ;
; 16.554 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.254     ; 3.179      ;
; 16.554 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.254     ; 3.179      ;
; 16.554 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.254     ; 3.179      ;
; 16.554 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.250     ; 3.183      ;
; 16.554 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.250     ; 3.183      ;
; 16.554 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.250     ; 3.183      ;
; 16.554 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.250     ; 3.183      ;
; 16.554 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.250     ; 3.183      ;
; 16.554 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.250     ; 3.183      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.558 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 3.228      ;
; 16.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.213     ; 3.215      ;
; 16.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.202     ; 3.226      ;
; 16.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.213     ; 3.215      ;
; 16.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.202     ; 3.226      ;
; 16.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.202     ; 3.226      ;
; 16.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.202     ; 3.226      ;
; 16.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.213     ; 3.215      ;
; 16.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.202     ; 3.226      ;
; 16.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.213     ; 3.215      ;
; 16.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.213     ; 3.215      ;
; 16.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.203     ; 3.225      ;
; 16.562 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.241     ; 3.184      ;
; 16.562 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.242     ; 3.183      ;
; 16.562 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.242     ; 3.183      ;
; 16.562 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.242     ; 3.183      ;
; 16.562 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.242     ; 3.183      ;
; 16.562 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.242     ; 3.183      ;
; 16.562 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                          ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.242     ; 3.183      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 17.012 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[21]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.103     ; 2.823      ;
; 17.012 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[20]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.103     ; 2.823      ;
; 17.012 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[15]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.089     ; 2.837      ;
; 17.012 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[14]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.103     ; 2.823      ;
; 17.012 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[13]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.103     ; 2.823      ;
; 17.012 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[12]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.095     ; 2.831      ;
; 17.012 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[8]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.095     ; 2.831      ;
; 17.013 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[7]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 2.837      ;
; 17.013 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[6]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 2.837      ;
; 17.013 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[5]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 2.837      ;
; 17.013 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[4]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 2.837      ;
; 17.013 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[3]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 2.837      ;
; 17.013 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[2]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.088     ; 2.837      ;
; 17.013 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[25]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.090     ; 2.835      ;
; 17.014 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[23]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.092     ; 2.832      ;
; 17.014 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[22]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.092     ; 2.832      ;
; 17.014 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[16]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.108     ; 2.816      ;
; 17.014 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[1]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.094     ; 2.830      ;
; 17.014 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[0]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.094     ; 2.830      ;
; 17.014 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[31]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.107     ; 2.817      ;
; 17.014 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[30]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.107     ; 2.817      ;
; 17.014 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[29]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.107     ; 2.817      ;
; 17.014 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[28]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.093     ; 2.831      ;
; 17.014 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[27]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.092     ; 2.832      ;
; 17.015 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[19]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.818      ;
; 17.015 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[18]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.818      ;
; 17.015 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[17]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.818      ;
; 17.015 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[11]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.109     ; 2.814      ;
; 17.015 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[10]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.109     ; 2.814      ;
; 17.015 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[9]                                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.111     ; 2.812      ;
; 17.015 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[26]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.111     ; 2.812      ;
; 17.015 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[24]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.109     ; 2.814      ;
; 17.030 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.097     ; 2.860      ;
; 17.030 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.097     ; 2.860      ;
; 17.030 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.097     ; 2.860      ;
; 17.030 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.097     ; 2.860      ;
; 17.030 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.097     ; 2.860      ;
; 17.030 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.096     ; 2.861      ;
; 17.030 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.096     ; 2.861      ;
; 17.030 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.097     ; 2.860      ;
; 17.030 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.096     ; 2.861      ;
; 17.030 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.097     ; 2.860      ;
; 17.031 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.095     ; 2.861      ;
; 17.031 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.095     ; 2.861      ;
; 17.031 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.095     ; 2.861      ;
; 17.031 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.095     ; 2.861      ;
; 17.031 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.095     ; 2.861      ;
; 17.031 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.095     ; 2.861      ;
; 17.031 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.095     ; 2.861      ;
; 17.033 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.119     ; 2.835      ;
; 17.033 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.119     ; 2.835      ;
; 17.033 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.119     ; 2.835      ;
; 17.033 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.126     ; 2.828      ;
; 17.033 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.126     ; 2.828      ;
; 17.033 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.126     ; 2.828      ;
; 17.033 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.126     ; 2.828      ;
; 17.033 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.126     ; 2.828      ;
; 17.043 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.048     ; 2.848      ;
; 17.043 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.048     ; 2.848      ;
; 17.044 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.104     ; 2.839      ;
; 17.044 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.104     ; 2.839      ;
; 17.044 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.104     ; 2.839      ;
; 17.044 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.104     ; 2.839      ;
; 17.044 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.104     ; 2.839      ;
; 17.044 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.104     ; 2.839      ;
; 17.044 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.104     ; 2.839      ;
; 17.045 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.837      ;
; 17.045 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.837      ;
; 17.045 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.837      ;
; 17.045 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.837      ;
; 17.045 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.837      ;
; 17.045 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.837      ;
; 17.045 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.837      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.108     ; 2.833      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.108     ; 2.833      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.108     ; 2.833      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.108     ; 2.833      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.116     ; 2.825      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.108     ; 2.833      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.108     ; 2.833      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[94]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.115     ; 2.826      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.115     ; 2.826      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.108     ; 2.833      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.115     ; 2.826      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.115     ; 2.826      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.115     ; 2.826      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.108     ; 2.833      ;
; 17.046 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.108     ; 2.833      ;
; 17.049 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.120     ; 2.818      ;
; 17.049 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.120     ; 2.818      ;
; 17.049 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.120     ; 2.818      ;
; 17.049 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.120     ; 2.818      ;
; 17.049 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.120     ; 2.818      ;
; 17.049 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.120     ; 2.818      ;
; 17.049 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.120     ; 2.818      ;
; 17.052 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.830      ;
; 17.052 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.830      ;
; 17.052 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.830      ;
; 17.052 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.830      ;
; 17.052 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 20.000       ; -0.105     ; 2.830      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.687      ;
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.687      ;
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.687      ;
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.687      ;
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.687      ;
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.687      ;
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.687      ;
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.687      ;
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.687      ;
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.687      ;
; 0.633 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.762      ;
; 0.633 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.762      ;
; 0.633 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.762      ;
; 0.633 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.762      ;
; 0.633 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.762      ;
; 0.633 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.762      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.653 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.782      ;
; 0.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.919      ;
; 0.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.919      ;
; 0.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.919      ;
; 0.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.919      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.806 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[0]                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.921      ;
; 0.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.031      ; 0.932      ;
; 0.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.219      ; 1.206      ;
; 0.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.219      ; 1.206      ;
; 0.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.219      ; 1.206      ;
; 0.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.219      ; 1.206      ;
; 0.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.219      ; 1.206      ;
; 0.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.219      ; 1.206      ;
; 0.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.219      ; 1.206      ;
; 0.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.219      ; 1.206      ;
; 0.940 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.089      ;
; 0.940 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.089      ;
; 0.940 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.089      ;
; 0.940 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.089      ;
; 0.940 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.089      ;
; 0.940 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.089      ;
; 0.940 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.089      ;
; 0.940 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.089      ;
; 0.940 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.089      ;
; 0.943 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.092      ;
; 0.943 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.092      ;
; 0.943 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.092      ;
; 0.943 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.092      ;
; 0.949 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.098      ;
; 0.949 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.098      ;
; 0.949 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.098      ;
; 0.990 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_ena[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.039      ; 1.113      ;
; 1.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.383      ;
; 1.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.383      ;
; 1.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.383      ;
; 1.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.383      ;
; 1.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.383      ;
; 1.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.383      ;
; 1.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.383      ;
; 1.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.383      ;
; 1.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.383      ;
; 1.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.383      ;
; 1.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.383      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.234 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.403      ;
; 1.374 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[15]                                                                                                                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.013      ; 1.471      ;
; 1.374 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[0]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.013      ; 1.471      ;
; 1.374 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[2]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.013      ; 1.471      ;
; 1.374 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[4]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.013      ; 1.471      ;
; 1.374 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[8]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.013      ; 1.471      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'amm_master_inst|altpll_qsys|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.652 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|last_channel[0]                                                     ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.183     ; 1.553      ;
; 1.652 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.183     ; 1.553      ;
; 1.652 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[3]                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.183     ; 1.553      ;
; 1.652 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[2]                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.183     ; 1.553      ;
; 1.652 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[1]                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.183     ; 1.553      ;
; 1.652 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.183     ; 1.553      ;
; 1.652 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|hold_waitrequest                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.183     ; 1.553      ;
; 1.934 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.198     ; 1.820      ;
; 1.934 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; -0.198     ; 1.820      ;
; 2.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.186      ; 2.383      ;
; 2.115 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.211      ; 2.410      ;
; 2.115 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.211      ; 2.410      ;
; 2.115 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.211      ; 2.410      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 2.444      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 2.443      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 2.443      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 2.443      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 2.443      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 2.443      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 2.443      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.451      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.451      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000010                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 2.444      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 2.444      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|f_pop                                                                                                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 2.444      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|rd_valid[2]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.451      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|rd_valid[1]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.451      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.451      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_addr[11]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 2.442      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[12]                                                                                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.458      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[1]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 2.453      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[4]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 2.453      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[5]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.458      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[6]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.458      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[7]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.458      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[10]                                                                                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.458      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[11]                                                                                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.458      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[9]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 2.454      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[8]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 2.454      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[3]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.057      ; 2.454      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[2]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 2.453      ;
; 2.313 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[0]                                                                                                                                                                 ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 2.453      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 2.434      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 2.441      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.024      ; 2.422      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 2.441      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 2.441      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 2.441      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.051      ; 2.449      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 2.441      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.051      ; 2.449      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.051      ; 2.449      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.051      ; 2.449      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.051      ; 2.449      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.051      ; 2.449      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.024      ; 2.422      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 2.445      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                            ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.024      ; 2.422      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 2.445      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 2.445      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.047      ; 2.445      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                             ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.024      ; 2.422      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 2.423      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 2.423      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 2.423      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.448      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 2.444      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 2.444      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 2.446      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000000001                                                                                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.448      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.100000000                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 2.446      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 2.446      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000010000                                                                                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 2.446      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000001000                                                                                                                                                                   ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 2.446      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000010000                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.448      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000001000                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.448      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000100                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.050      ; 2.448      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.001000000                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.046      ; 2.444      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                                                                ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.010000000                                                                                                                                                                  ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 2.446      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                                                    ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                                                          ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.111                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 2.434      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.010                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 2.434      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 2.434      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 2.434      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 2.434      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                                                         ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.011                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 2.434      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.010                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 2.434      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.111                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 2.434      ;
; 2.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.001                                                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 2.450      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.528 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.119      ; 2.731      ;
; 2.528 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.119      ; 2.731      ;
; 2.529 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_module_avalon_master_agent|hold_waitrequest                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.063      ; 2.676      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.112      ; 2.734      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.112      ; 2.734      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.112      ; 2.734      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.112      ; 2.734      ;
; 2.540 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 2.735      ;
; 2.540 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 2.735      ;
; 2.540 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 2.735      ;
; 2.540 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 2.735      ;
; 2.540 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 2.735      ;
; 2.540 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 2.735      ;
; 2.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.096      ; 2.721      ;
; 2.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.096      ; 2.721      ;
; 2.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.096      ; 2.721      ;
; 2.557 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.032      ; 2.673      ;
; 2.557 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.032      ; 2.673      ;
; 2.727 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[8]                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.073     ; 2.738      ;
; 2.728 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[3]                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.088     ; 2.724      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][4]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][6]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][7]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.102     ; 2.722      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.102     ; 2.722      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.094     ; 2.730      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][8]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][9]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][11]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][12]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][13]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.088     ; 2.736      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][14]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.088     ; 2.736      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.088     ; 2.736      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][18]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][20]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][21]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.102     ; 2.722      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][22]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.102     ; 2.722      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.102     ; 2.722      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.094     ; 2.730      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][23]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.102     ; 2.722      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.102     ; 2.722      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][25]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.102     ; 2.722      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][27]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.102     ; 2.722      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][28]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.088     ; 2.736      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][30]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.094     ; 2.730      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][31]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.088     ; 2.736      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.088     ; 2.736      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.088     ; 2.736      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][3]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][3]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.097     ; 2.727      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.098     ; 2.726      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.098     ; 2.726      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.096     ; 2.728      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.096     ; 2.728      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.098     ; 2.726      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.098     ; 2.726      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.098     ; 2.726      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.098     ; 2.726      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][112]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.103     ; 2.721      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.096     ; 2.728      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][38]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][38]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.096     ; 2.728      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.096     ; 2.728      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][37]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][37]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][36]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][36]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]     ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.096     ; 2.728      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.096     ; 2.728      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][84]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]        ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]  ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.098     ; 2.726      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]  ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.098     ; 2.726      ;
; 2.740 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][108]                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; -0.092     ; 2.732      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 108
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.741
Worst Case Available Settling Time: 11.288 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                                                                                       ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                            ; -2.648   ; 0.081 ; 3.555    ; 0.557   ; 2.000               ;
;  amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                                                                                ; 10.218   ; 0.139 ; 14.420   ; 1.652   ; 9.605               ;
;  amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                                                                                ; 34.210   ; 0.174 ; N/A      ; N/A     ; 19.603              ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; N/A      ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; N/A      ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; -2.648   ; 0.081 ; 3.555    ; 0.557   ; 3.529               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; N/A      ; N/A   ; N/A      ; N/A     ; 3.971               ;
;  clock_50_1                                                                                                                                 ; 10.705   ; 0.170 ; 13.518   ; 2.528   ; 9.458               ;
;  n/a                                                                                                                                        ; 14.094   ; 2.766 ; N/A      ; N/A     ; N/A                 ;
;  pcie_ref_clk                                                                                                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 4.975               ;
; Design-wide TNS                                                                                                                             ; -536.121 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                                                                                ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                                                                                ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; -536.121 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock_50_1                                                                                                                                 ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  n/a                                                                                                                                        ; 0.000    ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  pcie_ref_clk                                                                                                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_PERST_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P(n)    ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 49094    ; 0        ; 0        ; 0        ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 8        ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 79       ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 61       ; 0        ; 0        ; 0        ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; 8        ; 0        ; 0        ; 0        ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; 897      ; 0        ; 0        ; 0        ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 39       ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 526516   ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 39       ; 0        ; 0        ; 0        ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; clock_50_1                                                                               ; 2        ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50_1                                                                               ; 59       ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 29422    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 49094    ; 0        ; 0        ; 0        ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 8        ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 79       ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 61       ; 0        ; 0        ; 0        ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; 8        ; 0        ; 0        ; 0        ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                              ; 897      ; 0        ; 0        ; 0        ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 39       ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 526516   ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 39       ; 0        ; 0        ; 0        ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; clock_50_1                                                                               ; 2        ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50_1                                                                               ; 59       ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 29422    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 773      ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 3        ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4922     ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 406      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 773      ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                              ; 3        ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4922     ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 406      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 42    ; 42   ;
; Unconstrained Input Port Paths  ; 68    ; 68   ;
; Unconstrained Output Ports      ; 110   ; 110  ;
; Unconstrained Output Port Paths ; 142   ; 142  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                            ; Clock                                                                                                                                             ; Type      ; Status      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                                                                                                          ; clock_50_1                                                                                                                                        ; Base      ; Constrained ;
; PCIE_REFCLK_P                                                                                                                                     ; pcie_ref_clk                                                                                                                                      ; Base      ; Constrained ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[1]                                                                                                       ; Generated ; Constrained ;
; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                                                                                       ; amm_master_inst|altpll_qsys|sd1|pll7|clk[2]                                                                                                       ; Generated ; Constrained ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; Constrained ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; Constrained ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; Constrained ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; Constrained ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout            ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout            ; Generated ; Constrained ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout        ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout        ; Generated ; Constrained ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout           ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout           ; Generated ; Constrained ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ; Generated ; Constrained ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                             ; Generated ; Constrained ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                            ;
+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                                                               ;
+--------------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_DQ[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[0]       ; Partially constrained                                                                                                 ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PCIE_PERST_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[16]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[17]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+--------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                            ;
+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                                                               ;
+--------------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_DQ[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[0]       ; Partially constrained                                                                                                 ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PCIE_PERST_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[16]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[17]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+--------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Apr 22 14:16:20 2016
Info: Command: quartus_sta master_example -c master_example
Info: qsta_default_script.tcl version: #1
Warning (136023): Incompatible bus dimensions on node name "PCIE_RX_P[0]", expecting <= 0 dimension(s)  File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sv Line: 79
Warning (136023): Incompatible bus dimensions on node name "PCIE_RX_P[1]", expecting <= 0 dimension(s)  File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sv Line: 79
Warning (136023): Incompatible bus dimensions on node name "PCIE_TX_P[0]", expecting <= 0 dimension(s)  File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sv Line: 80
Warning (136023): Incompatible bus dimensions on node name "PCIE_TX_P[1]", expecting <= 0 dimension(s)  File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sv Line: 80
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_h0k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe11|dffe12a* 
Info (332104): Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 14
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export} File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 16
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]} File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 17
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]} File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18
Warning (332049): Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18
Warning (332049): Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *_hssi_pcie_hip* }] contains zero elements File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18
Info (332104): Reading SDC File: 'master_example.sdc'
Warning (332174): Ignored filter at master_example.sdc(4): *central_clk_div0* could not be matched with a clock File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sdc Line: 4
Warning (332174): Ignored filter at master_example.sdc(4): *_hssi_pcie_hip* could not be matched with a clock File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sdc Line: 4
Warning (332049): Ignored set_clock_groups at master_example.sdc(4): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sdc Line: 4
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sdc Line: 4
Warning (332049): Ignored set_clock_groups at master_example.sdc(4): Argument -group with value [get_clocks { *_hssi_pcie_hip* }] contains zero elements File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sdc Line: 4
Warning (332174): Ignored filter at master_example.sdc(5): refclk*clkout could not be matched with a clock File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sdc Line: 5
Warning (332174): Ignored filter at master_example.sdc(5): *div0*coreclkout could not be matched with a clock File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sdc Line: 5
Warning (332049): Ignored set_clock_groups at master_example.sdc(5): Argument -group with value [get_clocks { refclk*clkout }] contains zero elements File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sdc Line: 5
    Info (332050): set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout}] File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sdc Line: 5
Warning (332049): Ignored set_clock_groups at master_example.sdc(5): Argument -group with value [get_clocks { *div0*coreclkout}] contains zero elements File: C:/Users/Kenji/Desktop/vga_switches/demo_master_slave/master_example.sdc Line: 5
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {amm_master_inst|altpll_qsys|sd1|pll7|clk[1]} {amm_master_inst|altpll_qsys|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {amm_master_inst|altpll_qsys|sd1|pll7|clk[2]} {amm_master_inst|altpll_qsys|sd1|pll7|clk[2]}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.648            -536.121 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    10.218               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):    10.705               0.000 clock_50_1 
    Info (332119):    14.094               0.000 n/a 
    Info (332119):    34.210               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.242               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.340               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):     0.380               0.000 clock_50_1 
    Info (332119):     0.392               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     5.479               0.000 n/a 
Info (332146): Worst-case recovery slack is 3.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.555               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    13.518               0.000 clock_50_1 
    Info (332119):    14.420               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
Info (332146): Worst-case removal slack is 1.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.188               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.280               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):     4.902               0.000 clock_50_1 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout 
    Info (332119):     3.580               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.977               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.980               0.000 pcie_ref_clk 
    Info (332119):     9.607               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):     9.722               0.000 clock_50_1 
    Info (332119):    19.613               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 108 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 108
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.741
    Info (332114): Worst Case Available Settling Time: 6.823 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.727
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.727            -245.959 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    10.988               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):    11.488               0.000 clock_50_1 
    Info (332119):    14.573               0.000 n/a 
    Info (332119):    34.756               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.249               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.330               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):     0.333               0.000 clock_50_1 
    Info (332119):     0.344               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     5.021               0.000 n/a 
Info (332146): Worst-case recovery slack is 3.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.974               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    14.086               0.000 clock_50_1 
    Info (332119):    14.901               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
Info (332146): Worst-case removal slack is 1.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.094               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.035               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):     4.368               0.000 clock_50_1 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout 
    Info (332119):     3.529               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.971               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.975               0.000 pcie_ref_clk 
    Info (332119):     9.605               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):     9.706               0.000 clock_50_1 
    Info (332119):    19.603               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 108 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 108
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.741
    Info (332114): Worst Case Available Settling Time: 7.500 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.777
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.777               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    14.960               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):    15.367               0.000 clock_50_1 
    Info (332119):    16.962               0.000 n/a 
    Info (332119):    37.422               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.081               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.139               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):     0.170               0.000 clock_50_1 
    Info (332119):     0.174               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     2.766               0.000 n/a 
Info (332146): Worst-case recovery slack is 5.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.641               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    16.515               0.000 clock_50_1 
    Info (332119):    17.012               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
Info (332146): Worst-case removal slack is 0.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.557               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.652               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):     2.528               0.000 clock_50_1 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout 
    Info (332119):     3.680               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.994               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.989               0.000 pcie_ref_clk 
    Info (332119):     9.458               0.000 clock_50_1 
    Info (332119):     9.728               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] 
    Info (332119):    19.730               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 108 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 108
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.741
    Info (332114): Worst Case Available Settling Time: 11.288 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 1144 megabytes
    Info: Processing ended: Fri Apr 22 14:16:39 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:21


