// Seed: 3084061444
module module_0 ();
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output reg id_2;
  inout tri0 id_1;
  module_0 modCall_1 ();
  wire id_3;
  wire id_4;
  assign id_1 = 1;
  initial id_2 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wor id_2;
  inout wire id_1;
  assign id_2 = -1;
endmodule
