// Seed: 1579691642
module module_0 (
    output tri1 id_0,
    output wand id_1,
    input wand id_2,
    output tri0 id_3,
    input wand id_4,
    input tri id_5,
    inout wire id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply0 id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    input wire id_14,
    input uwire id_15,
    output wand id_16
    , id_19,
    input tri0 id_17
);
  assign id_16 = id_19 || 1'b0 == 1'd0;
endmodule
module module_1 (
    input wor id_0
    , id_2
);
  supply1 id_3 = id_0;
  module_0(
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3
  );
endmodule
