T_1 F_1 ( unsigned V_1 )\r\n{\r\nT_1 V_2 ;\r\nV_2 = F_2 ( sizeof *V_2 , V_3 ) ;\r\nif ( ! V_2 )\r\nreturn V_2 ;\r\nif ( V_1 ) {\r\nV_2 -> V_4 = F_3 ( V_1 ) ;\r\nif ( ! V_2 -> V_4 ) {\r\nF_4 ( V_2 ) ;\r\nreturn NULL ;\r\n}\r\n} else {\r\nV_2 -> V_4 = NULL ;\r\n}\r\nV_2 -> V_5 = V_1 ;\r\nV_2 -> V_1 = 0 ;\r\nV_2 -> V_6 = 0 ;\r\nV_2 -> V_7 = 0 ;\r\nV_2 -> V_8 = 0 ;\r\nreturn V_2 ;\r\n}\r\nT_2 F_3 ( unsigned V_1 )\r\n{\r\nT_3 V_9 = V_1 * sizeof( V_10 ) ;\r\nif ( ! V_9 )\r\nreturn NULL ;\r\nreturn F_2 ( V_9 , V_3 ) ;\r\n}\r\nvoid F_5 ( T_2 V_2 )\r\n{\r\nif ( ! V_2 )\r\nreturn;\r\nF_4 ( V_2 ) ;\r\n}\r\nvoid F_6 ( T_1 V_2 , T_2 V_11 , unsigned V_1 )\r\n{\r\nF_5 ( V_2 -> V_4 ) ;\r\nV_2 -> V_4 = V_11 ;\r\nV_2 -> V_5 = V_1 ;\r\n}\r\nint F_7 ( T_1 V_2 , unsigned V_1 )\r\n{\r\nvoid * V_12 ;\r\nif ( V_1 <= V_2 -> V_5 )\r\nreturn 0 ;\r\nif ( V_2 -> V_4 ) {\r\nV_12 = F_2 ( V_1 * sizeof( V_10 ) , V_3 ) ;\r\nif ( ! V_12 )\r\nreturn - V_13 ;\r\nmemcpy ( V_12 , V_2 -> V_4 , V_2 -> V_5 * sizeof( V_10 ) ) ;\r\nF_4 ( V_2 -> V_4 ) ;\r\nV_2 -> V_4 = V_12 ;\r\n} else {\r\nV_2 -> V_4 = F_8 ( V_1 * sizeof( V_10 ) , V_3 ) ;\r\nif ( ! V_2 -> V_4 )\r\nreturn - V_13 ;\r\n}\r\nV_2 -> V_5 = V_1 ;\r\nreturn 0 ;\r\n}\r\nvoid F_9 ( T_1 V_2 )\r\n{\r\nV_2 -> V_1 = 0 ;\r\nV_2 -> V_8 = 0 ;\r\nV_2 -> V_7 = 0 ;\r\n}\r\nvoid F_10 ( T_1 V_2 )\r\n{\r\nif ( ! V_2 )\r\nreturn;\r\nif ( V_2 -> V_7 & 4 )\r\nF_4 ( V_2 -> V_4 ) ;\r\nelse\r\nF_5 ( V_2 -> V_4 ) ;\r\nif ( V_2 -> V_7 & ~ 7 )\r\nF_11 ( L_1 ) ;\r\nF_4 ( V_2 ) ;\r\n}\r\nint F_12 ( T_1 * V_14 , const T_1 V_2 )\r\n{\r\nT_3 V_15 ;\r\nT_1 V_16 ;\r\n* V_14 = NULL ;\r\nif ( V_2 ) {\r\nV_16 = F_1 ( V_2 -> V_1 ) ;\r\nif ( ! V_16 )\r\nreturn - V_13 ;\r\nV_16 -> V_1 = V_2 -> V_1 ;\r\nV_16 -> V_6 = V_2 -> V_6 ;\r\nV_16 -> V_7 = V_2 -> V_7 ;\r\nV_16 -> V_8 = V_2 -> V_8 ;\r\nfor ( V_15 = 0 ; V_15 < V_16 -> V_1 ; V_15 ++ )\r\nV_16 -> V_4 [ V_15 ] = V_2 -> V_4 [ V_15 ] ;\r\n* V_14 = V_16 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_13 ( T_1 V_17 , const T_1 V_18 )\r\n{\r\nT_2 V_19 , V_20 ;\r\nT_4 V_21 = V_18 -> V_1 ;\r\nint V_22 = V_18 -> V_6 ;\r\nif ( F_14 ( V_17 , ( T_3 ) V_21 ) < 0 )\r\nreturn - V_13 ;\r\nV_19 = V_17 -> V_4 ;\r\nV_20 = V_18 -> V_4 ;\r\nF_15 ( V_19 , V_20 , V_21 ) ;\r\nV_17 -> V_1 = V_21 ;\r\nV_17 -> V_8 = V_18 -> V_8 ;\r\nV_17 -> V_7 = V_18 -> V_7 ;\r\nV_17 -> V_6 = V_22 ;\r\nreturn 0 ;\r\n}\r\nint F_16 ( T_1 V_17 , unsigned long V_18 )\r\n{\r\nif ( F_14 ( V_17 , 1 ) < 0 )\r\nreturn - V_13 ;\r\nV_17 -> V_4 [ 0 ] = V_18 ;\r\nV_17 -> V_1 = V_18 ? 1 : 0 ;\r\nV_17 -> V_6 = 0 ;\r\nV_17 -> V_8 = 0 ;\r\nV_17 -> V_7 = 0 ;\r\nreturn 0 ;\r\n}\r\nT_1 F_17 ( unsigned long V_18 )\r\n{\r\nT_1 V_17 = F_1 ( 1 ) ;\r\nif ( ! V_17 )\r\nreturn V_17 ;\r\nV_17 -> V_4 [ 0 ] = V_18 ;\r\nV_17 -> V_1 = V_18 ? 1 : 0 ;\r\nV_17 -> V_6 = 0 ;\r\nreturn V_17 ;\r\n}\r\nvoid F_18 ( T_1 V_2 , T_1 V_16 )\r\n{\r\nstruct V_23 V_24 ;\r\nV_24 = * V_2 ;\r\n* V_2 = * V_16 ;\r\n* V_16 = V_24 ;\r\n}
