# Usage:
# make -f 2-Makefile		# compile all binary
# make -f 2-Makefile clean	# remove all binary and objects

CC = gcc
SRC = main.c school.c m.h
OBJ = main.o school.o
NAME = school

all: $(NAME)

$(NAME): $(SRC)
	@$(CC) -c -o main.o main.c
	@$(CC) -c -o school.o school.c
	@$(CC) $(OBJ) -o $(NAME)

clean:
	@rm $(OBJ) $(NAME)
