{
  "name": "core_arch::x86::avx512fp16::_mm_mask_cmp_sh_mask",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512fp16::_mm_mask_cmp_round_sh_mask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compare the lower half-precision (16-bit) floating-point elements in a and b based on the comparison\n operand specified by imm8, and store the result in mask vector k using zeromask k1. Exceptions can be\n suppressed by passing _MM_FROUND_NO_EXC in the sae parameter.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_round_sh_mask)\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": 10827,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:912:1: 915:2",
  "src": "pub fn _mm_mask_cmp_sh_mask<const IMM5: i32>(k1: __mmask8, a: __m128h, b: __m128h) -> __mmask8 {\n    static_assert_uimm_bits!(IMM5, 5);\n    _mm_mask_cmp_round_sh_mask::<IMM5, _MM_FROUND_CUR_DIRECTION>(k1, a, b)\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm_mask_cmp_sh_mask(_1: u8, _2: core_arch::x86::__m128h, _3: core_arch::x86::__m128h) -> u8 {\n    let mut _0: u8;\n    debug k1 => _1;\n    debug a => _2;\n    debug b => _3;\n    bb0: {\n        _0 = core_arch::x86::avx512fp16::_mm_mask_cmp_round_sh_mask::<IMM5, 4>(_1, _2, _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Compare the lower half-precision (16-bit) floating-point elements in a and b based on the comparison\n operand specified by imm8, and store the result in mask vector k using zeromask k1.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cmp_sh_mask)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}