Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "demo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "demo"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/Timer.vhd" in Library work.
Entity <toggler> compiled.
Entity <toggler> (Architecture <behavioral>) compiled.
Entity <timer> compiled.
Entity <timer> (Architecture <behavioral>) compiled.
Compiling vhdl file "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/doubledabble.vhd" in Library work.
Architecture behavioral of Entity add3 is up to date.
Architecture behavioral of Entity bin2dec is up to date.
Compiling vhdl file "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/display.vhd" in Library work.
Architecture behavioral of Entity display is up to date.
Compiling vhdl file "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/dividermain.vhd" in Library work.
Architecture counter of Entity divider is up to date.
Architecture counter of Entity debouncer is up to date.
Architecture simple of Entity debouncer is up to date.
Architecture simple of Entity demo is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <demo> in library <work> (architecture <simple>).

Analyzing hierarchy for entity <divider> in library <work> (architecture <counter>) with generics.
	nbit = 16
	top = 24999

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <simple>).

Analyzing hierarchy for entity <timer> in library <work> (architecture <behavioral>) with generics.
	n = 16

Analyzing hierarchy for entity <bin2dec> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <display> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <toggler> in library <work> (architecture <Behavioral>) with generics.
	def = '0'

Analyzing hierarchy for entity <add3> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <demo> in library <work> (Architecture <simple>).
Entity <demo> analyzed. Unit <demo> generated.

Analyzing generic Entity <divider> in library <work> (Architecture <counter>).
	nbit = 16
	top = 24999
Entity <divider> analyzed. Unit <divider> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <simple>).
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing generic Entity <timer> in library <work> (Architecture <behavioral>).
	n = 16
WARNING:Xst:819 - "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/Timer.vhd" line 77: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <dir>, <input>, <s_ovf>, <s_active>
Entity <timer> analyzed. Unit <timer> generated.

Analyzing generic Entity <toggler> in library <work> (Architecture <Behavioral>).
	def = '0'
Entity <toggler> analyzed. Unit <toggler> generated.

Analyzing Entity <bin2dec> in library <work> (Architecture <Behavioral>).
Entity <bin2dec> analyzed. Unit <bin2dec> generated.

Analyzing Entity <add3> in library <work> (Architecture <Behavioral>).
Entity <add3> analyzed. Unit <add3> generated.

Analyzing Entity <display> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/display.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
Entity <display> analyzed. Unit <display> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divider>.
    Related source file is "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/dividermain.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 16-bit down counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divider> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/dividermain.vhd".
    Found 1-bit register for signal <output>.
    Found 1-bit register for signal <prev>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <display>.
    Related source file is "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/display.vhd".
    Found 10x7-bit ROM for signal <$mux0002> created at line 58.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <seg>.
    Found 4-bit 4-to-1 multiplexer for signal <$mux0001> created at line 58.
    Found 1-of-4 decoder for signal <an$mux0000> created at line 57.
    Found 2-bit up counter for signal <i>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <display> synthesized.


Synthesizing Unit <toggler>.
    Related source file is "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/Timer.vhd".
    Register <s> equivalent to <mem> has been removed
    Found 1-bit register for signal <mem>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <toggler> synthesized.


Synthesizing Unit <add3>.
    Related source file is "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/doubledabble.vhd".
    Found 4-bit adder for signal <o$addsub0000> created at line 32.
    Found 4-bit comparator less for signal <o$cmp_lt0000> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <add3> synthesized.


Synthesizing Unit <timer>.
    Related source file is "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/Timer.vhd".
    Found 1-bit register for signal <active>.
    Found 16-bit comparator greater for signal <active$cmp_gt0000> created at line 94.
    Found 16-bit comparator less for signal <active$cmp_lt0000> created at line 96.
    Found 16-bit updown counter for signal <counter>.
    Found 1-bit register for signal <s_ovf>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <timer> synthesized.


Synthesizing Unit <bin2dec>.
    Related source file is "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/doubledabble.vhd".
WARNING:Xst:646 - Signal <temp<16><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<16><15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<15><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<14><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<13><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<12><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<11><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<10><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<9><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<8><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<7><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<6><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<5><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<4><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<3><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<2><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<1><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<0><36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <bin2dec> synthesized.


Synthesizing Unit <demo>.
    Related source file is "//students/wz292583/Studia/Studia.Aktualne/PUL/Task2/dividermain.vhd".
WARNING:Xst:646 - Signal <disp<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dclk<7:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dclk<2:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <demo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 10x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 80
 4-bit adder                                           : 80
# Counters                                             : 3
 16-bit down counter                                   : 1
 16-bit updown counter                                 : 1
 2-bit up counter                                      : 1
# Registers                                            : 15
 1-bit register                                        : 14
 4-bit register                                        : 1
# Comparators                                          : 82
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 4-bit comparator less                                 : 80
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 10x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 80
 4-bit adder                                           : 80
# Counters                                             : 3
 16-bit down counter                                   : 1
 16-bit updown counter                                 : 1
 2-bit up counter                                      : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 82
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 4-bit comparator less                                 : 80
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <bin2dec>: instances <layer_for[0].add3_for[0].add3>, <layer_for[0].add3_for[1].add3> of unit <add3> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <bin2dec>: instances <layer_for[0].add3_for[0].add3>, <layer_for[0].add3_for[2].add3> of unit <add3> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <bin2dec>: instances <layer_for[0].add3_for[0].add3>, <layer_for[0].add3_for[3].add3> of unit <add3> are equivalent, second instance is removed

Optimizing unit <demo> ...

Optimizing unit <display> ...

Optimizing unit <bin2dec> ...

Optimizing unit <timer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block demo, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : demo.ngr
Top Level Output File Name         : demo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 396
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 1
#      LUT2                        : 24
#      LUT2_D                      : 1
#      LUT3                        : 62
#      LUT3_D                      : 5
#      LUT3_L                      : 1
#      LUT4                        : 135
#      LUT4_D                      : 37
#      LUT4_L                      : 3
#      MUXCY                       : 41
#      MUXF5                       : 34
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 52
#      FD                          : 2
#      FDC                         : 1
#      FDCE                        : 1
#      FDCPE                       : 16
#      FDE                         : 2
#      FDR                         : 17
#      FDS                         : 12
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 10
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      148  out of    960    15%  
 Number of Slice Flip Flops:             52  out of   1920     2%  
 Number of 4 input LUTs:                287  out of   1920    14%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of     83    37%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 19    |
khz_clock/clk_out1                 | BUFG                   | 32    |
deb/output                         | NONE(timer/tog/mem)    | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
btn3                                                   | IBUF                   | 10    |
led_0_OBUF(XST_GND:G)                                  | NONE(timer/counter_0)  | 9     |
timer/active_or0000(timer/active_or00001:O)            | NONE(timer/active)     | 1     |
timer/counter_10__and0000(timer/counter_10__and00001:O)| NONE(timer/counter_10) | 1     |
timer/counter_10__and0001(timer/counter_10__and00011:O)| NONE(timer/counter_10) | 1     |
timer/counter_11__and0000(timer/counter_11__and00001:O)| NONE(timer/counter_11) | 1     |
timer/counter_11__and0001(timer/counter_11__and00011:O)| NONE(timer/counter_11) | 1     |
timer/counter_12__and0000(timer/counter_12__and00001:O)| NONE(timer/counter_12) | 1     |
timer/counter_12__and0001(timer/counter_12__and00011:O)| NONE(timer/counter_12) | 1     |
timer/counter_13__and0000(timer/counter_13__and00001:O)| NONE(timer/counter_13) | 1     |
timer/counter_13__and0001(timer/counter_13__and00011:O)| NONE(timer/counter_13) | 1     |
timer/counter_14__and0000(timer/counter_14__and00001:O)| NONE(timer/counter_14) | 1     |
timer/counter_14__and0001(timer/counter_14__and00011:O)| NONE(timer/counter_14) | 1     |
timer/counter_15__and0000(timer/counter_15__and00001:O)| NONE(timer/counter_15) | 1     |
timer/counter_15__and0001(timer/counter_15__and00011:O)| NONE(timer/counter_15) | 1     |
timer/counter_9__and0000(timer/counter_9__and00001:O)  | NONE(timer/counter_9)  | 1     |
timer/counter_9__and0001(timer/counter_9__and00011:O)  | NONE(timer/counter_9)  | 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 22.824ns (Maximum Frequency: 43.814MHz)
   Minimum input arrival time before clock: 8.008ns
   Maximum output required time after clock: 4.450ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 5.178ns (frequency: 193.125MHz)
  Total number of paths / destination ports: 412 / 37
-------------------------------------------------------------------------
Delay:               5.178ns (Levels of Logic = 2)
  Source:            khz_clock/cnt_7 (FF)
  Destination:       khz_clock/cnt_0 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: khz_clock/cnt_7 to khz_clock/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.622  khz_clock/cnt_7 (khz_clock/cnt_7)
     LUT4:I0->O            1   0.704   0.595  khz_clock/cnt_cmp_eq000012 (khz_clock/cnt_cmp_eq000012)
     LUT4:I0->O           17   0.704   1.051  khz_clock/cnt_cmp_eq000076 (khz_clock/cnt_not0001_inv)
     FDS:S                     0.911          khz_clock/cnt_0
    ----------------------------------------
    Total                      5.178ns (2.910ns logic, 2.268ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'khz_clock/clk_out1'
  Clock period: 22.824ns (frequency: 43.814MHz)
  Total number of paths / destination ports: 148424578 / 60
-------------------------------------------------------------------------
Delay:               22.824ns (Levels of Logic = 17)
  Source:            timer/counter_12 (FF)
  Destination:       d/seg_6 (FF)
  Source Clock:      khz_clock/clk_out1 rising
  Destination Clock: khz_clock/clk_out1 rising

  Data Path: timer/counter_12 to d/seg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           11   0.591   1.108  timer/counter_12 (timer/counter_12)
     LUT4_D:I0->O         10   0.704   0.917  b2d/layer_for[4].add3_for[0].add3/o<1>1 (b2d/layer_for[5].add3_for[0].add3/Madd_o_addsub0000_lut<2>)
     LUT3:I2->O            3   0.704   0.531  b2d/layer_for[6].add3_for[1].add3/o_cmp_lt00001_SW0 (N94)
     MUXF5:S->O            3   0.739   0.610  b2d/layer_for[6].add3_for[1].add3/o_cmp_lt00001 (b2d/layer_for[6].add3_for[1].add3/o_cmp_lt0000)
     LUT3:I1->O            1   0.704   0.499  b2d/layer_for[7].add3_for[1].add3/Madd_o_addsub0000_cy<1>11 (b2d/layer_for[7].add3_for[1].add3/Madd_o_addsub0000_cy<1>)
     LUT3:I1->O            6   0.704   0.673  b2d/layer_for[7].add3_for[1].add3/o<2>1 (b2d/layer_for[8].add3_for[1].add3/Madd_o_addsub0000_lut<3>)
     LUT4:I3->O            8   0.704   0.792  b2d/layer_for[8].add3_for[1].add3/o<1>2 (b2d/layer_for[9].add3_for[1].add3/Madd_o_addsub0000_lut<2>)
     LUT4:I2->O            4   0.704   0.622  b2d/layer_for[10].add3_for[1].add3/o<2>1_SW1 (N122)
     LUT3:I2->O            3   0.704   0.535  b2d/layer_for[10].add3_for[1].add3/o<2>1 (b2d/layer_for[11].add3_for[1].add3/Madd_o_addsub0000_lut<3>)
     LUT4:I3->O            9   0.704   0.820  b2d/layer_for[11].add3_for[1].add3/o<3> (b2d/layer_for[12].add3_for[2].add3/Madd_o_addsub0000_cy<0>)
     MUXF5:S->O            4   0.739   0.622  b2d/layer_for[12].add3_for[2].add3/o<3>1 (b2d/layer_for[13].add3_for[3].add3/Madd_o_addsub0000_cy<0>)
     LUT3:I2->O            3   0.704   0.566  b2d/layer_for[13].add3_for[3].add3/Madd_o_addsub0000_cy<1>11 (b2d/layer_for[13].add3_for[3].add3/Madd_o_addsub0000_cy<1>)
     LUT3:I2->O            6   0.704   0.673  b2d/layer_for[13].add3_for[3].add3/o<2>1 (b2d/layer_for[14].add3_for[3].add3/Madd_o_addsub0000_lut<3>)
     LUT4_D:I3->LO         1   0.704   0.104  b2d/layer_for[14].add3_for[3].add3/o<3>1 (N328)
     LUT4:I3->O            1   0.704   0.455  b2d/layer_for[15].add3_for[4].add3/o<0>1 (disp<17>)
     LUT3:I2->O            1   0.704   0.000  d/Mmux__mux0001_2_f5_0_G (N244)
     MUXF5:I1->O           7   0.321   0.743  d/Mmux__mux0001_2_f5_0 (d/_mux0001<1>)
     LUT3:I2->O            1   0.704   0.000  d/Mrom__mux00021111 (d/Mrom__mux0002111)
     FDR:D                     0.308          d/seg_1
    ----------------------------------------
    Total                     22.824ns (12.554ns logic, 10.270ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'deb/output'
  Clock period: 2.089ns (frequency: 478.698MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.089ns (Levels of Logic = 0)
  Source:            timer/tog/mem (FF)
  Destination:       timer/tog/mem (FF)
  Source Clock:      deb/output rising
  Destination Clock: deb/output rising

  Data Path: timer/tog/mem to timer/tog/mem
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.587  timer/tog/mem (timer/tog/mem)
     FDR:R                     0.911          timer/tog/mem
    ----------------------------------------
    Total                      2.089ns (1.502ns logic, 0.587ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.015ns (Levels of Logic = 2)
  Source:            btn0 (PAD)
  Destination:       deb/output (FF)
  Destination Clock: mclk rising

  Data Path: btn0 to deb/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  btn0_IBUF (btn0_IBUF)
     LUT2:I0->O            1   0.704   0.420  deb/output_and00001 (deb/output_and0000)
     FDSE:S                    0.911          deb/output
    ----------------------------------------
    Total                      4.015ns (2.833ns logic, 1.182ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'khz_clock/clk_out1'
  Total number of paths / destination ports: 326 / 34
-------------------------------------------------------------------------
Offset:              8.008ns (Levels of Logic = 11)
  Source:            sw<1> (PAD)
  Destination:       timer/counter_0 (FF)
  Destination Clock: khz_clock/clk_out1 rising

  Data Path: sw<1> to timer/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.666  sw_1_IBUF (sw_1_IBUF)
     LUT2:I1->O            1   0.704   0.000  timer/Mcompar_active_cmp_lt0000_lut<0> (timer/Mcompar_active_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  timer/Mcompar_active_cmp_lt0000_cy<0> (timer/Mcompar_active_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  timer/Mcompar_active_cmp_lt0000_cy<1> (timer/Mcompar_active_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  timer/Mcompar_active_cmp_lt0000_cy<2> (timer/Mcompar_active_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  timer/Mcompar_active_cmp_lt0000_cy<3> (timer/Mcompar_active_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  timer/Mcompar_active_cmp_lt0000_cy<4> (timer/Mcompar_active_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  timer/Mcompar_active_cmp_lt0000_cy<5> (timer/Mcompar_active_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.459   0.499  timer/Mcompar_active_cmp_lt0000_cy<6> (timer/Mcompar_active_cmp_lt0000_cy<6>)
     LUT3:I1->O            3   0.704   0.706  timer/active_mux00021 (timer/active_mux0002)
     LUT3:I0->O           16   0.704   1.034  timer/counter_and00001 (timer/counter_and0000)
     FDCPE:CE                  0.555          timer/counter_15
    ----------------------------------------
    Total                      8.008ns (5.103ns logic, 2.905ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'khz_clock/clk_out1'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.450ns (Levels of Logic = 1)
  Source:            timer/s_ovf (FF)
  Destination:       led<7> (PAD)
  Source Clock:      khz_clock/clk_out1 rising

  Data Path: timer/s_ovf to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.587  timer/s_ovf (timer/s_ovf)
     OBUF:I->O                 3.272          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.450ns (3.863ns logic, 0.587ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.63 secs
 
--> 

Total memory usage is 270824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    1 (   0 filtered)

