\hypertarget{class_d_e0___c_v__golden__top}{}\doxysection{DE0\+\_\+\+CV\+\_\+golden\+\_\+top Entity Reference}
\label{class_d_e0___c_v__golden__top}\index{DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}}


Testbench til implementationsspecifik opsætning.  




Inheritance diagram for DE0\+\_\+\+CV\+\_\+golden\+\_\+top\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{class_d_e0___c_v__golden__top__inherit__graph}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_d_e0___c_v__golden__top_1_1arch}{arch}} architecture
\begin{DoxyCompactList}\small\item\em Arkitekturen for testbenchen. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_d_e0___c_v__golden__top_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_d_e0___c_v__golden__top_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{class_d_e0___c_v__golden__top_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\item 
\mbox{\hyperlink{class_d_e0___c_v__golden__top_a598da929e807d58939b47499e8bc9fa8}{std\+\_\+logic\+\_\+unsigned}}   
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_d_e0___c_v__golden__top_aa232acb1b5f9f51a45c7819e9aacc7fd}{CLOCK2\+\_\+50}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Clock port forbundet til 40MHz clock på devboardet. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_d_e0___c_v__golden__top_aee60d35b3a0c784cc93d6533a435d28b}{GPIO\+\_\+0}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{35} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em 20x2 box header connector hvor 2 pins er GND og 2 er forsyning \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_d_e0___c_v__golden__top_adaa37d49b403674216fd2f6943fdcb09}{GPIO\+\_\+1}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{35} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em 20x2 box header connector hvor 2 pins er GND og 2 er forsyning \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_d_e0___c_v__golden__top_a9adc5591f40bff02a7d7acba4e3e7b83}{KEY}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em 4 knapper på devoardet til manuel input -\/ bruges til debugging \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_d_e0___c_v__golden__top_a824f8d52d0cd42bef05c2877dba620cb}{LEDR}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em 10 LED\textquotesingle{}er på devboardet -\/ bruges til debugging \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_d_e0___c_v__golden__top_a8df0de5137b3a17d0d4d63b2156d3bc1}{SW}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em 10 switches på devboardet -\/ bruges til debugging \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Testbench til implementationsspecifik opsætning. 

Topfilen (også kaldet testbench) er en implementation af moduler specifik til en given opstilling, porte er koblet til fysiske pins på FPGA devboardet. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{class_d_e0___c_v__golden__top_aa232acb1b5f9f51a45c7819e9aacc7fd}\label{class_d_e0___c_v__golden__top_aa232acb1b5f9f51a45c7819e9aacc7fd}} 
\index{DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}!CLOCK2\_50@{CLOCK2\_50}}
\index{CLOCK2\_50@{CLOCK2\_50}!DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}}
\doxysubsubsection{\texorpdfstring{CLOCK2\_50}{CLOCK2\_50}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_d_e0___c_v__golden__top_aa232acb1b5f9f51a45c7819e9aacc7fd}{CLOCK2\+\_\+50}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Clock port forbundet til 40MHz clock på devboardet. 

\mbox{\Hypertarget{class_d_e0___c_v__golden__top_aee60d35b3a0c784cc93d6533a435d28b}\label{class_d_e0___c_v__golden__top_aee60d35b3a0c784cc93d6533a435d28b}} 
\index{DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}!GPIO\_0@{GPIO\_0}}
\index{GPIO\_0@{GPIO\_0}!DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}}
\doxysubsubsection{\texorpdfstring{GPIO\_0}{GPIO\_0}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_d_e0___c_v__golden__top_aee60d35b3a0c784cc93d6533a435d28b}{GPIO\+\_\+0}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{35} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



20x2 box header connector hvor 2 pins er GND og 2 er forsyning 

\mbox{\Hypertarget{class_d_e0___c_v__golden__top_adaa37d49b403674216fd2f6943fdcb09}\label{class_d_e0___c_v__golden__top_adaa37d49b403674216fd2f6943fdcb09}} 
\index{DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}!GPIO\_1@{GPIO\_1}}
\index{GPIO\_1@{GPIO\_1}!DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}}
\doxysubsubsection{\texorpdfstring{GPIO\_1}{GPIO\_1}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_d_e0___c_v__golden__top_adaa37d49b403674216fd2f6943fdcb09}{GPIO\+\_\+1}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{35} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



20x2 box header connector hvor 2 pins er GND og 2 er forsyning 

\mbox{\Hypertarget{class_d_e0___c_v__golden__top_a0a6af6eef40212dbaf130d57ce711256}\label{class_d_e0___c_v__golden__top_a0a6af6eef40212dbaf130d57ce711256}} 
\index{DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}!ieee@{ieee}}
\index{ieee@{ieee}!DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_d_e0___c_v__golden__top_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\mbox{\Hypertarget{class_d_e0___c_v__golden__top_a9adc5591f40bff02a7d7acba4e3e7b83}\label{class_d_e0___c_v__golden__top_a9adc5591f40bff02a7d7acba4e3e7b83}} 
\index{DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}!KEY@{KEY}}
\index{KEY@{KEY}!DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}}
\doxysubsubsection{\texorpdfstring{KEY}{KEY}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_d_e0___c_v__golden__top_a9adc5591f40bff02a7d7acba4e3e7b83}{KEY}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



4 knapper på devoardet til manuel input -\/ bruges til debugging 

\mbox{\Hypertarget{class_d_e0___c_v__golden__top_a824f8d52d0cd42bef05c2877dba620cb}\label{class_d_e0___c_v__golden__top_a824f8d52d0cd42bef05c2877dba620cb}} 
\index{DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}!LEDR@{LEDR}}
\index{LEDR@{LEDR}!DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}}
\doxysubsubsection{\texorpdfstring{LEDR}{LEDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_d_e0___c_v__golden__top_a824f8d52d0cd42bef05c2877dba620cb}{LEDR}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



10 LED\textquotesingle{}er på devboardet -\/ bruges til debugging 

\mbox{\Hypertarget{class_d_e0___c_v__golden__top_a2edc34402b573437d5f25fa90ba4013e}\label{class_d_e0___c_v__golden__top_a2edc34402b573437d5f25fa90ba4013e}} 
\index{DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_d_e0___c_v__golden__top_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\mbox{\Hypertarget{class_d_e0___c_v__golden__top_acd03516902501cd1c7296a98e22c6fcb}\label{class_d_e0___c_v__golden__top_acd03516902501cd1c7296a98e22c6fcb}} 
\index{DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_d_e0___c_v__golden__top_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}

\mbox{\Hypertarget{class_d_e0___c_v__golden__top_a598da929e807d58939b47499e8bc9fa8}\label{class_d_e0___c_v__golden__top_a598da929e807d58939b47499e8bc9fa8}} 
\index{DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}!std\_logic\_unsigned@{std\_logic\_unsigned}}
\index{std\_logic\_unsigned@{std\_logic\_unsigned}!DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}}
\doxysubsubsection{\texorpdfstring{std\_logic\_unsigned}{std\_logic\_unsigned}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_d_e0___c_v__golden__top_a598da929e807d58939b47499e8bc9fa8}{std\+\_\+logic\+\_\+unsigned}}\hspace{0.3cm}{\ttfamily [use clause]}}

\mbox{\Hypertarget{class_d_e0___c_v__golden__top_a8df0de5137b3a17d0d4d63b2156d3bc1}\label{class_d_e0___c_v__golden__top_a8df0de5137b3a17d0d4d63b2156d3bc1}} 
\index{DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}!SW@{SW}}
\index{SW@{SW}!DE0\_CV\_golden\_top@{DE0\_CV\_golden\_top}}
\doxysubsubsection{\texorpdfstring{SW}{SW}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_d_e0___c_v__golden__top_a8df0de5137b3a17d0d4d63b2156d3bc1}{SW}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



10 switches på devboardet -\/ bruges til debugging 



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_d_e0___c_v__golden__top_8vhd}{DE0\+\_\+\+CV\+\_\+golden\+\_\+top.\+vhd}}\end{DoxyCompactItemize}
