Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Nov 07 15:03:52 2018
| Host         : DESKTOP-5KRUO71 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file m_main_timing_summary_routed.rpt -rpx m_main_timing_summary_routed.rpx
| Design       : m_main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 108 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.572        0.000                      0                  717        0.073        0.000                      0                  717        3.000        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
w_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       15.575        0.000                      0                  717        0.160        0.000                      0                  717       12.000        0.000                       0                   110  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
w_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         15.572        0.000                      0                  717        0.160        0.000                      0                  717       12.000        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       15.572        0.000                      0                  717        0.073        0.000                      0                  717  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         15.572        0.000                      0                  717        0.073        0.000                      0                  717  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 2.718ns (31.545%)  route 5.898ns (68.455%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.173 r  vram_read/memory_array_reg_0_0_i_2/O[2]
                         net (fo=36, routed)          4.592     7.765    vram_read/address[14]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.085    24.083    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.743    23.340    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.340    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                 15.575    

Slack (MET) :             15.595ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 2.802ns (32.614%)  route 5.789ns (67.386%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.257 r  vram_read/memory_array_reg_0_0_i_2/O[1]
                         net (fo=36, routed)          4.484     7.740    vram_read/address[13]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.085    24.083    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    23.335    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.335    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                 15.595    

Slack (MET) :             15.657ns  (required time - arrival time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 0.827ns (9.687%)  route 7.710ns (90.313%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.688    -0.852    clk
    SLICE_X75Y129        FDSE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.396 r  y_reg[0]/Q
                         net (fo=1, routed)           0.493     0.097    vram_read/y_reg[10][0]
    SLICE_X75Y129        LUT2 (Prop_lut2_I1_O)        0.124     0.221 r  vram_read/memory_array_reg_0_0_i_22/O
                         net (fo=1, routed)           0.000     0.221    vram_read/memory_array_reg_0_0_i_22_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.468 r  vram_read/memory_array_reg_0_0_i_5/O[0]
                         net (fo=38, routed)          7.217     7.685    vram_read/A[0]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.085    24.083    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.741    23.342    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.342    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                 15.657    

Slack (MET) :             15.794ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 2.685ns (31.993%)  route 5.707ns (68.007%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.140 r  vram_read/memory_array_reg_0_0_i_3/O[1]
                         net (fo=36, routed)          4.402     7.541    vram_read/address[9]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.085    24.083    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.748    23.335    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.335    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 15.794    

Slack (MET) :             15.839ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_0_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 2.794ns (33.701%)  route 5.497ns (66.299%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 23.502 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.249 r  vram_read/memory_array_reg_0_0_i_2/O[3]
                         net (fo=36, routed)          4.191     7.440    vram_read/address[15]
    RAMB36_X1Y24         RAMB36E1                                     r  vram_read/memory_array_reg_0_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.522    23.502    vram_read/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.560    24.061    
                         clock uncertainty           -0.085    23.977    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.698    23.279    vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.279    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                 15.839    

Slack (MET) :             15.846ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 2.677ns (32.100%)  route 5.663ns (67.900%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.132 r  vram_read/memory_array_reg_0_0_i_3/O[3]
                         net (fo=36, routed)          4.357     7.488    vram_read/address[11]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.085    24.083    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.749    23.334    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                 15.846    

Slack (MET) :             15.887ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_2_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.244ns (38.106%)  route 5.269ns (61.894%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.051 r  vram_read/memory_array_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.051    vram_read/memory_array_reg_0_0_i_2_n_0
    SLICE_X74Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.332 r  vram_read/memory_array_reg_mux_sel__20_i_1/CO[0]
                         net (fo=4, routed)           0.479     3.811    vram_read/address[16]
    SLICE_X72Y129        LUT2 (Prop_lut2_I0_O)        0.367     4.178 r  vram_read/memory_array_reg_2_0_i_1/O
                         net (fo=12, routed)          3.484     7.662    vram_read/memory_array_reg_2_0_i_1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  vram_read/memory_array_reg_2_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.537    23.517    vram_read/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  vram_read/memory_array_reg_2_3/CLKARDCLK
                         clock pessimism              0.560    24.076    
                         clock uncertainty           -0.085    23.992    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.549    vram_read/memory_array_reg_2_3
  -------------------------------------------------------------------
                         required time                         23.549    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 15.887    

Slack (MET) :             15.902ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 2.794ns (33.936%)  route 5.439ns (66.064%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 23.507 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.249 r  vram_read/memory_array_reg_0_0_i_2/O[3]
                         net (fo=36, routed)          4.133     7.382    vram_read/address[15]
    RAMB36_X1Y23         RAMB36E1                                     r  vram_read/memory_array_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.527    23.507    vram_read/clk_out1
    RAMB36_X1Y23         RAMB36E1                                     r  vram_read/memory_array_reg_1_1/CLKARDCLK
                         clock pessimism              0.560    24.066    
                         clock uncertainty           -0.085    23.982    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.698    23.284    vram_read/memory_array_reg_1_1
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                 15.902    

Slack (MET) :             15.910ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_12_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 2.718ns (32.833%)  route 5.560ns (67.167%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 23.676 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.173 r  vram_read/memory_array_reg_0_0_i_2/O[2]
                         net (fo=36, routed)          4.254     7.427    vram_read/address[14]
    RAMB36_X1Y34         RAMB36E1                                     r  vram_read/memory_array_reg_12_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.697    23.676    vram_read/clk_out1
    RAMB36_X1Y34         RAMB36E1                                     r  vram_read/memory_array_reg_12_3/CLKARDCLK
                         clock pessimism              0.488    24.164    
                         clock uncertainty           -0.085    24.080    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.743    23.337    vram_read/memory_array_reg_12_3
  -------------------------------------------------------------------
                         required time                         23.337    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                 15.910    

Slack (MET) :             15.915ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 2.698ns (32.576%)  route 5.584ns (67.424%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.153 r  vram_read/memory_array_reg_0_0_i_2/O[0]
                         net (fo=36, routed)          4.278     7.431    vram_read/address[12]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.085    24.083    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.737    23.346    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.346    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 15.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.573    clk
    SLICE_X78Y137        FDRE                                         r  colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  colour_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.353    colour_reg_n_0_[2]
    SLICE_X78Y137        FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.862    -0.811    clk
    SLICE_X78Y137        FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.060    -0.513    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 colour_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.352    colour_reg_n_0_[0]
    SLICE_X78Y138        FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X78Y138        FDRE                                         r  vga_blue_reg[0]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X78Y138        FDRE (Hold_fdre_C_D)         0.060    -0.512    vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 colour_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  colour_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  colour_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.354    p_0_in[1]
    SLICE_X78Y135        FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  vga_red_reg[1]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.060    -0.514    vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 colour_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.298    colour_reg_n_0_[5]
    SLICE_X79Y139        FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X79Y139        FDRE                                         r  vga_green_reg[1]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.075    -0.481    vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 colour_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y139        FDRE                                         r  colour_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.292    colour_reg_n_0_[3]
    SLICE_X78Y141        FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.865    -0.808    clk
    SLICE_X78Y141        FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X78Y141        FDRE (Hold_fdre_C_D)         0.052    -0.503    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.512%)  route 0.150ns (51.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.581    clk
    SLICE_X77Y130        FDRE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  hcnt_reg[2]/Q
                         net (fo=5, routed)           0.150    -0.291    hcnt[2]
    SLICE_X76Y130        FDRE                                         r  x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[2]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X76Y130        FDRE (Hold_fdre_C_D)         0.063    -0.505    x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.959%)  route 0.159ns (53.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.581    clk
    SLICE_X77Y130        FDRE                                         r  hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  hcnt_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.281    hcnt[0]
    SLICE_X76Y130        FDRE                                         r  x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[0]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X76Y130        FDRE (Hold_fdre_C_D)         0.059    -0.509    x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.582    clk
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  vcnt_reg[3]/Q
                         net (fo=11, routed)          0.104    -0.330    vcnt[3]
    SLICE_X76Y129        LUT6 (Prop_lut6_I2_O)        0.098    -0.232 r  vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vcnt[4]_i_1_n_0
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.853    -0.820    clk
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[4]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X76Y129        FDRE (Hold_fdre_C_D)         0.121    -0.461    vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 colour_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.879%)  route 0.146ns (47.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[7]/Q
                         net (fo=1, routed)           0.146    -0.262    colour_reg_n_0_[7]
    SLICE_X78Y139        FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X78Y139        FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X78Y139        FDRE (Hold_fdre_C_D)         0.060    -0.496    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.206%)  route 0.139ns (45.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.580    clk
    SLICE_X76Y131        FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  hcnt_reg[5]/Q
                         net (fo=6, routed)           0.139    -0.278    hcnt[5]
    SLICE_X75Y130        FDRE                                         r  x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X75Y130        FDRE                                         r  x_reg[5]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X75Y130        FDRE (Hold_fdre_C_D)         0.055    -0.512    x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y26     vram_read/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y24     vram_read/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y32     vram_read/memory_array_reg_12_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y28     vram_read/memory_array_reg_12_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y33     vram_read/memory_array_reg_13_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y29     vram_read/memory_array_reg_13_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y27     vram_read/memory_array_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y25     vram_read/memory_array_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y20     vram_read/memory_array_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y22     vram_read/memory_array_reg_2_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y130    x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y130    x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y130    x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y130    x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y138    colour_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y139    colour_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y134    colour_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y139    colour_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y139    colour_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y139    colour_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y138    colour_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y139    colour_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y138    colour_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y134    colour_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  w_clk
  To Clock:  w_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.572ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 2.718ns (31.545%)  route 5.898ns (68.455%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.173 r  vram_read/memory_array_reg_0_0_i_2/O[2]
                         net (fo=36, routed)          4.592     7.765    vram_read/address[14]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.743    23.337    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.337    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                 15.572    

Slack (MET) :             15.592ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 2.802ns (32.614%)  route 5.789ns (67.386%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.257 r  vram_read/memory_array_reg_0_0_i_2/O[1]
                         net (fo=36, routed)          4.484     7.740    vram_read/address[13]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    23.332    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.332    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                 15.592    

Slack (MET) :             15.654ns  (required time - arrival time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 0.827ns (9.687%)  route 7.710ns (90.313%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.688    -0.852    clk
    SLICE_X75Y129        FDSE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.396 r  y_reg[0]/Q
                         net (fo=1, routed)           0.493     0.097    vram_read/y_reg[10][0]
    SLICE_X75Y129        LUT2 (Prop_lut2_I1_O)        0.124     0.221 r  vram_read/memory_array_reg_0_0_i_22/O
                         net (fo=1, routed)           0.000     0.221    vram_read/memory_array_reg_0_0_i_22_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.468 r  vram_read/memory_array_reg_0_0_i_5/O[0]
                         net (fo=38, routed)          7.217     7.685    vram_read/A[0]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.741    23.339    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.339    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                 15.654    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 2.685ns (31.993%)  route 5.707ns (68.007%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.140 r  vram_read/memory_array_reg_0_0_i_3/O[1]
                         net (fo=36, routed)          4.402     7.541    vram_read/address[9]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.748    23.332    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.332    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.837ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_0_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 2.794ns (33.701%)  route 5.497ns (66.299%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 23.502 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.249 r  vram_read/memory_array_reg_0_0_i_2/O[3]
                         net (fo=36, routed)          4.191     7.440    vram_read/address[15]
    RAMB36_X1Y24         RAMB36E1                                     r  vram_read/memory_array_reg_0_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.522    23.502    vram_read/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.560    24.061    
                         clock uncertainty           -0.087    23.974    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.698    23.276    vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                 15.837    

Slack (MET) :             15.843ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 2.677ns (32.100%)  route 5.663ns (67.900%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.132 r  vram_read/memory_array_reg_0_0_i_3/O[3]
                         net (fo=36, routed)          4.357     7.488    vram_read/address[11]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.749    23.331    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.331    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                 15.843    

Slack (MET) :             15.884ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_2_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.244ns (38.106%)  route 5.269ns (61.894%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.051 r  vram_read/memory_array_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.051    vram_read/memory_array_reg_0_0_i_2_n_0
    SLICE_X74Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.332 r  vram_read/memory_array_reg_mux_sel__20_i_1/CO[0]
                         net (fo=4, routed)           0.479     3.811    vram_read/address[16]
    SLICE_X72Y129        LUT2 (Prop_lut2_I0_O)        0.367     4.178 r  vram_read/memory_array_reg_2_0_i_1/O
                         net (fo=12, routed)          3.484     7.662    vram_read/memory_array_reg_2_0_i_1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  vram_read/memory_array_reg_2_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.537    23.517    vram_read/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  vram_read/memory_array_reg_2_3/CLKARDCLK
                         clock pessimism              0.560    24.076    
                         clock uncertainty           -0.087    23.989    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.546    vram_read/memory_array_reg_2_3
  -------------------------------------------------------------------
                         required time                         23.546    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 15.884    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 2.794ns (33.936%)  route 5.439ns (66.064%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 23.507 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.249 r  vram_read/memory_array_reg_0_0_i_2/O[3]
                         net (fo=36, routed)          4.133     7.382    vram_read/address[15]
    RAMB36_X1Y23         RAMB36E1                                     r  vram_read/memory_array_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.527    23.507    vram_read/clk_out1
    RAMB36_X1Y23         RAMB36E1                                     r  vram_read/memory_array_reg_1_1/CLKARDCLK
                         clock pessimism              0.560    24.066    
                         clock uncertainty           -0.087    23.979    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.698    23.281    vram_read/memory_array_reg_1_1
  -------------------------------------------------------------------
                         required time                         23.281    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.907ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_12_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 2.718ns (32.833%)  route 5.560ns (67.167%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 23.676 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.173 r  vram_read/memory_array_reg_0_0_i_2/O[2]
                         net (fo=36, routed)          4.254     7.427    vram_read/address[14]
    RAMB36_X1Y34         RAMB36E1                                     r  vram_read/memory_array_reg_12_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.697    23.676    vram_read/clk_out1
    RAMB36_X1Y34         RAMB36E1                                     r  vram_read/memory_array_reg_12_3/CLKARDCLK
                         clock pessimism              0.488    24.164    
                         clock uncertainty           -0.087    24.077    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.743    23.334    vram_read/memory_array_reg_12_3
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                 15.907    

Slack (MET) :             15.912ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 2.698ns (32.576%)  route 5.584ns (67.424%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.153 r  vram_read/memory_array_reg_0_0_i_2/O[0]
                         net (fo=36, routed)          4.278     7.431    vram_read/address[12]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.737    23.343    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.343    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 15.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.573    clk
    SLICE_X78Y137        FDRE                                         r  colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  colour_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.353    colour_reg_n_0_[2]
    SLICE_X78Y137        FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.862    -0.811    clk
    SLICE_X78Y137        FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.060    -0.513    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 colour_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.352    colour_reg_n_0_[0]
    SLICE_X78Y138        FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X78Y138        FDRE                                         r  vga_blue_reg[0]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X78Y138        FDRE (Hold_fdre_C_D)         0.060    -0.512    vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 colour_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  colour_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  colour_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.354    p_0_in[1]
    SLICE_X78Y135        FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  vga_red_reg[1]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.060    -0.514    vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 colour_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.298    colour_reg_n_0_[5]
    SLICE_X79Y139        FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X79Y139        FDRE                                         r  vga_green_reg[1]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.075    -0.481    vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 colour_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y139        FDRE                                         r  colour_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.292    colour_reg_n_0_[3]
    SLICE_X78Y141        FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.865    -0.808    clk
    SLICE_X78Y141        FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X78Y141        FDRE (Hold_fdre_C_D)         0.052    -0.503    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.512%)  route 0.150ns (51.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.581    clk
    SLICE_X77Y130        FDRE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  hcnt_reg[2]/Q
                         net (fo=5, routed)           0.150    -0.291    hcnt[2]
    SLICE_X76Y130        FDRE                                         r  x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[2]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X76Y130        FDRE (Hold_fdre_C_D)         0.063    -0.505    x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.959%)  route 0.159ns (53.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.581    clk
    SLICE_X77Y130        FDRE                                         r  hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  hcnt_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.281    hcnt[0]
    SLICE_X76Y130        FDRE                                         r  x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[0]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X76Y130        FDRE (Hold_fdre_C_D)         0.059    -0.509    x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.582    clk
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  vcnt_reg[3]/Q
                         net (fo=11, routed)          0.104    -0.330    vcnt[3]
    SLICE_X76Y129        LUT6 (Prop_lut6_I2_O)        0.098    -0.232 r  vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vcnt[4]_i_1_n_0
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.853    -0.820    clk
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[4]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X76Y129        FDRE (Hold_fdre_C_D)         0.121    -0.461    vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 colour_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.879%)  route 0.146ns (47.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[7]/Q
                         net (fo=1, routed)           0.146    -0.262    colour_reg_n_0_[7]
    SLICE_X78Y139        FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X78Y139        FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X78Y139        FDRE (Hold_fdre_C_D)         0.060    -0.496    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.206%)  route 0.139ns (45.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.580    clk
    SLICE_X76Y131        FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  hcnt_reg[5]/Q
                         net (fo=6, routed)           0.139    -0.278    hcnt[5]
    SLICE_X75Y130        FDRE                                         r  x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X75Y130        FDRE                                         r  x_reg[5]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X75Y130        FDRE (Hold_fdre_C_D)         0.055    -0.512    x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y26     vram_read/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y24     vram_read/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y32     vram_read/memory_array_reg_12_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y28     vram_read/memory_array_reg_12_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y33     vram_read/memory_array_reg_13_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y29     vram_read/memory_array_reg_13_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y27     vram_read/memory_array_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y25     vram_read/memory_array_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y20     vram_read/memory_array_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y22     vram_read/memory_array_reg_2_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y130    hcnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y130    x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y130    x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y130    x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y130    x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y138    colour_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y139    colour_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y134    colour_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y139    colour_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y139    colour_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y139    colour_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y138    colour_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y139    colour_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y138    colour_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y134    colour_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.572ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 2.718ns (31.545%)  route 5.898ns (68.455%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.173 r  vram_read/memory_array_reg_0_0_i_2/O[2]
                         net (fo=36, routed)          4.592     7.765    vram_read/address[14]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.743    23.337    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.337    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                 15.572    

Slack (MET) :             15.592ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 2.802ns (32.614%)  route 5.789ns (67.386%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.257 r  vram_read/memory_array_reg_0_0_i_2/O[1]
                         net (fo=36, routed)          4.484     7.740    vram_read/address[13]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    23.332    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.332    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                 15.592    

Slack (MET) :             15.654ns  (required time - arrival time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 0.827ns (9.687%)  route 7.710ns (90.313%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.688    -0.852    clk
    SLICE_X75Y129        FDSE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.396 r  y_reg[0]/Q
                         net (fo=1, routed)           0.493     0.097    vram_read/y_reg[10][0]
    SLICE_X75Y129        LUT2 (Prop_lut2_I1_O)        0.124     0.221 r  vram_read/memory_array_reg_0_0_i_22/O
                         net (fo=1, routed)           0.000     0.221    vram_read/memory_array_reg_0_0_i_22_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.468 r  vram_read/memory_array_reg_0_0_i_5/O[0]
                         net (fo=38, routed)          7.217     7.685    vram_read/A[0]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.741    23.339    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.339    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                 15.654    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 2.685ns (31.993%)  route 5.707ns (68.007%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.140 r  vram_read/memory_array_reg_0_0_i_3/O[1]
                         net (fo=36, routed)          4.402     7.541    vram_read/address[9]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.748    23.332    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.332    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.837ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_0_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 2.794ns (33.701%)  route 5.497ns (66.299%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 23.502 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.249 r  vram_read/memory_array_reg_0_0_i_2/O[3]
                         net (fo=36, routed)          4.191     7.440    vram_read/address[15]
    RAMB36_X1Y24         RAMB36E1                                     r  vram_read/memory_array_reg_0_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.522    23.502    vram_read/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.560    24.061    
                         clock uncertainty           -0.087    23.974    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.698    23.276    vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                 15.837    

Slack (MET) :             15.843ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 2.677ns (32.100%)  route 5.663ns (67.900%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.132 r  vram_read/memory_array_reg_0_0_i_3/O[3]
                         net (fo=36, routed)          4.357     7.488    vram_read/address[11]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.749    23.331    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.331    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                 15.843    

Slack (MET) :             15.884ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_2_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.244ns (38.106%)  route 5.269ns (61.894%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.051 r  vram_read/memory_array_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.051    vram_read/memory_array_reg_0_0_i_2_n_0
    SLICE_X74Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.332 r  vram_read/memory_array_reg_mux_sel__20_i_1/CO[0]
                         net (fo=4, routed)           0.479     3.811    vram_read/address[16]
    SLICE_X72Y129        LUT2 (Prop_lut2_I0_O)        0.367     4.178 r  vram_read/memory_array_reg_2_0_i_1/O
                         net (fo=12, routed)          3.484     7.662    vram_read/memory_array_reg_2_0_i_1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  vram_read/memory_array_reg_2_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.537    23.517    vram_read/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  vram_read/memory_array_reg_2_3/CLKARDCLK
                         clock pessimism              0.560    24.076    
                         clock uncertainty           -0.087    23.989    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.546    vram_read/memory_array_reg_2_3
  -------------------------------------------------------------------
                         required time                         23.546    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 15.884    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 2.794ns (33.936%)  route 5.439ns (66.064%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 23.507 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.249 r  vram_read/memory_array_reg_0_0_i_2/O[3]
                         net (fo=36, routed)          4.133     7.382    vram_read/address[15]
    RAMB36_X1Y23         RAMB36E1                                     r  vram_read/memory_array_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.527    23.507    vram_read/clk_out1
    RAMB36_X1Y23         RAMB36E1                                     r  vram_read/memory_array_reg_1_1/CLKARDCLK
                         clock pessimism              0.560    24.066    
                         clock uncertainty           -0.087    23.979    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.698    23.281    vram_read/memory_array_reg_1_1
  -------------------------------------------------------------------
                         required time                         23.281    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.907ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_12_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 2.718ns (32.833%)  route 5.560ns (67.167%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 23.676 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.173 r  vram_read/memory_array_reg_0_0_i_2/O[2]
                         net (fo=36, routed)          4.254     7.427    vram_read/address[14]
    RAMB36_X1Y34         RAMB36E1                                     r  vram_read/memory_array_reg_12_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.697    23.676    vram_read/clk_out1
    RAMB36_X1Y34         RAMB36E1                                     r  vram_read/memory_array_reg_12_3/CLKARDCLK
                         clock pessimism              0.488    24.164    
                         clock uncertainty           -0.087    24.077    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.743    23.334    vram_read/memory_array_reg_12_3
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                 15.907    

Slack (MET) :             15.912ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 2.698ns (32.576%)  route 5.584ns (67.424%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.153 r  vram_read/memory_array_reg_0_0_i_2/O[0]
                         net (fo=36, routed)          4.278     7.431    vram_read/address[12]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.737    23.343    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.343    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 15.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.573    clk
    SLICE_X78Y137        FDRE                                         r  colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  colour_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.353    colour_reg_n_0_[2]
    SLICE_X78Y137        FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.862    -0.811    clk
    SLICE_X78Y137        FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.087    -0.486    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.060    -0.426    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 colour_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.352    colour_reg_n_0_[0]
    SLICE_X78Y138        FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X78Y138        FDRE                                         r  vga_blue_reg[0]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.087    -0.485    
    SLICE_X78Y138        FDRE (Hold_fdre_C_D)         0.060    -0.425    vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 colour_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  colour_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  colour_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.354    p_0_in[1]
    SLICE_X78Y135        FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  vga_red_reg[1]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.087    -0.487    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.060    -0.427    vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 colour_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.298    colour_reg_n_0_[5]
    SLICE_X79Y139        FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X79Y139        FDRE                                         r  vga_green_reg[1]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.087    -0.469    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.075    -0.394    vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 colour_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y139        FDRE                                         r  colour_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.292    colour_reg_n_0_[3]
    SLICE_X78Y141        FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.865    -0.808    clk
    SLICE_X78Y141        FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.087    -0.468    
    SLICE_X78Y141        FDRE (Hold_fdre_C_D)         0.052    -0.416    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.512%)  route 0.150ns (51.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.581    clk
    SLICE_X77Y130        FDRE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  hcnt_reg[2]/Q
                         net (fo=5, routed)           0.150    -0.291    hcnt[2]
    SLICE_X76Y130        FDRE                                         r  x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[2]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.087    -0.481    
    SLICE_X76Y130        FDRE (Hold_fdre_C_D)         0.063    -0.418    x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.959%)  route 0.159ns (53.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.581    clk
    SLICE_X77Y130        FDRE                                         r  hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  hcnt_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.281    hcnt[0]
    SLICE_X76Y130        FDRE                                         r  x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[0]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.087    -0.481    
    SLICE_X76Y130        FDRE (Hold_fdre_C_D)         0.059    -0.422    x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.582    clk
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  vcnt_reg[3]/Q
                         net (fo=11, routed)          0.104    -0.330    vcnt[3]
    SLICE_X76Y129        LUT6 (Prop_lut6_I2_O)        0.098    -0.232 r  vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vcnt[4]_i_1_n_0
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.853    -0.820    clk
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[4]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.087    -0.495    
    SLICE_X76Y129        FDRE (Hold_fdre_C_D)         0.121    -0.374    vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 colour_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.879%)  route 0.146ns (47.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[7]/Q
                         net (fo=1, routed)           0.146    -0.262    colour_reg_n_0_[7]
    SLICE_X78Y139        FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X78Y139        FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.087    -0.469    
    SLICE_X78Y139        FDRE (Hold_fdre_C_D)         0.060    -0.409    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.206%)  route 0.139ns (45.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.580    clk
    SLICE_X76Y131        FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  hcnt_reg[5]/Q
                         net (fo=6, routed)           0.139    -0.278    hcnt[5]
    SLICE_X75Y130        FDRE                                         r  x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X75Y130        FDRE                                         r  x_reg[5]/C
                         clock pessimism              0.252    -0.567    
                         clock uncertainty            0.087    -0.480    
    SLICE_X75Y130        FDRE (Hold_fdre_C_D)         0.055    -0.425    x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.572ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 2.718ns (31.545%)  route 5.898ns (68.455%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.173 r  vram_read/memory_array_reg_0_0_i_2/O[2]
                         net (fo=36, routed)          4.592     7.765    vram_read/address[14]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.743    23.337    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.337    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                 15.572    

Slack (MET) :             15.592ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 2.802ns (32.614%)  route 5.789ns (67.386%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.257 r  vram_read/memory_array_reg_0_0_i_2/O[1]
                         net (fo=36, routed)          4.484     7.740    vram_read/address[13]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    23.332    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.332    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                 15.592    

Slack (MET) :             15.654ns  (required time - arrival time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 0.827ns (9.687%)  route 7.710ns (90.313%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.688    -0.852    clk
    SLICE_X75Y129        FDSE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.396 r  y_reg[0]/Q
                         net (fo=1, routed)           0.493     0.097    vram_read/y_reg[10][0]
    SLICE_X75Y129        LUT2 (Prop_lut2_I1_O)        0.124     0.221 r  vram_read/memory_array_reg_0_0_i_22/O
                         net (fo=1, routed)           0.000     0.221    vram_read/memory_array_reg_0_0_i_22_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.468 r  vram_read/memory_array_reg_0_0_i_5/O[0]
                         net (fo=38, routed)          7.217     7.685    vram_read/A[0]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.741    23.339    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.339    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                 15.654    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 2.685ns (31.993%)  route 5.707ns (68.007%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.140 r  vram_read/memory_array_reg_0_0_i_3/O[1]
                         net (fo=36, routed)          4.402     7.541    vram_read/address[9]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.748    23.332    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.332    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.837ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_0_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 2.794ns (33.701%)  route 5.497ns (66.299%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 23.502 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.249 r  vram_read/memory_array_reg_0_0_i_2/O[3]
                         net (fo=36, routed)          4.191     7.440    vram_read/address[15]
    RAMB36_X1Y24         RAMB36E1                                     r  vram_read/memory_array_reg_0_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.522    23.502    vram_read/clk_out1
    RAMB36_X1Y24         RAMB36E1                                     r  vram_read/memory_array_reg_0_3/CLKARDCLK
                         clock pessimism              0.560    24.061    
                         clock uncertainty           -0.087    23.974    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.698    23.276    vram_read/memory_array_reg_0_3
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                 15.837    

Slack (MET) :             15.843ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 2.677ns (32.100%)  route 5.663ns (67.900%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.132 r  vram_read/memory_array_reg_0_0_i_3/O[3]
                         net (fo=36, routed)          4.357     7.488    vram_read/address[11]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.749    23.331    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.331    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                 15.843    

Slack (MET) :             15.884ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_2_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.244ns (38.106%)  route 5.269ns (61.894%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.051 r  vram_read/memory_array_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.051    vram_read/memory_array_reg_0_0_i_2_n_0
    SLICE_X74Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.332 r  vram_read/memory_array_reg_mux_sel__20_i_1/CO[0]
                         net (fo=4, routed)           0.479     3.811    vram_read/address[16]
    SLICE_X72Y129        LUT2 (Prop_lut2_I0_O)        0.367     4.178 r  vram_read/memory_array_reg_2_0_i_1/O
                         net (fo=12, routed)          3.484     7.662    vram_read/memory_array_reg_2_0_i_1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  vram_read/memory_array_reg_2_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.537    23.517    vram_read/clk_out1
    RAMB36_X1Y20         RAMB36E1                                     r  vram_read/memory_array_reg_2_3/CLKARDCLK
                         clock pessimism              0.560    24.076    
                         clock uncertainty           -0.087    23.989    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.546    vram_read/memory_array_reg_2_3
  -------------------------------------------------------------------
                         required time                         23.546    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 15.884    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 2.794ns (33.936%)  route 5.439ns (66.064%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 23.507 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.249 r  vram_read/memory_array_reg_0_0_i_2/O[3]
                         net (fo=36, routed)          4.133     7.382    vram_read/address[15]
    RAMB36_X1Y23         RAMB36E1                                     r  vram_read/memory_array_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.527    23.507    vram_read/clk_out1
    RAMB36_X1Y23         RAMB36E1                                     r  vram_read/memory_array_reg_1_1/CLKARDCLK
                         clock pessimism              0.560    24.066    
                         clock uncertainty           -0.087    23.979    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.698    23.281    vram_read/memory_array_reg_1_1
  -------------------------------------------------------------------
                         required time                         23.281    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.907ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_12_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 2.718ns (32.833%)  route 5.560ns (67.167%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 23.676 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.173 r  vram_read/memory_array_reg_0_0_i_2/O[2]
                         net (fo=36, routed)          4.254     7.427    vram_read/address[14]
    RAMB36_X1Y34         RAMB36E1                                     r  vram_read/memory_array_reg_12_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.697    23.676    vram_read/clk_out1
    RAMB36_X1Y34         RAMB36E1                                     r  vram_read/memory_array_reg_12_3/CLKARDCLK
                         clock pessimism              0.488    24.164    
                         clock uncertainty           -0.087    24.077    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.743    23.334    vram_read/memory_array_reg_12_3
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                 15.907    

Slack (MET) :             15.912ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_13_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 2.698ns (32.576%)  route 5.584ns (67.424%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 23.679 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.689    -0.851    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  x_reg[1]/Q
                         net (fo=2, routed)           0.714     0.381    vram_read/Q[1]
    SLICE_X75Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.505 r  vram_read/memory_array_reg_0_0_i_21/O
                         net (fo=1, routed)           0.000     0.505    vram_read/memory_array_reg_0_0_i_21_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.055 r  vram_read/memory_array_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.055    vram_read/memory_array_reg_0_0_i_5_n_0
    SLICE_X75Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.389 r  vram_read/memory_array_reg_0_0_i_6/O[1]
                         net (fo=3, routed)           0.592     1.981    vram_read/A__0[5]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.303     2.284 r  vram_read/memory_array_reg_0_0_i_17/O
                         net (fo=1, routed)           0.000     2.284    vram_read/memory_array_reg_0_0_i_17_n_0
    SLICE_X74Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.817 r  vram_read/memory_array_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.817    vram_read/memory_array_reg_0_0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.934 r  vram_read/memory_array_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.934    vram_read/memory_array_reg_0_0_i_3_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.153 r  vram_read/memory_array_reg_0_0_i_2/O[0]
                         net (fo=36, routed)          4.278     7.431    vram_read/address[12]
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700    23.679    vram_read/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  vram_read/memory_array_reg_13_3/CLKARDCLK
                         clock pessimism              0.488    24.167    
                         clock uncertainty           -0.087    24.080    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.737    23.343    vram_read/memory_array_reg_13_3
  -------------------------------------------------------------------
                         required time                         23.343    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 15.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.573    clk
    SLICE_X78Y137        FDRE                                         r  colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  colour_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.353    colour_reg_n_0_[2]
    SLICE_X78Y137        FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.862    -0.811    clk
    SLICE_X78Y137        FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.087    -0.486    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.060    -0.426    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 colour_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.352    colour_reg_n_0_[0]
    SLICE_X78Y138        FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X78Y138        FDRE                                         r  vga_blue_reg[0]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.087    -0.485    
    SLICE_X78Y138        FDRE (Hold_fdre_C_D)         0.060    -0.425    vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 colour_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.574    clk
    SLICE_X78Y135        FDRE                                         r  colour_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  colour_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.354    p_0_in[1]
    SLICE_X78Y135        FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.860    -0.812    clk
    SLICE_X78Y135        FDRE                                         r  vga_red_reg[1]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.087    -0.487    
    SLICE_X78Y135        FDRE (Hold_fdre_C_D)         0.060    -0.427    vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 colour_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.298    colour_reg_n_0_[5]
    SLICE_X79Y139        FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X79Y139        FDRE                                         r  vga_green_reg[1]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.087    -0.469    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.075    -0.394    vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 colour_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y139        FDRE                                         r  colour_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.292    colour_reg_n_0_[3]
    SLICE_X78Y141        FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.865    -0.808    clk
    SLICE_X78Y141        FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.087    -0.468    
    SLICE_X78Y141        FDRE (Hold_fdre_C_D)         0.052    -0.416    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.512%)  route 0.150ns (51.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.581    clk
    SLICE_X77Y130        FDRE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  hcnt_reg[2]/Q
                         net (fo=5, routed)           0.150    -0.291    hcnt[2]
    SLICE_X76Y130        FDRE                                         r  x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[2]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.087    -0.481    
    SLICE_X76Y130        FDRE (Hold_fdre_C_D)         0.063    -0.418    x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.959%)  route 0.159ns (53.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.583    -0.581    clk
    SLICE_X77Y130        FDRE                                         r  hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  hcnt_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.281    hcnt[0]
    SLICE_X76Y130        FDRE                                         r  x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X76Y130        FDRE                                         r  x_reg[0]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.087    -0.481    
    SLICE_X76Y130        FDRE (Hold_fdre_C_D)         0.059    -0.422    x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.582    -0.582    clk
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  vcnt_reg[3]/Q
                         net (fo=11, routed)          0.104    -0.330    vcnt[3]
    SLICE_X76Y129        LUT6 (Prop_lut6_I2_O)        0.098    -0.232 r  vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vcnt[4]_i_1_n_0
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.853    -0.820    clk
    SLICE_X76Y129        FDRE                                         r  vcnt_reg[4]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.087    -0.495    
    SLICE_X76Y129        FDRE (Hold_fdre_C_D)         0.121    -0.374    vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 colour_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.879%)  route 0.146ns (47.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.572    clk
    SLICE_X78Y138        FDRE                                         r  colour_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  colour_reg[7]/Q
                         net (fo=1, routed)           0.146    -0.262    colour_reg_n_0_[7]
    SLICE_X78Y139        FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.809    clk
    SLICE_X78Y139        FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.087    -0.469    
    SLICE_X78Y139        FDRE (Hold_fdre_C_D)         0.060    -0.409    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.206%)  route 0.139ns (45.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.584    -0.580    clk
    SLICE_X76Y131        FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  hcnt_reg[5]/Q
                         net (fo=6, routed)           0.139    -0.278    hcnt[5]
    SLICE_X75Y130        FDRE                                         r  x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=108, routed)         0.854    -0.819    clk
    SLICE_X75Y130        FDRE                                         r  x_reg[5]/C
                         clock pessimism              0.252    -0.567    
                         clock uncertainty            0.087    -0.480    
    SLICE_X75Y130        FDRE (Hold_fdre_C_D)         0.055    -0.425    x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.147    





