// Seed: 2108236021
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input uwire id_2,
    input wand id_3,
    output supply0 id_4,
    input uwire id_5,
    output wire id_6
);
  logic id_8;
  parameter id_9 = 1;
  assign id_6 = -1'b0;
  assign module_1.id_4 = 0;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd60,
    parameter id_8 = 32'd26
) (
    output tri1 id_0,
    output supply0 _id_1,
    output supply1 id_2,
    input supply0 id_3
    , id_7,
    input wand id_4,
    output tri1 id_5
);
  assign id_2 = -1;
  logic [1 : id_1] _id_8, id_9;
  logic [-1  >=  1 : id_8] id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_4,
      id_5
  );
endmodule
