saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
7.3
4.0
0.0
8.7
0.7
18.0
13.3
8.7
23.3
19.3
17.3
36.7
19.3
34.0
17.3
33.3
28.0
36.0
20.7
31.3
40.0
36.7
45.3
44.7
58.7
44.7
54.7
51.3
58.0
40.7
55.3
61.3
61.3
53.3
64.0
58.7
62.0
62.7
46.0
64.7
56.7
68.7
58.0
67.3
69.3
53.3
62.7
68.0
77.3
64.7
Time taken: 13.85
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
3.3
0.0
0.0
2.0
4.7
4.0
11.3
21.3
22.0
11.3
13.3
25.3
28.0
34.0
38.0
36.0
36.0
32.7
40.0
29.3
32.7
28.0
34.0
40.0
47.3
48.0
50.0
53.3
56.7
41.3
48.7
44.7
42.7
46.0
59.3
51.3
42.0
57.3
56.7
64.7
52.0
57.3
66.7
62.0
62.7
66.0
55.3
61.3
70.0
77.3
58.0
66.0
Time taken: 13.13
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
4.0
0.0
2.7
4.0
0.7
10.7
6.7
19.3
17.3
20.7
12.0
15.3
20.0
24.0
37.3
36.0
29.3
36.7
44.0
28.0
43.3
35.3
34.0
38.7
47.3
30.0
47.3
46.7
33.3
40.7
44.7
55.3
51.3
57.3
57.3
62.7
58.0
48.7
56.0
62.0
61.3
60.7
49.3
57.3
62.0
64.0
52.0
64.0
60.0
62.0
72.0
60.0
Time taken: 13.34
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
2.0
0.0
0.7
0.0
6.0
10.0
8.7
2.7
6.7
2.7
18.7
17.3
30.0
23.3
26.7
20.7
29.3
22.0
31.3
40.0
42.0
44.7
40.7
45.3
43.3
48.7
41.3
40.7
34.7
49.3
53.3
43.3
48.7
48.7
54.0
50.0
52.0
58.7
54.7
49.3
63.3
55.3
56.7
53.3
57.3
55.3
57.3
64.0
62.0
59.3
68.7
Time taken: 14.18
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
7.3
0.0
6.7
8.7
2.0
0.7
12.0
15.3
12.0
20.0
16.0
32.7
32.0
32.0
26.7
25.3
44.7
34.0
33.3
35.3
34.7
44.7
30.7
52.7
53.3
42.0
55.3
47.3
55.3
64.0
59.3
60.7
56.0
58.7
55.3
56.0
51.3
56.7
54.7
61.3
54.0
50.7
62.7
66.7
63.3
59.3
58.0
53.3
73.3
Time taken: 13.73
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
2.0
1.3
0.7
0.0
2.7
0.7
4.7
6.7
15.3
16.0
8.7
18.0
18.7
37.3
30.7
35.3
40.7
19.3
32.7
30.7
41.3
38.7
33.3
33.3
40.0
38.7
45.3
30.7
47.3
51.3
55.3
48.7
58.0
50.7
60.0
56.0
40.0
55.3
57.3
60.7
52.0
52.7
56.0
54.0
63.3
62.7
77.3
70.7
64.0
63.3
Time taken: 13.23
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
0.0
10.0
5.3
2.0
4.0
19.3
4.0
8.7
22.0
26.0
25.3
28.0
24.7
18.0
20.0
36.7
24.0
34.7
34.7
48.0
48.7
44.0
30.7
37.3
40.7
55.3
45.3
58.0
54.0
49.3
54.0
52.7
52.0
59.3
56.7
60.7
50.0
63.3
54.7
66.0
52.0
66.0
62.7
62.7
71.3
72.0
66.0
62.0
59.3
Time taken: 13.01
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
0.0
5.3
2.7
6.0
15.3
5.3
20.0
9.3
20.7
30.7
19.3
16.7
21.3
44.0
18.7
26.7
40.7
23.3
45.3
36.0
36.0
38.0
35.3
36.7
32.7
44.0
54.0
49.3
55.3
56.7
57.3
46.7
67.3
60.0
54.0
62.7
63.3
53.3
69.3
59.3
59.3
68.7
67.3
56.0
63.3
58.7
62.7
70.0
63.3
Time taken: 13.58
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
1.3
0.0
1.3
4.0
4.0
2.7
10.7
18.0
16.7
6.7
21.3
28.0
23.3
24.0
10.7
31.3
32.0
33.3
38.0
34.0
32.7
36.7
42.7
60.7
52.7
59.3
42.0
36.0
47.3
48.0
48.7
54.0
49.3
56.0
57.3
52.7
59.3
57.3
52.0
56.7
54.7
59.3
70.0
62.7
63.3
51.3
59.3
62.7
66.7
65.3
66.0
Time taken: 14.24
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
3.3
15.3
4.7
2.0
16.7
12.7
28.0
28.0
14.0
19.3
30.0
46.7
31.3
30.0
42.0
29.3
36.0
24.7
41.3
44.7
32.7
44.7
57.3
52.7
48.7
43.3
53.3
56.7
38.7
60.0
56.0
48.7
56.7
50.0
70.0
56.7
62.7
62.7
58.0
74.7
56.7
58.7
63.3
60.7
73.3
62.7
Time taken: 14.05
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
0.0
0.0
1.3
2.0
4.7
0.0
6.7
10.7
6.0
17.3
14.7
12.0
26.7
28.7
27.3
22.0
42.0
30.7
34.7
27.3
36.0
34.7
40.0
39.3
51.3
46.7
33.3
42.7
47.3
50.0
52.7
42.7
42.7
57.3
43.3
44.7
50.7
56.7
53.3
59.3
60.7
71.3
62.7
68.0
67.3
60.7
57.3
53.3
60.0
66.7
60.0
59.3
58.7
Time taken: 13.93
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
4.7
4.7
4.7
4.7
7.3
12.0
16.0
25.3
25.3
20.0
25.3
16.0
22.7
28.0
33.3
44.7
28.7
42.0
37.3
29.3
45.3
46.0
34.0
39.3
48.7
47.3
47.3
46.7
45.3
50.0
54.0
46.7
52.7
57.3
60.7
57.3
53.3
66.0
58.7
56.0
66.7
60.7
64.0
62.0
62.7
59.3
61.3
62.0
64.7
Time taken: 13.37
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
1.3
0.0
3.3
4.7
8.0
7.3
8.7
17.3
22.0
12.7
12.7
17.3
35.3
18.7
13.3
36.0
32.7
43.3
24.7
43.3
41.3
47.3
24.7
35.3
43.3
40.7
35.3
55.3
44.7
48.0
63.3
52.7
53.3
51.3
67.3
62.7
54.7
55.3
63.3
61.3
64.0
60.0
68.0
61.3
54.7
56.0
67.3
60.0
68.7
70.7
Time taken: 13.60
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
3.3
1.3
3.3
3.3
4.7
0.0
5.3
12.0
9.3
6.7
8.7
19.3
26.7
22.7
24.0
19.3
20.7
40.0
28.0
34.0
24.0
34.0
62.0
26.0
28.7
54.0
27.3
24.7
54.7
47.3
42.7
54.0
48.7
62.0
63.3
52.0
55.3
52.7
64.0
62.7
60.7
68.7
64.7
62.0
56.0
56.7
58.0
68.7
71.3
60.0
62.7
Time taken: 14.21
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
1.3
0.0
0.0
0.0
1.3
2.0
2.0
7.3
8.7
5.3
6.0
12.0
2.7
10.0
33.3
28.7
38.7
21.3
34.0
24.7
40.7
40.7
45.3
42.0
39.3
37.3
47.3
43.3
54.0
49.3
56.0
42.0
44.7
58.7
48.0
62.0
56.0
54.7
59.3
59.3
60.0
60.7
61.3
54.0
48.0
58.0
68.7
70.0
70.0
60.7
68.0
66.0
60.0
70.0
Time taken: 13.28
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
0.0
0.0
0.7
8.7
0.0
11.3
19.3
12.0
16.7
8.0
14.7
28.7
27.3
31.3
22.0
26.7
17.3
30.7
36.7
36.0
25.3
33.3
42.7
47.3
44.0
44.7
48.7
38.7
48.7
52.0
47.3
46.0
54.7
60.0
56.7
54.7
55.3
56.7
61.3
61.3
58.0
60.7
64.0
65.3
56.0
63.3
64.7
58.7
64.0
66.7
74.0
Time taken: 13.53
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
1.3
3.3
0.7
0.7
0.0
10.0
6.7
4.7
6.0
10.7
14.0
11.3
14.0
10.0
28.0
19.3
26.7
26.0
29.3
36.0
28.0
28.0
40.7
40.7
37.3
40.0
52.7
34.0
47.3
46.0
56.7
45.3
50.7
48.7
58.7
50.7
49.3
52.7
54.0
65.3
52.7
61.3
59.3
60.7
50.7
50.0
60.0
53.3
68.0
58.7
68.7
68.7
54.7
Time taken: 12.85
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
0.0
0.0
3.3
0.0
10.7
10.0
21.3
18.7
13.3
34.7
21.3
25.3
28.7
25.3
26.7
20.0
34.7
50.7
41.3
41.3
30.0
30.7
44.7
49.3
48.7
40.7
54.0
48.0
47.3
52.7
52.0
56.7
64.7
62.7
46.7
54.7
46.0
60.7
57.3
52.7
54.0
71.3
53.3
68.0
59.3
67.3
70.0
60.7
67.3
74.0
Time taken: 13.88
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
1.3
0.0
1.3
0.0
6.7
2.7
12.7
18.0
18.0
4.7
2.7
13.3
26.0
21.3
26.7
34.0
16.0
27.3
22.7
44.7
28.7
26.7
34.0
30.7
35.3
48.0
44.0
53.3
44.0
44.7
44.0
52.7
40.0
56.0
51.3
48.0
44.0
73.3
50.7
52.7
60.7
51.3
52.0
68.7
70.0
54.0
56.0
68.7
62.7
64.0
64.7
68.0
68.7
Time taken: 13.41
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
1.3
0.0
0.0
2.7
0.0
0.0
1.3
6.7
7.3
11.3
11.3
12.0
25.3
32.0
37.3
23.3
18.7
26.7
26.0
44.7
40.0
52.0
43.3
32.0
34.7
39.3
46.0
59.3
48.7
45.3
49.3
52.0
48.7
46.0
57.3
42.0
53.3
54.0
58.0
64.0
64.0
56.7
50.0
61.3
66.7
58.0
62.7
54.7
65.3
60.7
70.7
62.0
73.3
Time taken: 13.47
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
1.3
0.0
9.3
11.3
4.0
8.0
4.7
8.0
4.7
14.7
26.7
18.7
29.3
20.0
20.0
28.0
28.0
34.0
36.0
40.7
39.3
42.7
41.3
50.0
39.3
50.7
48.0
38.0
47.3
46.7
51.3
51.3
45.3
54.7
62.0
62.0
67.3
56.7
48.0
46.7
54.0
54.0
64.0
66.0
64.7
64.7
54.0
70.0
68.7
59.3
60.7
Time taken: 13.46
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
6.7
2.0
0.7
2.7
17.3
14.7
3.3
15.3
11.3
28.7
11.3
38.0
26.7
30.0
23.3
26.7
16.0
30.0
36.7
38.0
37.3
37.3
34.0
42.7
44.7
56.0
34.0
44.7
61.3
52.0
52.7
43.3
42.7
54.0
54.7
44.7
58.0
54.7
58.7
60.7
70.7
62.7
53.3
59.3
59.3
64.7
66.0
58.0
57.3
70.0
56.7
Time taken: 14.21
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
1.3
1.3
0.0
7.3
3.3
8.7
0.0
16.0
12.0
24.0
20.7
9.3
41.3
25.3
32.0
32.0
21.3
23.3
52.0
26.7
41.3
48.7
40.7
36.7
38.7
34.7
51.3
48.7
54.7
52.7
42.7
56.0
54.7
48.7
60.7
64.7
61.3
63.3
59.3
56.0
68.0
51.3
64.7
57.3
62.0
66.7
61.3
58.0
64.7
66.7
73.3
Time taken: 13.66
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
6.0
0.0
4.0
2.0
1.3
6.0
6.0
23.3
2.7
10.0
22.7
31.3
16.7
21.3
33.3
24.7
42.7
36.0
42.0
49.3
43.3
34.0
52.0
42.0
44.0
51.3
54.0
28.7
47.3
50.7
50.7
54.7
54.7
52.0
48.0
55.3
56.7
59.3
62.0
54.7
55.3
61.3
58.0
58.0
72.7
63.3
60.7
61.3
70.0
74.0
Time taken: 14.17
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
4.0
0.0
2.7
6.0
0.0
8.0
5.3
5.3
4.0
14.0
21.3
20.7
22.7
14.0
27.3
23.3
31.3
32.7
20.7
30.7
54.7
40.7
52.7
34.7
40.7
45.3
54.0
36.7
44.0
48.7
56.0
59.3
58.0
49.3
56.7
59.3
50.7
52.0
50.7
66.0
73.3
68.7
56.7
58.7
71.3
58.7
58.7
61.3
68.7
58.7
55.3
65.3
Time taken: 13.54
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
6.7
0.7
3.3
14.0
7.3
4.0
11.3
14.7
19.3
17.3
6.0
23.3
23.3
32.7
27.3
33.3
50.0
31.3
40.0
35.3
39.3
45.3
38.0
42.0
60.7
54.7
43.3
36.0
56.0
58.7
48.7
45.3
53.3
54.0
50.0
66.7
56.0
56.0
62.0
56.0
46.0
61.3
68.7
70.7
67.3
60.0
68.0
60.0
62.7
57.3
Time taken: 13.85
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.7
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
3.3
3.3
9.3
1.3
8.7
1.3
12.7
16.0
18.0
5.3
10.0
18.7
8.7
32.0
35.3
30.7
27.3
49.3
33.3
33.3
32.0
38.0
50.7
39.3
56.7
57.3
43.3
62.7
38.7
48.7
62.7
65.3
50.7
52.0
54.0
52.7
57.3
58.7
55.3
62.0
70.0
56.0
59.3
58.7
64.0
58.7
71.3
56.7
68.0
60.0
65.3
Time taken: 13.94
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
8.0
7.3
0.0
0.0
8.7
15.3
9.3
10.7
22.7
24.0
28.7
22.7
37.3
26.7
24.0
36.7
28.7
33.3
25.3
31.3
37.3
50.0
42.7
38.0
46.7
40.0
60.7
48.0
55.3
44.0
56.0
52.0
44.0
60.7
57.3
67.3
54.7
54.0
66.7
68.7
65.3
63.3
65.3
58.0
70.7
63.3
60.0
61.3
67.3
Time taken: 14.57
saavedra@saavedra-To-be-filled-by-O-E-M:~/Documentos/CODES/paralelo/CUDA/ga-rwa-ufpa/c_ga_rwa_serial_nsf$ ./sim_rwa ; 
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.7
0.0
1.3
1.3
4.0
15.3
3.3
8.7
18.0
24.7
16.0
18.7
27.3
20.0
21.3
37.3
34.0
38.7
24.7
44.0
30.0
52.7
45.3
47.3
41.3
52.7
46.0
51.3
54.0
48.0
56.7
47.3
66.0
58.0
59.3
49.3
56.0
66.0
61.3
54.0
66.0
62.0
60.7
60.0
62.7
66.7
68.7
71.3
64.7
56.7
Time taken: 14.05

