{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698935593278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698935593284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 09:33:13 2023 " "Processing started: Thu Nov 02 09:33:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698935593284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698935593284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CALCULADORA_BASICA -c CALCULADORA_BASICA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CALCULADORA_BASICA -c CALCULADORA_BASICA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698935593284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698935593663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698935593663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-minters " "Found design unit 1: BCD-minters" {  } { { "BCD.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698935604366 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698935604366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698935604366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-minters " "Found design unit 1: full_adder-minters" {  } { { "full_adder.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/full_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698935604367 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698935604367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698935604367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4bits-estructural " "Found design unit 1: sumador_4bits-estructural" {  } { { "sumador_4bits.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/sumador_4bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698935604369 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4bits " "Found entity 1: sumador_4bits" {  } { { "sumador_4bits.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/sumador_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698935604369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698935604369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora_basica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora_basica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CALCULADORA_BASICA-estructural " "Found design unit 1: CALCULADORA_BASICA-estructural" {  } { { "CALCULADORA_BASICA.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/CALCULADORA_BASICA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698935604371 ""} { "Info" "ISGN_ENTITY_NAME" "1 CALCULADORA_BASICA " "Found entity 1: CALCULADORA_BASICA" {  } { { "CALCULADORA_BASICA.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/CALCULADORA_BASICA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698935604371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698935604371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_dos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_dos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_DOS-minters " "Found design unit 1: BCD_DOS-minters" {  } { { "BCD_DOS.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/BCD_DOS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698935604372 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_DOS " "Found entity 1: BCD_DOS" {  } { { "BCD_DOS.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/BCD_DOS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698935604372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698935604372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD " "Elaborating entity \"BCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698935604413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m8 BCD.vhd(11) " "Verilog HDL or VHDL warning at BCD.vhd(11): object \"m8\" assigned a value but never read" {  } { { "BCD.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/BCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698935604416 "|CALCULADORA_BASICA|BCD:BCD_A"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m10 BCD.vhd(11) " "Verilog HDL or VHDL warning at BCD.vhd(11): object \"m10\" assigned a value but never read" {  } { { "BCD.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/BCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698935604416 "|CALCULADORA_BASICA|BCD:BCD_A"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m11 BCD.vhd(11) " "Verilog HDL or VHDL warning at BCD.vhd(11): object \"m11\" assigned a value but never read" {  } { { "BCD.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/BCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698935604416 "|CALCULADORA_BASICA|BCD:BCD_A"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m12 BCD.vhd(11) " "Verilog HDL or VHDL warning at BCD.vhd(11): object \"m12\" assigned a value but never read" {  } { { "BCD.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/BCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698935604416 "|CALCULADORA_BASICA|BCD:BCD_A"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m13 BCD.vhd(11) " "Verilog HDL or VHDL warning at BCD.vhd(11): object \"m13\" assigned a value but never read" {  } { { "BCD.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/BCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698935604416 "|CALCULADORA_BASICA|BCD:BCD_A"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m14 BCD.vhd(11) " "Verilog HDL or VHDL warning at BCD.vhd(11): object \"m14\" assigned a value but never read" {  } { { "BCD.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/BCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698935604417 "|CALCULADORA_BASICA|BCD:BCD_A"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m15 BCD.vhd(11) " "Verilog HDL or VHDL warning at BCD.vhd(11): object \"m15\" assigned a value but never read" {  } { { "BCD.vhd" "" { Text "C:/Repositorios/CALCULADORA_BASICA/BCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698935604417 "|CALCULADORA_BASICA|BCD:BCD_A"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698935605092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698935605698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698935605698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698935605767 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698935605767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698935605767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698935605767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698935605783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 09:33:25 2023 " "Processing ended: Thu Nov 02 09:33:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698935605783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698935605783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698935605783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698935605783 ""}
