# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Transmitter_Source_Code/ips/transmitter_system_clock_pll" \
"../../../../../Transmitter_Source_Code/ips/transmitter_system_clock_pll/transmitter_system_clock_pll_clk_wiz.v" \
"../../../../../Transmitter_Source_Code/ips/transmitter_system_clock_pll/transmitter_system_clock_pll.v" \
"../../../../../Transmitter_Source_Code/src/clock.v" \
"../../../../../Transmitter_Source_Code/src/syn_block.v" \
"../../../../../Transmitter_Source_Code/sim/clock_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
